{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764035889082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764035889083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:58:08 2025 " "Processing started: Mon Nov 24 22:58:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764035889083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035889083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035889083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764035889863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764035889863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "descarte Descarte main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"descarte\" differs only in case from object \"Descarte\" in the same scope" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035900993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Display_duzias display_duzias main.v(14) " "Verilog HDL Declaration information at main.v(14): object \"Display_duzias\" differs only in case from object \"display_duzias\" in the same scope" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035900994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035900995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035900995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont1 CONT1 MEF_contador_duzias.v(6) " "Verilog HDL Declaration information at MEF_contador_duzias.v(6): object \"cont1\" differs only in case from object \"CONT1\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035900999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont12 CONT12 MEF_contador_duzias.v(3) " "Verilog HDL Declaration information at MEF_contador_duzias.v(3): object \"cont12\" differs only in case from object \"CONT12\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035900999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_contador_duzias.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_contador_duzias " "Found entity 1: MEF_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901000 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_contador_duzias " "Found entity 2: saida_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_vedacao.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_vedacao " "Found entity 1: MEF_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901004 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_vedacao " "Found entity 2: saida_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 2 2 " "Found 2 design units, including 2 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901009 ""} { "Info" "ISGN_ENTITY_NAME" "2 teste " "Found entity 2: teste" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual5.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual5 " "Found entity 1: eh_igual5" {  } { { "eh_igual5.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual12.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual12.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual12 " "Found entity 1: eh_igual12" {  } { { "eh_igual12.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.v 2 2 " "Found 2 design units, including 2 entities, in source file double_dabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_maior5 " "Found entity 1: eh_maior5" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901026 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_decimal " "Found entity 1: decoder_decimal" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decimal " "Found entity 1: display_decimal" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 3 3 " "Found 3 design units, including 3 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901039 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxdisp " "Found entity 2: muxdisp" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901039 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sum4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901043 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir " "Found entity 1: dividir" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901047 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_frequencia " "Found entity 2: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sub8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub8bit " "Found entity 1: sub8bit" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901056 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub " "Found entity 2: sub" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s sum8bit.v(5) " "Verilog HDL Declaration information at sum8bit.v(5): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sum8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum8bit " "Found entity 1: sum8bit" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 3 3 " "Found 3 design units, including 3 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901065 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_disp " "Found entity 2: contador_disp" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901065 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador2 " "Found entity 3: contador2" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bit " "Found entity 1: comparador_8bit" {  } { { "comparador_8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/comparador_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_maior15.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_maior15.v" { { "Info" "ISGN_ENTITY_NAME" "1 ehmaior_15 " "Found entity 1: ehmaior_15" {  } { { "eh_maior15.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_maior15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp DISP MEF_dispenser.v(6) " "Verilog HDL Declaration information at MEF_dispenser.v(6): object \"disp\" differs only in case from object \"DISP\" in the same scope" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764035901080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_dispenser.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_dispenser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_dispenser " "Found entity 1: MEF_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901081 ""} { "Info" "ISGN_ENTITY_NAME" "2 saidas_dispenser " "Found entity 2: saidas_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_main.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_main " "Found entity 1: MEF_main" {  } { { "MEF_main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764035901085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_rolha main.v(75) " "Verilog HDL Implicit Net warning at main.v(75): created implicit net for \"add_rolha\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_count main.v(91) " "Verilog HDL Implicit Net warning at main.v(91): created implicit net for \"start_count\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.v(108) " "Verilog HDL Implicit Net warning at main.v(108): created implicit net for \"reset\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estoque main.v(117) " "Verilog HDL Implicit Net warning at main.v(117): created implicit net for \"estoque\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset teste.v(106) " "Verilog HDL Implicit Net warning at teste.v(106): created implicit net for \"reset\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "descarte teste.v(114) " "Verilog HDL Implicit Net warning at teste.v(114): created implicit net for \"descarte\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Descarte teste.v(124) " "Verilog HDL Implicit Net warning at teste.v(124): created implicit net for \"Descarte\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en mux2x1.v(58) " "Verilog HDL Implicit Net warning at mux2x1.v(58): created implicit net for \"en\"" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 MEF_dispenser.v(81) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(81): created implicit net for \"b0\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 MEF_dispenser.v(84) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(84): created implicit net for \"b1\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(46) " "Verilog HDL Instantiation warning at main.v(46): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(62) " "Verilog HDL Instantiation warning at main.v(62): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(69) " "Verilog HDL Instantiation warning at main.v(69): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(78) " "Verilog HDL Instantiation warning at main.v(78): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(86) " "Verilog HDL Instantiation warning at main.v(86): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(98) " "Verilog HDL Instantiation warning at main.v(98): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(100) " "Verilog HDL Instantiation warning at main.v(100): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(101) " "Verilog HDL Instantiation warning at main.v(101): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901087 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(19) " "Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(21) " "Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(23) " "Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(24) " "Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(25) " "Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(26) " "Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(34) " "Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(35) " "Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(20) " "Verilog HDL Instantiation warning at teste.v(20): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(21) " "Verilog HDL Instantiation warning at teste.v(21): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(24) " "Verilog HDL Instantiation warning at teste.v(24): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(25) " "Verilog HDL Instantiation warning at teste.v(25): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(41) " "Verilog HDL Instantiation warning at teste.v(41): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(58) " "Verilog HDL Instantiation warning at teste.v(58): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(68) " "Verilog HDL Instantiation warning at teste.v(68): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(83) " "Verilog HDL Instantiation warning at teste.v(83): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(95) " "Verilog HDL Instantiation warning at teste.v(95): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(97) " "Verilog HDL Instantiation warning at teste.v(97): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(98) " "Verilog HDL Instantiation warning at teste.v(98): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(125) " "Verilog HDL Instantiation warning at teste.v(125): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(136) " "Verilog HDL Instantiation warning at teste.v(136): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764035901090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764035901175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual12 eh_igual12:comb_3 " "Elaborating entity \"eh_igual12\" for hierarchy \"eh_igual12:comb_3\"" {  } { { "teste.v" "comb_3" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_contador_duzias MEF_contador_duzias:comb_4 " "Elaborating entity \"MEF_contador_duzias\" for hierarchy \"MEF_contador_duzias:comb_4\"" {  } { { "teste.v" "comb_4" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador2 contador2:comb_5 " "Elaborating entity \"contador2\" for hierarchy \"contador2:comb_5\"" {  } { { "teste.v" "comb_5" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop d_flipflop:dff0 " "Elaborating entity \"d_flipflop\" for hierarchy \"d_flipflop:dff0\"" {  } { { "teste.v" "dff0" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_main MEF_main:comb_10 " "Elaborating entity \"MEF_main\" for hierarchy \"MEF_main:comb_10\"" {  } { { "teste.v" "comb_10" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_vedacao MEF_vedacao:comb_11 " "Elaborating entity \"MEF_vedacao\" for hierarchy \"MEF_vedacao:comb_11\"" {  } { { "teste.v" "comb_11" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035901201 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764035901682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764035901788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764035902152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg " "Generated suppressed messages file D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035902192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764035902308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764035902308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764035902358 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764035902358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764035902358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764035902358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764035902381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 22:58:22 2025 " "Processing ended: Mon Nov 24 22:58:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764035902381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764035902381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764035902381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764035902381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764035904278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764035904279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:58:23 2025 " "Processing started: Mon Nov 24 22:58:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764035904279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764035904279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764035904279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764035904557 ""}
{ "Info" "0" "" "Project  = pbl3" {  } {  } 0 0 "Project  = pbl3" 0 0 "Fitter" 0 0 1764035904557 ""}
{ "Info" "0" "" "Revision = pbl3" {  } {  } 0 0 "Revision = pbl3" 0 0 "Fitter" 0 0 1764035904557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764035904681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764035904681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pbl3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764035904695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764035904748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764035904748 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764035904979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764035904992 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764035905165 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764035905165 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764035905168 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764035905168 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764035905169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764035905169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764035905169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764035905169 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764035905170 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764035905425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764035905906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764035905907 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764035905909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764035905910 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764035905910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764035905944 ""}  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764035905944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEF_contador_duzias:comb_4\|state.CONT1  " "Automatically promoted node MEF_contador_duzias:comb_4\|state.CONT1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764035905944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEF_contador_duzias:comb_4\|state.WAIT " "Destination node MEF_contador_duzias:comb_4\|state.WAIT" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764035905944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764035905944 ""}  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764035905944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEF_contador_duzias:comb_4\|state.CONT12  " "Automatically promoted node MEF_contador_duzias:comb_4\|state.CONT12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764035905944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEF_contador_duzias:comb_4\|Selector1~0 " "Destination node MEF_contador_duzias:comb_4\|Selector1~0" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764035905944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEF_contador_duzias:comb_4\|Selector0~1 " "Destination node MEF_contador_duzias:comb_4\|Selector0~1" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764035905944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764035905944 ""}  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764035905944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetar~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node resetar~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764035905945 ""}  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764035905945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764035906368 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764035906368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764035906368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764035906369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764035906369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764035906370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764035906370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764035906370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764035906385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764035906385 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764035906385 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 6 25 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 6 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1764035906389 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1764035906389 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764035906389 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764035906390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1764035906390 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764035906390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764035906492 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764035906497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764035908161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764035908233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764035908260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764035914408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764035914408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764035915002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/RepPBLCD3/PBL CD - PROBLEMA 3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764035916875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764035916875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764035917569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764035917569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764035917574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764035917804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764035917814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764035918149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764035918149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764035918779 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764035919801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.fit.smsg " "Generated suppressed messages file D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764035920160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5645 " "Peak virtual memory: 5645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764035920649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 22:58:40 2025 " "Processing ended: Mon Nov 24 22:58:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764035920649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764035920649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764035920649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764035920649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764035922178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764035922179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:58:42 2025 " "Processing started: Mon Nov 24 22:58:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764035922179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764035922179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764035922179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764035922958 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764035925468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764035925610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764035926557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 22:58:46 2025 " "Processing ended: Mon Nov 24 22:58:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764035926557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764035926557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764035926557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764035926557 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764035927206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764035928582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764035928583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:58:47 2025 " "Processing started: Mon Nov 24 22:58:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764035928583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764035928583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl3 -c pbl3 " "Command: quartus_sta pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764035928583 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764035928877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764035929109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764035929109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764035929452 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEF_contador_duzias:comb_4\|state.CONT1 MEF_contador_duzias:comb_4\|state.CONT1 " "create_clock -period 1.000 -name MEF_contador_duzias:comb_4\|state.CONT1 MEF_contador_duzias:comb_4\|state.CONT1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764035929453 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764035929453 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEF_contador_duzias:comb_4\|state.CONT12 MEF_contador_duzias:comb_4\|state.CONT12 " "create_clock -period 1.000 -name MEF_contador_duzias:comb_4\|state.CONT12 MEF_contador_duzias:comb_4\|state.CONT12" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764035929453 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764035929453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764035929455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764035929456 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764035929457 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764035929469 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1764035929476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764035929478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.531 " "Worst-case setup slack is -1.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -6.923 clk  " "   -1.531              -6.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -6.989 MEF_contador_duzias:comb_4\|state.CONT1  " "   -1.320              -6.989 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166              -5.947 MEF_contador_duzias:comb_4\|state.CONT12  " "   -1.166              -5.947 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.362               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.363               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.098 " "Worst-case recovery slack is -1.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -8.784 MEF_contador_duzias:comb_4\|state.CONT12  " "   -1.098              -8.784 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -1.479 clk  " "   -0.493              -1.479 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.178               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.212 " "Worst-case removal slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -1.696 MEF_contador_duzias:comb_4\|state.CONT1  " "   -0.212              -1.696 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 clk  " "    1.099               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    1.486               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT1  " "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT12  " "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035929498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035929498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764035929512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764035929536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764035930157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764035930218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764035930225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.294 " "Worst-case setup slack is -1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294              -5.268 clk  " "   -1.294              -5.268 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095              -5.668 MEF_contador_duzias:comb_4\|state.CONT1  " "   -1.095              -5.668 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965              -4.777 MEF_contador_duzias:comb_4\|state.CONT12  " "   -0.965              -4.777 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.327               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.328               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.917 " "Worst-case recovery slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -7.336 MEF_contador_duzias:comb_4\|state.CONT12  " "   -0.917              -7.336 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -1.167 clk  " "   -0.389              -1.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.222               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.196 " "Worst-case removal slack is -0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -1.568 MEF_contador_duzias:comb_4\|state.CONT1  " "   -0.196              -1.568 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 clk  " "    0.989               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    1.356               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT1  " "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT12  " "   -1.403             -11.224 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930245 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764035930258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764035930423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764035930425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.569 " "Worst-case setup slack is -0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569              -1.363 clk  " "   -0.569              -1.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.062               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.136               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 clk  " "    0.116               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.155               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.155               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.000 " "Worst-case recovery slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.000               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 MEF_contador_duzias:comb_4\|state.CONT1  " "    0.307               0.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clk  " "    0.309               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.108 " "Worst-case removal slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.864 MEF_contador_duzias:comb_4\|state.CONT1  " "   -0.108              -0.864 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clk  " "    0.470               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 MEF_contador_duzias:comb_4\|state.CONT12  " "    0.676               0.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.351 clk  " "   -3.000             -16.351 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 MEF_contador_duzias:comb_4\|state.CONT1  " "   -1.000              -8.000 MEF_contador_duzias:comb_4\|state.CONT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 MEF_contador_duzias:comb_4\|state.CONT12  " "   -1.000              -8.000 MEF_contador_duzias:comb_4\|state.CONT12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764035930446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764035930446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764035931336 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764035931336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764035931389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 22:58:51 2025 " "Processing ended: Mon Nov 24 22:58:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764035931389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764035931389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764035931389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764035931389 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764035932109 ""}
