{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 14:59:12 2018 " "Info: Processing started: Tue Apr 03 14:59:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_bus -c data_bus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off data_bus -c data_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/GitHub/vhdl/sw_pc_ar/sw_pc_ar.bdf " "Warning: Can't analyze file -- file D:/GitHub/vhdl/sw_pc_ar/sw_pc_ar.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/GitHub/vhdl/‘ÀÀ„∆˜/YSQi.vhd " "Warning: Can't analyze file -- file D:/GitHub/vhdl/‘ÀÀ„∆˜/YSQi.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_ar-rt1 " "Info: Found design unit 1: pc_ar-rt1" {  } { { "pc_ar.vhd" "" { Text "D:/GitHub/vhdl/data_bus/pc_ar.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_ar " "Info: Found entity 1: pc_ar" {  } { { "pc_ar.vhd" "" { Text "D:/GitHub/vhdl/data_bus/pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sacn-one " "Info: Found design unit 1: sacn-one" {  } { { "scan.vhd" "" { Text "D:/GitHub/vhdl/data_bus/scan.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sacn " "Info: Found entity 1: sacn" {  } { { "scan.vhd" "" { Text "D:/GitHub/vhdl/data_bus/scan.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-one " "Info: Found design unit 1: mux8-one" {  } { { "mux8.vhd" "" { Text "D:/GitHub/vhdl/data_bus/mux8.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "D:/GitHub/vhdl/data_bus/mux8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file command.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command-one " "Info: Found design unit 1: command-one" {  } { { "command.vhd" "" { Text "D:/GitHub/vhdl/data_bus/command.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "command.vhd" "" { Text "D:/GitHub/vhdl/data_bus/command.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input-one " "Info: Found design unit 1: input-one" {  } { { "input.vhd" "" { Text "D:/GitHub/vhdl/data_bus/input.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input " "Info: Found entity 1: input" {  } { { "input.vhd" "" { Text "D:/GitHub/vhdl/data_bus/input.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_bus.bdf 1 1 " "Warning: Using design file data_bus.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Info: Found entity 1: data_bus" {  } { { "data_bus.bdf" "" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_bus " "Info: Elaborating entity \"data_bus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input input:inst " "Info: Elaborating entity \"input\" for hierarchy \"input:inst\"" {  } { { "data_bus.bdf" "inst" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 416 -80 64 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_bus input.vhd(15) " "Warning (10492): VHDL Process Statement warning at input.vhd(15): signal \"sw_bus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "D:/GitHub/vhdl/data_bus/input.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button32 input.vhd(16) " "Warning (10492): VHDL Process Statement warning at input.vhd(16): signal \"button32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "D:/GitHub/vhdl/data_bus/input.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sacn sacn:inst5 " "Info: Elaborating entity \"sacn\" for hierarchy \"sacn:inst5\"" {  } { { "data_bus.bdf" "inst5" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 424 448 624 520 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jishuqi.vhd 2 1 " "Warning: Using design file jishuqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqi-one " "Info: Found design unit 1: jishuqi-one" {  } { { "jishuqi.vhd" "" { Text "D:/GitHub/vhdl/data_bus/jishuqi.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jishuqi " "Info: Found entity 1: jishuqi" {  } { { "jishuqi.vhd" "" { Text "D:/GitHub/vhdl/data_bus/jishuqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqi jishuqi:inst4 " "Info: Elaborating entity \"jishuqi\" for hierarchy \"jishuqi:inst4\"" {  } { { "data_bus.bdf" "inst4" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 424 224 344 520 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder47.vhd 2 1 " "Warning: Using design file decoder47.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-one " "Info: Found design unit 1: decoder47-one" {  } { { "decoder47.vhd" "" { Text "D:/GitHub/vhdl/data_bus/decoder47.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Info: Found entity 1: decoder47" {  } { { "decoder47.vhd" "" { Text "D:/GitHub/vhdl/data_bus/decoder47.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder47 decoder47:inst7 " "Info: Elaborating entity \"decoder47\" for hierarchy \"decoder47:inst7\"" {  } { { "data_bus.bdf" "inst7" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 440 976 1120 536 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst6 " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:inst6\"" {  } { { "data_bus.bdf" "inst6" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 440 776 960 568 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst12 sw_pc_ar " "Error: Node instance \"inst12\" instantiates undefined entity \"sw_pc_ar\"" {  } { { "data_bus.bdf" "inst12" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 160 520 680 416 "inst12" "" } } } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 YSQi " "Error: Node instance \"inst3\" instantiates undefined entity \"YSQi\"" {  } { { "data_bus.bdf" "inst3" { Schematic "D:/GitHub/vhdl/data_bus/data_bus.bdf" { { 152 168 336 408 "inst3" "" } } } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Error: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 03 14:59:16 2018 " "Error: Processing ended: Tue Apr 03 14:59:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
