#QuickLogic Constraint file
#Automatically generated by SpDE version SpDE 2016.2 Release
#Date: 8/28/2020 at 2:40


#-*-*-*- ************************************************* -*-*-*-

#-*-*-*-        DO NOT MANUALLY EDIT BELOW THIS LINE       -*-*-*-

#-*-*-*- ************************************************* -*-*-*-

#[Part Name]
partname qlal4s3b


#[Package Name]
packname PU90


#[Add Nets to Clock Network]


#[Remove nets from Clock Network]


#[Path constraints from the Path Analyzer]


#[Clk To Quad Assignment]


#[Reduce Clock Power]


#[Fixed Pin Placement]
place accel_intn_o             FBIO_3
place spi_cs_o                SFBIO_7
place spi_mosi_o              SFBIO_6
place usb_pu_cntrl_o          SFBIO_5
place spi_sck_o               SFBIO_2
place led_o                   FBIO_18
place usbn_io                 SFBIO_9
place usbp_io                SFBIO_10


#[Fixed FF Placement]


#[Fixed Ram Placement]
placeram u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] RAM2_B2            ODD
placeram u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] RAM2_A2            ODD


#[Pull FF]


#[Duplication constraints]


#[False Path Constraints]


#[Multi-Cycle Path Constraints]
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe 
set_multicycle_path 2 -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq* -to u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg* 
set_multicycle_path 2 -from u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq* -to * 


#[Delay Modeler Constraint]
set_delay_opt  -range COM -corner WST -speedgrade 8


#[Clock Constraints]


#[Frequency Constraints]


#[Point To Point Constraints]


#[Unused pads tie-off]
UnusedIO HIZ


#[Pull Gates]
pullgate             BANK_A                         accel_intn_o                  
pullgate             BANK_C                         spi_cs_o                      
pullgate             BANK_C                         spi_mosi_o                    
pullgate             BANK_C                         usb_pu_cntrl_o                
pullgate             BANK_C                         spi_sck_o                     
pullgate             BANK_C                         usbn_io                       
pullgate             BANK_C                         usbp_io                       
pullgate             BANK_B                         led_o                         


#[IOBank Standards]
bankstandard         BANK_A                         LVCMOS                        
bankstandard         BANK_C                         LVCMOS                        
bankstandard         BANK_B                         LVCMOS                        


#[Bank Voltage]
bank                 BANK_C                         vccio                          2.5
bank                 BANK_B                         vccio                          2.5
bank                 BANK_A                         vccio                          2.5


#[FIXHOLD]


#[PULL DOWN]


#[IO DriveStrength]


#[Enable Load Assignment]


#[module name and window size for Window based placer]


#[Assign GMUX Cell Constraints]


#[Message Severity]


#[RAM Load]


#[ToolsOptions]
toolverifier TestPatternFlow      false             
toolverifier IgnorePackOnBuffers  false             
toolverifier FixGlobalClks        true              
toolverifier RemoveConstFFs       true              
toolverifier RemoveBuffersOnLoad  false             
toolverifier Strip                true              
toolback GeneratePSFiles      false             
toolback MissingHeader        true              
toolback Simulator            Verilog           
toolback FixRams              false             
toolback FixIos               true              
toolback FixFFs               false             
tooldelay CheckedforHTV        false             
tooldelay CustomTempWorst      25.000000         
tooldelay CustomTempNominal    25.000000         
tooldelay CustomTempBest       25.000000         
tooldelay CustomVccLPWorst     3.000000          
tooldelay CustomVccLPNominal   3.300000          
tooldelay CustomVccLPBest      3.600000          
tooldelay CustomVccWorst       1.200000          
tooldelay CustomVccNominal     1.200000          
tooldelay CustomVccBest        1.200000          
tooldelay LowPower             false             
tooldelay SpeedGrade           8                 
tooldelay OutPadCap            30.000000         
tooldelay Corner               Worst             
tooldelay Mode                 Commercial        
toolrouter GmuxSelection        false             
toolrouter MaxCycles            1500              
toolrouter MinCycles            5                 
toolplacer GClkBufferInsertion  0                 
toolplacer PowerReduction       false             
toolplacer FastAnnealer         2                 
toolplacer newGreedyFlow        true              
toolplacer Level                1                 
toolplacer Lambda               0.300000          
toolplacer Mode                 Quality           
toollogic UseNonBondedPads     true              
toollogic FragQUtilization     492               
toollogic FragNUtilization     381               
toollogic FragOUtilization     456               
toollogic FragFUtilization     314               
toollogic Utilization          492               
toollogic IgnorePack           false             
toollogic Level                2                 
toollogic p2Level              1                 
toollogic Goal                 Speed             
toollogic Mode                 Quality           
toolbuffer MinBinSize           5                 
toolbuffer Buf_Fanout4Regions   12                
toolbuffer Buf_Fanout2Regions   8                 
toolbuffer Buf_FanoutBuffer     4                 
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_reg_flag.I1        I15        O20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bit_strobe.I1        P20        P22
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[2].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[3].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_crc.I1        L15        M17
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_data.I1        L15        M17
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_pid.I1        L15        M17
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_tkn.I1        L15        M17
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history_h0.I1        I15        O20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[2].I1        F20        J23
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state_valid.I1        L15        M17
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].I1        G15        I20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].I1         Q9        S14
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[2].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[3].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[4].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[5].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[6].I1        P18        R20
window_in_placer  u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[7].I1        P18        R20
