# Reading pref.tcl
# do RAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/RAM {C:/intelFPGA_lite/RAM/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:35 on Apr 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/RAM" C:/intelFPGA_lite/RAM/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:35:35 on Apr 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/RAM {C:/intelFPGA_lite/RAM/RAM_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:36 on Apr 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/RAM" C:/intelFPGA_lite/RAM/RAM_testbench.v 
# -- Compiling module RAM_testbench
# 
# Top level modules:
# 	RAM_testbench
# End time: 11:35:36 on Apr 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  RAM_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" RAM_testbench 
# Start time: 11:35:36 on Apr 08,2022
# Loading work.RAM_testbench
# Loading work.RAM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/RAM/RAM_testbench.v(44)
#    Time: 93 ps  Iteration: 0  Instance: /RAM_testbench
# Break in Module RAM_testbench at C:/intelFPGA_lite/RAM/RAM_testbench.v line 44
# End time: 11:58:47 on Apr 08,2022, Elapsed time: 0:23:11
# Errors: 0, Warnings: 0
