
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={0,rS,rT,rD,0,34}                              IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={0,rS,rT,rD,0,34}                             Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={0,rS,rT,rD,0,34}                             Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= IR_ID.Out20_16=>GPR.RReg2                              Premise(F12)
	S20= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F13)
	S21= GPR.Rdata1=>FU.InID1                                   Premise(F14)
	S22= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F15)
	S23= FU.OutID1=>A_EX.In                                     Premise(F16)
	S24= GPR.Rdata2=>FU.InID2                                   Premise(F17)
	S25= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F18)
	S26= FU.OutID2=>B_EX.In                                     Premise(F19)
	S27= IR_ID.Out=>IR_EX.In                                    Premise(F20)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F21)
	S29= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S30= IR_EX.Out=>FU.IR_EX                                    Premise(F23)
	S31= IR_EX.Out31_26=>CU_EX.Op                               Premise(F24)
	S32= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F25)
	S33= A_EX.Out=>ALU.A                                        Premise(F26)
	S34= B_EX.Out=>ALU.B                                        Premise(F27)
	S35= ALU.Out=>ALUOut_MEM.In                                 Premise(F28)
	S36= ALU.Out=>FU.InEX                                       Premise(F29)
	S37= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F30)
	S38= ALU.OV=>OVReg_MEM.In                                   Premise(F31)
	S39= IR_EX.Out=>IR_MEM.In                                   Premise(F32)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F33)
	S41= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F34)
	S42= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F35)
	S43= IR_MEM.Out=>IR_WB.In                                   Premise(F36)
	S44= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F37)
	S45= ALUOut_MEM.Out=>FU.InMEM                               Premise(F38)
	S46= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F39)
	S47= OVReg_MEM.Out=>OVReg_WB.In                             Premise(F40)
	S48= IR_WB.Out=>FU.IR_WB                                    Premise(F41)
	S49= IR_WB.Out31_26=>CU_WB.Op                               Premise(F42)
	S50= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F43)
	S51= IR_WB.Out15_11=>GPR.WReg                               Premise(F44)
	S52= ALUOut_WB.Out=>GPR.WData                               Premise(F45)
	S53= ALUOut_WB.Out=>FU.InWB                                 Premise(F46)
	S54= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F47)
	S55= OVReg_WB.Out=>CU_WB.OV                                 Premise(F48)
	S56= CtrlPC=0                                               Premise(F49)
	S57= CtrlPCInc=1                                            Premise(F50)
	S58= PC[Out]=addr+4                                         PC-Inc(S1,S56,S57)
	S59= PC[CIA]=addr                                           PC-Inc(S1,S56,S57)
	S60= CtrlIMem=0                                             Premise(F51)
	S61= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                     IMem-Hold(S2,S60)
	S62= CtrlASIDIn=0                                           Premise(F52)
	S63= CtrlCP0=0                                              Premise(F53)
	S64= CP0[ASID]=pid                                          CP0-Hold(S0,S63)
	S65= CtrlEPCIn=0                                            Premise(F54)
	S66= CtrlExCodeIn=0                                         Premise(F55)
	S67= CtrlIR_ID=1                                            Premise(F56)
	S68= [IR_ID]={0,rS,rT,rD,0,34}                              IR_ID-Write(S13,S67)
	S69= CtrlGPR=0                                              Premise(F57)
	S70= CtrlA_EX=0                                             Premise(F58)
	S71= CtrlB_EX=0                                             Premise(F59)
	S72= CtrlIR_EX=0                                            Premise(F60)
	S73= CtrlALUOut_MEM=0                                       Premise(F61)
	S74= CtrlOVReg_MEM=0                                        Premise(F62)
	S75= CtrlIR_MEM=0                                           Premise(F63)
	S76= CtrlIR_WB=0                                            Premise(F64)
	S77= CtrlALUOut_WB=0                                        Premise(F65)
	S78= CtrlOVReg_WB=0                                         Premise(F66)
	S79= GPR[rS]=a                                              Premise(F67)
	S80= GPR[rT]=b                                              Premise(F68)

ID	S81= PC.Out=addr+4                                          PC-Out(S58)
	S82= PC.CIA=addr                                            PC-Out(S59)
	S83= PC.CIA31_28=addr[31:28]                                PC-Out(S59)
	S84= CP0.ASID=pid                                           CP0-Read-ASID(S64)
	S85= IR_ID.Out={0,rS,rT,rD,0,34}                            IR-Out(S68)
	S86= IR_ID.Out31_26=0                                       IR-Out(S68)
	S87= IR_ID.Out25_21=rS                                      IR-Out(S68)
	S88= IR_ID.Out20_16=rT                                      IR-Out(S68)
	S89= IR_ID.Out15_11=rD                                      IR-Out(S68)
	S90= IR_ID.Out10_6=0                                        IR-Out(S68)
	S91= IR_ID.Out5_0=34                                        IR-Out(S68)
	S92= PC.Out=>IMem.RAddr                                     Premise(F69)
	S93= IMem.RAddr=addr+4                                      Path(S81,S92)
	S94= CP0.ASID=>IMem.ASID                                    Premise(F70)
	S95= IMem.ASID=pid                                          Path(S84,S94)
	S96= IMem.Out=>FU.IR_IF                                     Premise(F71)
	S97= IMem.Out=>IR_ID.In                                     Premise(F72)
	S98= FU.Halt_IF=>CU_IF.Halt                                 Premise(F73)
	S99= FU.Bub_IF=>CU_IF.Bub                                   Premise(F74)
	S100= IR_ID.Out=>FU.IR_ID                                   Premise(F75)
	S101= FU.IR_ID={0,rS,rT,rD,0,34}                            Path(S85,S100)
	S102= IR_ID.Out31_26=>CU_ID.Op                              Premise(F76)
	S103= CU_ID.Op=0                                            Path(S86,S102)
	S104= IR_ID.Out25_21=>GPR.RReg1                             Premise(F77)
	S105= GPR.RReg1=rS                                          Path(S87,S104)
	S106= GPR.Rdata1=a                                          GPR-Read(S105,S79)
	S107= IR_ID.Out20_16=>GPR.RReg2                             Premise(F78)
	S108= GPR.RReg2=rT                                          Path(S88,S107)
	S109= GPR.Rdata2=b                                          GPR-Read(S108,S80)
	S110= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F79)
	S111= CU_ID.IRFunc=34                                       Path(S91,S110)
	S112= GPR.Rdata1=>FU.InID1                                  Premise(F80)
	S113= FU.InID1=a                                            Path(S106,S112)
	S114= FU.OutID1=FU(a)                                       FU-Forward(S113)
	S115= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F81)
	S116= FU.InID1_RReg=rS                                      Path(S87,S115)
	S117= FU.OutID1=>A_EX.In                                    Premise(F82)
	S118= A_EX.In=FU(a)                                         Path(S114,S117)
	S119= GPR.Rdata2=>FU.InID2                                  Premise(F83)
	S120= FU.InID2=b                                            Path(S109,S119)
	S121= FU.OutID2=FU(b)                                       FU-Forward(S120)
	S122= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F84)
	S123= FU.InID2_RReg=rT                                      Path(S88,S122)
	S124= FU.OutID2=>B_EX.In                                    Premise(F85)
	S125= B_EX.In=FU(b)                                         Path(S121,S124)
	S126= IR_ID.Out=>IR_EX.In                                   Premise(F86)
	S127= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S85,S126)
	S128= FU.Halt_ID=>CU_ID.Halt                                Premise(F87)
	S129= FU.Bub_ID=>CU_ID.Bub                                  Premise(F88)
	S130= IR_EX.Out=>FU.IR_EX                                   Premise(F89)
	S131= IR_EX.Out31_26=>CU_EX.Op                              Premise(F90)
	S132= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F91)
	S133= A_EX.Out=>ALU.A                                       Premise(F92)
	S134= B_EX.Out=>ALU.B                                       Premise(F93)
	S135= ALU.Out=>ALUOut_MEM.In                                Premise(F94)
	S136= ALU.Out=>FU.InEX                                      Premise(F95)
	S137= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F96)
	S138= ALU.OV=>OVReg_MEM.In                                  Premise(F97)
	S139= IR_EX.Out=>IR_MEM.In                                  Premise(F98)
	S140= IR_MEM.Out=>FU.IR_MEM                                 Premise(F99)
	S141= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F100)
	S142= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F101)
	S143= IR_MEM.Out=>IR_WB.In                                  Premise(F102)
	S144= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F103)
	S145= ALUOut_MEM.Out=>FU.InMEM                              Premise(F104)
	S146= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F105)
	S147= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F106)
	S148= IR_WB.Out=>FU.IR_WB                                   Premise(F107)
	S149= IR_WB.Out31_26=>CU_WB.Op                              Premise(F108)
	S150= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F109)
	S151= IR_WB.Out15_11=>GPR.WReg                              Premise(F110)
	S152= ALUOut_WB.Out=>GPR.WData                              Premise(F111)
	S153= ALUOut_WB.Out=>FU.InWB                                Premise(F112)
	S154= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F113)
	S155= OVReg_WB.Out=>CU_WB.OV                                Premise(F114)
	S156= CtrlPC=0                                              Premise(F115)
	S157= CtrlPCInc=0                                           Premise(F116)
	S158= PC[CIA]=addr                                          PC-Hold(S59,S157)
	S159= PC[Out]=addr+4                                        PC-Hold(S58,S156,S157)
	S160= CtrlIMem=0                                            Premise(F117)
	S161= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S61,S160)
	S162= CtrlASIDIn=0                                          Premise(F118)
	S163= CtrlCP0=0                                             Premise(F119)
	S164= CP0[ASID]=pid                                         CP0-Hold(S64,S163)
	S165= CtrlEPCIn=0                                           Premise(F120)
	S166= CtrlExCodeIn=0                                        Premise(F121)
	S167= CtrlIR_ID=0                                           Premise(F122)
	S168= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S68,S167)
	S169= CtrlGPR=0                                             Premise(F123)
	S170= GPR[rS]=a                                             GPR-Hold(S79,S169)
	S171= GPR[rT]=b                                             GPR-Hold(S80,S169)
	S172= CtrlA_EX=1                                            Premise(F124)
	S173= [A_EX]=FU(a)                                          A_EX-Write(S118,S172)
	S174= CtrlB_EX=1                                            Premise(F125)
	S175= [B_EX]=FU(b)                                          B_EX-Write(S125,S174)
	S176= CtrlIR_EX=1                                           Premise(F126)
	S177= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Write(S127,S176)
	S178= CtrlALUOut_MEM=0                                      Premise(F127)
	S179= CtrlOVReg_MEM=0                                       Premise(F128)
	S180= CtrlIR_MEM=0                                          Premise(F129)
	S181= CtrlIR_WB=0                                           Premise(F130)
	S182= CtrlALUOut_WB=0                                       Premise(F131)
	S183= CtrlOVReg_WB=0                                        Premise(F132)

EX	S184= PC.CIA=addr                                           PC-Out(S158)
	S185= PC.CIA31_28=addr[31:28]                               PC-Out(S158)
	S186= PC.Out=addr+4                                         PC-Out(S159)
	S187= CP0.ASID=pid                                          CP0-Read-ASID(S164)
	S188= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S168)
	S189= IR_ID.Out31_26=0                                      IR-Out(S168)
	S190= IR_ID.Out25_21=rS                                     IR-Out(S168)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S168)
	S192= IR_ID.Out15_11=rD                                     IR-Out(S168)
	S193= IR_ID.Out10_6=0                                       IR-Out(S168)
	S194= IR_ID.Out5_0=34                                       IR-Out(S168)
	S195= A_EX.Out=FU(a)                                        A_EX-Out(S173)
	S196= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S173)
	S197= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S173)
	S198= B_EX.Out=FU(b)                                        B_EX-Out(S175)
	S199= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S175)
	S200= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S175)
	S201= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S177)
	S202= IR_EX.Out31_26=0                                      IR_EX-Out(S177)
	S203= IR_EX.Out25_21=rS                                     IR_EX-Out(S177)
	S204= IR_EX.Out20_16=rT                                     IR_EX-Out(S177)
	S205= IR_EX.Out15_11=rD                                     IR_EX-Out(S177)
	S206= IR_EX.Out10_6=0                                       IR_EX-Out(S177)
	S207= IR_EX.Out5_0=34                                       IR_EX-Out(S177)
	S208= PC.Out=>IMem.RAddr                                    Premise(F133)
	S209= IMem.RAddr=addr+4                                     Path(S186,S208)
	S210= CP0.ASID=>IMem.ASID                                   Premise(F134)
	S211= IMem.ASID=pid                                         Path(S187,S210)
	S212= IMem.Out=>FU.IR_IF                                    Premise(F135)
	S213= IMem.Out=>IR_ID.In                                    Premise(F136)
	S214= FU.Halt_IF=>CU_IF.Halt                                Premise(F137)
	S215= FU.Bub_IF=>CU_IF.Bub                                  Premise(F138)
	S216= IR_ID.Out=>FU.IR_ID                                   Premise(F139)
	S217= FU.IR_ID={0,rS,rT,rD,0,34}                            Path(S188,S216)
	S218= IR_ID.Out31_26=>CU_ID.Op                              Premise(F140)
	S219= CU_ID.Op=0                                            Path(S189,S218)
	S220= IR_ID.Out25_21=>GPR.RReg1                             Premise(F141)
	S221= GPR.RReg1=rS                                          Path(S190,S220)
	S222= GPR.Rdata1=a                                          GPR-Read(S221,S170)
	S223= IR_ID.Out20_16=>GPR.RReg2                             Premise(F142)
	S224= GPR.RReg2=rT                                          Path(S191,S223)
	S225= GPR.Rdata2=b                                          GPR-Read(S224,S171)
	S226= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F143)
	S227= CU_ID.IRFunc=34                                       Path(S194,S226)
	S228= GPR.Rdata1=>FU.InID1                                  Premise(F144)
	S229= FU.InID1=a                                            Path(S222,S228)
	S230= FU.OutID1=FU(a)                                       FU-Forward(S229)
	S231= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F145)
	S232= FU.InID1_RReg=rS                                      Path(S190,S231)
	S233= FU.OutID1=>A_EX.In                                    Premise(F146)
	S234= A_EX.In=FU(a)                                         Path(S230,S233)
	S235= GPR.Rdata2=>FU.InID2                                  Premise(F147)
	S236= FU.InID2=b                                            Path(S225,S235)
	S237= FU.OutID2=FU(b)                                       FU-Forward(S236)
	S238= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F148)
	S239= FU.InID2_RReg=rT                                      Path(S191,S238)
	S240= FU.OutID2=>B_EX.In                                    Premise(F149)
	S241= B_EX.In=FU(b)                                         Path(S237,S240)
	S242= IR_ID.Out=>IR_EX.In                                   Premise(F150)
	S243= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S188,S242)
	S244= FU.Halt_ID=>CU_ID.Halt                                Premise(F151)
	S245= FU.Bub_ID=>CU_ID.Bub                                  Premise(F152)
	S246= IR_EX.Out=>FU.IR_EX                                   Premise(F153)
	S247= FU.IR_EX={0,rS,rT,rD,0,34}                            Path(S201,S246)
	S248= IR_EX.Out31_26=>CU_EX.Op                              Premise(F154)
	S249= CU_EX.Op=0                                            Path(S202,S248)
	S250= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F155)
	S251= CU_EX.IRFunc=34                                       Path(S207,S250)
	S252= A_EX.Out=>ALU.A                                       Premise(F156)
	S253= ALU.A=FU(a)                                           Path(S195,S252)
	S254= B_EX.Out=>ALU.B                                       Premise(F157)
	S255= ALU.B=FU(b)                                           Path(S198,S254)
	S256= ALU.Func=6'b000110                                    Premise(F158)
	S257= ALU.Out=FU(b)-FU(a)                                   ALU(S253,S255)
	S258= ALU.Out1_0={FU(b)-FU(a)}[1:0]                         ALU(S253,S255)
	S259= ALU.CMP=Compare0(FU(b)-FU(a))                         ALU(S253,S255)
	S260= ALU.OV=OverFlow(FU(b)-FU(a))                          ALU(S253,S255)
	S261= ALU.CA=Carry(FU(b)-FU(a))                             ALU(S253,S255)
	S262= ALU.Out=>ALUOut_MEM.In                                Premise(F159)
	S263= ALUOut_MEM.In=FU(b)-FU(a)                             Path(S257,S262)
	S264= ALU.Out=>FU.InEX                                      Premise(F160)
	S265= FU.InEX=FU(b)-FU(a)                                   Path(S257,S264)
	S266= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F161)
	S267= FU.InEX_WReg=rD                                       Path(S205,S266)
	S268= ALU.OV=>OVReg_MEM.In                                  Premise(F162)
	S269= OVReg_MEM.In=OverFlow(FU(b)-FU(a))                    Path(S260,S268)
	S270= IR_EX.Out=>IR_MEM.In                                  Premise(F163)
	S271= IR_MEM.In={0,rS,rT,rD,0,34}                           Path(S201,S270)
	S272= IR_MEM.Out=>FU.IR_MEM                                 Premise(F164)
	S273= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F165)
	S274= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F166)
	S275= IR_MEM.Out=>IR_WB.In                                  Premise(F167)
	S276= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F168)
	S277= ALUOut_MEM.Out=>FU.InMEM                              Premise(F169)
	S278= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F170)
	S279= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F171)
	S280= IR_WB.Out=>FU.IR_WB                                   Premise(F172)
	S281= IR_WB.Out31_26=>CU_WB.Op                              Premise(F173)
	S282= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F174)
	S283= IR_WB.Out15_11=>GPR.WReg                              Premise(F175)
	S284= ALUOut_WB.Out=>GPR.WData                              Premise(F176)
	S285= ALUOut_WB.Out=>FU.InWB                                Premise(F177)
	S286= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F178)
	S287= OVReg_WB.Out=>CU_WB.OV                                Premise(F179)
	S288= CtrlPC=0                                              Premise(F180)
	S289= CtrlPCInc=0                                           Premise(F181)
	S290= PC[CIA]=addr                                          PC-Hold(S158,S289)
	S291= PC[Out]=addr+4                                        PC-Hold(S159,S288,S289)
	S292= CtrlIMem=0                                            Premise(F182)
	S293= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S161,S292)
	S294= CtrlASIDIn=0                                          Premise(F183)
	S295= CtrlCP0=0                                             Premise(F184)
	S296= CP0[ASID]=pid                                         CP0-Hold(S164,S295)
	S297= CtrlEPCIn=0                                           Premise(F185)
	S298= CtrlExCodeIn=0                                        Premise(F186)
	S299= CtrlIR_ID=0                                           Premise(F187)
	S300= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S168,S299)
	S301= CtrlGPR=0                                             Premise(F188)
	S302= GPR[rS]=a                                             GPR-Hold(S170,S301)
	S303= GPR[rT]=b                                             GPR-Hold(S171,S301)
	S304= CtrlA_EX=0                                            Premise(F189)
	S305= [A_EX]=FU(a)                                          A_EX-Hold(S173,S304)
	S306= CtrlB_EX=0                                            Premise(F190)
	S307= [B_EX]=FU(b)                                          B_EX-Hold(S175,S306)
	S308= CtrlIR_EX=0                                           Premise(F191)
	S309= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S177,S308)
	S310= CtrlALUOut_MEM=1                                      Premise(F192)
	S311= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Write(S263,S310)
	S312= CtrlOVReg_MEM=1                                       Premise(F193)
	S313= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Write(S269,S312)
	S314= CtrlIR_MEM=1                                          Premise(F194)
	S315= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Write(S271,S314)
	S316= CtrlIR_WB=0                                           Premise(F195)
	S317= CtrlALUOut_WB=0                                       Premise(F196)
	S318= CtrlOVReg_WB=0                                        Premise(F197)

MEM	S319= PC.CIA=addr                                           PC-Out(S290)
	S320= PC.CIA31_28=addr[31:28]                               PC-Out(S290)
	S321= PC.Out=addr+4                                         PC-Out(S291)
	S322= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S323= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S300)
	S324= IR_ID.Out31_26=0                                      IR-Out(S300)
	S325= IR_ID.Out25_21=rS                                     IR-Out(S300)
	S326= IR_ID.Out20_16=rT                                     IR-Out(S300)
	S327= IR_ID.Out15_11=rD                                     IR-Out(S300)
	S328= IR_ID.Out10_6=0                                       IR-Out(S300)
	S329= IR_ID.Out5_0=34                                       IR-Out(S300)
	S330= A_EX.Out=FU(a)                                        A_EX-Out(S305)
	S331= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S305)
	S332= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S305)
	S333= B_EX.Out=FU(b)                                        B_EX-Out(S307)
	S334= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S307)
	S335= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S307)
	S336= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S309)
	S337= IR_EX.Out31_26=0                                      IR_EX-Out(S309)
	S338= IR_EX.Out25_21=rS                                     IR_EX-Out(S309)
	S339= IR_EX.Out20_16=rT                                     IR_EX-Out(S309)
	S340= IR_EX.Out15_11=rD                                     IR_EX-Out(S309)
	S341= IR_EX.Out10_6=0                                       IR_EX-Out(S309)
	S342= IR_EX.Out5_0=34                                       IR_EX-Out(S309)
	S343= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S311)
	S344= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S311)
	S345= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S311)
	S346= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S313)
	S347= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S313)
	S348= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S313)
	S349= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S315)
	S350= IR_MEM.Out31_26=0                                     IR_MEM-Out(S315)
	S351= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S315)
	S352= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S315)
	S353= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S315)
	S354= IR_MEM.Out10_6=0                                      IR_MEM-Out(S315)
	S355= IR_MEM.Out5_0=34                                      IR_MEM-Out(S315)
	S356= PC.Out=>IMem.RAddr                                    Premise(F198)
	S357= IMem.RAddr=addr+4                                     Path(S321,S356)
	S358= CP0.ASID=>IMem.ASID                                   Premise(F199)
	S359= IMem.ASID=pid                                         Path(S322,S358)
	S360= IMem.Out=>FU.IR_IF                                    Premise(F200)
	S361= IMem.Out=>IR_ID.In                                    Premise(F201)
	S362= FU.Halt_IF=>CU_IF.Halt                                Premise(F202)
	S363= FU.Bub_IF=>CU_IF.Bub                                  Premise(F203)
	S364= IR_ID.Out=>FU.IR_ID                                   Premise(F204)
	S365= FU.IR_ID={0,rS,rT,rD,0,34}                            Path(S323,S364)
	S366= IR_ID.Out31_26=>CU_ID.Op                              Premise(F205)
	S367= CU_ID.Op=0                                            Path(S324,S366)
	S368= IR_ID.Out25_21=>GPR.RReg1                             Premise(F206)
	S369= GPR.RReg1=rS                                          Path(S325,S368)
	S370= GPR.Rdata1=a                                          GPR-Read(S369,S302)
	S371= IR_ID.Out20_16=>GPR.RReg2                             Premise(F207)
	S372= GPR.RReg2=rT                                          Path(S326,S371)
	S373= GPR.Rdata2=b                                          GPR-Read(S372,S303)
	S374= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F208)
	S375= CU_ID.IRFunc=34                                       Path(S329,S374)
	S376= GPR.Rdata1=>FU.InID1                                  Premise(F209)
	S377= FU.InID1=a                                            Path(S370,S376)
	S378= FU.OutID1=FU(a)                                       FU-Forward(S377)
	S379= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F210)
	S380= FU.InID1_RReg=rS                                      Path(S325,S379)
	S381= FU.OutID1=>A_EX.In                                    Premise(F211)
	S382= A_EX.In=FU(a)                                         Path(S378,S381)
	S383= GPR.Rdata2=>FU.InID2                                  Premise(F212)
	S384= FU.InID2=b                                            Path(S373,S383)
	S385= FU.OutID2=FU(b)                                       FU-Forward(S384)
	S386= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F213)
	S387= FU.InID2_RReg=rT                                      Path(S326,S386)
	S388= FU.OutID2=>B_EX.In                                    Premise(F214)
	S389= B_EX.In=FU(b)                                         Path(S385,S388)
	S390= IR_ID.Out=>IR_EX.In                                   Premise(F215)
	S391= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S323,S390)
	S392= FU.Halt_ID=>CU_ID.Halt                                Premise(F216)
	S393= FU.Bub_ID=>CU_ID.Bub                                  Premise(F217)
	S394= IR_EX.Out=>FU.IR_EX                                   Premise(F218)
	S395= FU.IR_EX={0,rS,rT,rD,0,34}                            Path(S336,S394)
	S396= IR_EX.Out31_26=>CU_EX.Op                              Premise(F219)
	S397= CU_EX.Op=0                                            Path(S337,S396)
	S398= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F220)
	S399= CU_EX.IRFunc=34                                       Path(S342,S398)
	S400= A_EX.Out=>ALU.A                                       Premise(F221)
	S401= ALU.A=FU(a)                                           Path(S330,S400)
	S402= B_EX.Out=>ALU.B                                       Premise(F222)
	S403= ALU.B=FU(b)                                           Path(S333,S402)
	S404= ALU.Out=>ALUOut_MEM.In                                Premise(F223)
	S405= ALU.Out=>FU.InEX                                      Premise(F224)
	S406= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F225)
	S407= FU.InEX_WReg=rD                                       Path(S340,S406)
	S408= ALU.OV=>OVReg_MEM.In                                  Premise(F226)
	S409= IR_EX.Out=>IR_MEM.In                                  Premise(F227)
	S410= IR_MEM.In={0,rS,rT,rD,0,34}                           Path(S336,S409)
	S411= IR_MEM.Out=>FU.IR_MEM                                 Premise(F228)
	S412= FU.IR_MEM={0,rS,rT,rD,0,34}                           Path(S349,S411)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F229)
	S414= CU_MEM.Op=0                                           Path(S350,S413)
	S415= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F230)
	S416= CU_MEM.IRFunc=34                                      Path(S355,S415)
	S417= IR_MEM.Out=>IR_WB.In                                  Premise(F231)
	S418= IR_WB.In={0,rS,rT,rD,0,34}                            Path(S349,S417)
	S419= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F232)
	S420= ALUOut_WB.In=FU(b)-FU(a)                              Path(S343,S419)
	S421= ALUOut_MEM.Out=>FU.InMEM                              Premise(F233)
	S422= FU.InMEM=FU(b)-FU(a)                                  Path(S343,S421)
	S423= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F234)
	S424= FU.InMEM_WReg=rD                                      Path(S353,S423)
	S425= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F235)
	S426= OVReg_WB.In=OverFlow(FU(b)-FU(a))                     Path(S346,S425)
	S427= IR_WB.Out=>FU.IR_WB                                   Premise(F236)
	S428= IR_WB.Out31_26=>CU_WB.Op                              Premise(F237)
	S429= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F238)
	S430= IR_WB.Out15_11=>GPR.WReg                              Premise(F239)
	S431= ALUOut_WB.Out=>GPR.WData                              Premise(F240)
	S432= ALUOut_WB.Out=>FU.InWB                                Premise(F241)
	S433= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F242)
	S434= OVReg_WB.Out=>CU_WB.OV                                Premise(F243)
	S435= CtrlPC=0                                              Premise(F244)
	S436= CtrlPCInc=0                                           Premise(F245)
	S437= PC[CIA]=addr                                          PC-Hold(S290,S436)
	S438= PC[Out]=addr+4                                        PC-Hold(S291,S435,S436)
	S439= CtrlIMem=0                                            Premise(F246)
	S440= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S293,S439)
	S441= CtrlASIDIn=0                                          Premise(F247)
	S442= CtrlCP0=0                                             Premise(F248)
	S443= CP0[ASID]=pid                                         CP0-Hold(S296,S442)
	S444= CtrlEPCIn=0                                           Premise(F249)
	S445= CtrlExCodeIn=0                                        Premise(F250)
	S446= CtrlIR_ID=0                                           Premise(F251)
	S447= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S300,S446)
	S448= CtrlGPR=0                                             Premise(F252)
	S449= GPR[rS]=a                                             GPR-Hold(S302,S448)
	S450= GPR[rT]=b                                             GPR-Hold(S303,S448)
	S451= CtrlA_EX=0                                            Premise(F253)
	S452= [A_EX]=FU(a)                                          A_EX-Hold(S305,S451)
	S453= CtrlB_EX=0                                            Premise(F254)
	S454= [B_EX]=FU(b)                                          B_EX-Hold(S307,S453)
	S455= CtrlIR_EX=0                                           Premise(F255)
	S456= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S309,S455)
	S457= CtrlALUOut_MEM=0                                      Premise(F256)
	S458= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S311,S457)
	S459= CtrlOVReg_MEM=0                                       Premise(F257)
	S460= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S313,S459)
	S461= CtrlIR_MEM=0                                          Premise(F258)
	S462= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S315,S461)
	S463= CtrlIR_WB=1                                           Premise(F259)
	S464= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Write(S418,S463)
	S465= CtrlALUOut_WB=1                                       Premise(F260)
	S466= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Write(S420,S465)
	S467= CtrlOVReg_WB=1                                        Premise(F261)
	S468= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Write(S426,S467)

WB	S469= PC.CIA=addr                                           PC-Out(S437)
	S470= PC.CIA31_28=addr[31:28]                               PC-Out(S437)
	S471= PC.Out=addr+4                                         PC-Out(S438)
	S472= CP0.ASID=pid                                          CP0-Read-ASID(S443)
	S473= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S447)
	S474= IR_ID.Out31_26=0                                      IR-Out(S447)
	S475= IR_ID.Out25_21=rS                                     IR-Out(S447)
	S476= IR_ID.Out20_16=rT                                     IR-Out(S447)
	S477= IR_ID.Out15_11=rD                                     IR-Out(S447)
	S478= IR_ID.Out10_6=0                                       IR-Out(S447)
	S479= IR_ID.Out5_0=34                                       IR-Out(S447)
	S480= A_EX.Out=FU(a)                                        A_EX-Out(S452)
	S481= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S452)
	S482= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S452)
	S483= B_EX.Out=FU(b)                                        B_EX-Out(S454)
	S484= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S454)
	S485= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S454)
	S486= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S456)
	S487= IR_EX.Out31_26=0                                      IR_EX-Out(S456)
	S488= IR_EX.Out25_21=rS                                     IR_EX-Out(S456)
	S489= IR_EX.Out20_16=rT                                     IR_EX-Out(S456)
	S490= IR_EX.Out15_11=rD                                     IR_EX-Out(S456)
	S491= IR_EX.Out10_6=0                                       IR_EX-Out(S456)
	S492= IR_EX.Out5_0=34                                       IR_EX-Out(S456)
	S493= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S458)
	S494= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S458)
	S495= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S458)
	S496= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S460)
	S497= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S460)
	S498= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S460)
	S499= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S462)
	S500= IR_MEM.Out31_26=0                                     IR_MEM-Out(S462)
	S501= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S462)
	S502= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S462)
	S503= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S462)
	S504= IR_MEM.Out10_6=0                                      IR_MEM-Out(S462)
	S505= IR_MEM.Out5_0=34                                      IR_MEM-Out(S462)
	S506= IR_WB.Out={0,rS,rT,rD,0,34}                           IR-Out(S464)
	S507= IR_WB.Out31_26=0                                      IR-Out(S464)
	S508= IR_WB.Out25_21=rS                                     IR-Out(S464)
	S509= IR_WB.Out20_16=rT                                     IR-Out(S464)
	S510= IR_WB.Out15_11=rD                                     IR-Out(S464)
	S511= IR_WB.Out10_6=0                                       IR-Out(S464)
	S512= IR_WB.Out5_0=34                                       IR-Out(S464)
	S513= ALUOut_WB.Out=FU(b)-FU(a)                             ALUOut_WB-Out(S466)
	S514= ALUOut_WB.Out1_0={FU(b)-FU(a)}[1:0]                   ALUOut_WB-Out(S466)
	S515= ALUOut_WB.Out4_0={FU(b)-FU(a)}[4:0]                   ALUOut_WB-Out(S466)
	S516= OVReg_WB.Out=OverFlow(FU(b)-FU(a))                    OVReg_WB-Out(S468)
	S517= OVReg_WB.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]          OVReg_WB-Out(S468)
	S518= OVReg_WB.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]          OVReg_WB-Out(S468)
	S519= PC.Out=>IMem.RAddr                                    Premise(F262)
	S520= IMem.RAddr=addr+4                                     Path(S471,S519)
	S521= CP0.ASID=>IMem.ASID                                   Premise(F263)
	S522= IMem.ASID=pid                                         Path(S472,S521)
	S523= IMem.Out=>FU.IR_IF                                    Premise(F264)
	S524= IMem.Out=>IR_ID.In                                    Premise(F265)
	S525= FU.Halt_IF=>CU_IF.Halt                                Premise(F266)
	S526= FU.Bub_IF=>CU_IF.Bub                                  Premise(F267)
	S527= IR_ID.Out=>FU.IR_ID                                   Premise(F268)
	S528= FU.IR_ID={0,rS,rT,rD,0,34}                            Path(S473,S527)
	S529= IR_ID.Out31_26=>CU_ID.Op                              Premise(F269)
	S530= CU_ID.Op=0                                            Path(S474,S529)
	S531= IR_ID.Out25_21=>GPR.RReg1                             Premise(F270)
	S532= GPR.RReg1=rS                                          Path(S475,S531)
	S533= GPR.Rdata1=a                                          GPR-Read(S532,S449)
	S534= IR_ID.Out20_16=>GPR.RReg2                             Premise(F271)
	S535= GPR.RReg2=rT                                          Path(S476,S534)
	S536= GPR.Rdata2=b                                          GPR-Read(S535,S450)
	S537= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F272)
	S538= CU_ID.IRFunc=34                                       Path(S479,S537)
	S539= GPR.Rdata1=>FU.InID1                                  Premise(F273)
	S540= FU.InID1=a                                            Path(S533,S539)
	S541= FU.OutID1=FU(a)                                       FU-Forward(S540)
	S542= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F274)
	S543= FU.InID1_RReg=rS                                      Path(S475,S542)
	S544= FU.OutID1=>A_EX.In                                    Premise(F275)
	S545= A_EX.In=FU(a)                                         Path(S541,S544)
	S546= GPR.Rdata2=>FU.InID2                                  Premise(F276)
	S547= FU.InID2=b                                            Path(S536,S546)
	S548= FU.OutID2=FU(b)                                       FU-Forward(S547)
	S549= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F277)
	S550= FU.InID2_RReg=rT                                      Path(S476,S549)
	S551= FU.OutID2=>B_EX.In                                    Premise(F278)
	S552= B_EX.In=FU(b)                                         Path(S548,S551)
	S553= IR_ID.Out=>IR_EX.In                                   Premise(F279)
	S554= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S473,S553)
	S555= FU.Halt_ID=>CU_ID.Halt                                Premise(F280)
	S556= FU.Bub_ID=>CU_ID.Bub                                  Premise(F281)
	S557= IR_EX.Out=>FU.IR_EX                                   Premise(F282)
	S558= FU.IR_EX={0,rS,rT,rD,0,34}                            Path(S486,S557)
	S559= IR_EX.Out31_26=>CU_EX.Op                              Premise(F283)
	S560= CU_EX.Op=0                                            Path(S487,S559)
	S561= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F284)
	S562= CU_EX.IRFunc=34                                       Path(S492,S561)
	S563= A_EX.Out=>ALU.A                                       Premise(F285)
	S564= ALU.A=FU(a)                                           Path(S480,S563)
	S565= B_EX.Out=>ALU.B                                       Premise(F286)
	S566= ALU.B=FU(b)                                           Path(S483,S565)
	S567= ALU.Out=>ALUOut_MEM.In                                Premise(F287)
	S568= ALU.Out=>FU.InEX                                      Premise(F288)
	S569= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F289)
	S570= FU.InEX_WReg=rD                                       Path(S490,S569)
	S571= ALU.OV=>OVReg_MEM.In                                  Premise(F290)
	S572= IR_EX.Out=>IR_MEM.In                                  Premise(F291)
	S573= IR_MEM.In={0,rS,rT,rD,0,34}                           Path(S486,S572)
	S574= IR_MEM.Out=>FU.IR_MEM                                 Premise(F292)
	S575= FU.IR_MEM={0,rS,rT,rD,0,34}                           Path(S499,S574)
	S576= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F293)
	S577= CU_MEM.Op=0                                           Path(S500,S576)
	S578= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F294)
	S579= CU_MEM.IRFunc=34                                      Path(S505,S578)
	S580= IR_MEM.Out=>IR_WB.In                                  Premise(F295)
	S581= IR_WB.In={0,rS,rT,rD,0,34}                            Path(S499,S580)
	S582= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F296)
	S583= ALUOut_WB.In=FU(b)-FU(a)                              Path(S493,S582)
	S584= ALUOut_MEM.Out=>FU.InMEM                              Premise(F297)
	S585= FU.InMEM=FU(b)-FU(a)                                  Path(S493,S584)
	S586= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F298)
	S587= FU.InMEM_WReg=rD                                      Path(S503,S586)
	S588= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F299)
	S589= OVReg_WB.In=OverFlow(FU(b)-FU(a))                     Path(S496,S588)
	S590= IR_WB.Out=>FU.IR_WB                                   Premise(F300)
	S591= FU.IR_WB={0,rS,rT,rD,0,34}                            Path(S506,S590)
	S592= IR_WB.Out31_26=>CU_WB.Op                              Premise(F301)
	S593= CU_WB.Op=0                                            Path(S507,S592)
	S594= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F302)
	S595= CU_WB.IRFunc=34                                       Path(S512,S594)
	S596= IR_WB.Out15_11=>GPR.WReg                              Premise(F303)
	S597= GPR.WReg=rD                                           Path(S510,S596)
	S598= ALUOut_WB.Out=>GPR.WData                              Premise(F304)
	S599= GPR.WData=FU(b)-FU(a)                                 Path(S513,S598)
	S600= ALUOut_WB.Out=>FU.InWB                                Premise(F305)
	S601= FU.InWB=FU(b)-FU(a)                                   Path(S513,S600)
	S602= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F306)
	S603= FU.InWB_WReg=rD                                       Path(S510,S602)
	S604= OVReg_WB.Out=>CU_WB.OV                                Premise(F307)
	S605= CU_WB.OV=OverFlow(FU(b)-FU(a))                        Path(S516,S604)
	S606= CtrlPC=0                                              Premise(F308)
	S607= CtrlPCInc=0                                           Premise(F309)
	S608= PC[CIA]=addr                                          PC-Hold(S437,S607)
	S609= PC[Out]=addr+4                                        PC-Hold(S438,S606,S607)
	S610= CtrlIMem=0                                            Premise(F310)
	S611= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S440,S610)
	S612= CtrlASIDIn=0                                          Premise(F311)
	S613= CtrlCP0=0                                             Premise(F312)
	S614= CP0[ASID]=pid                                         CP0-Hold(S443,S613)
	S615= CtrlEPCIn=0                                           Premise(F313)
	S616= CtrlExCodeIn=0                                        Premise(F314)
	S617= CtrlIR_ID=0                                           Premise(F315)
	S618= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S447,S617)
	S619= CtrlGPR=1                                             Premise(F316)
	S620= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S597,S599,S619)
	S621= CtrlA_EX=0                                            Premise(F317)
	S622= [A_EX]=FU(a)                                          A_EX-Hold(S452,S621)
	S623= CtrlB_EX=0                                            Premise(F318)
	S624= [B_EX]=FU(b)                                          B_EX-Hold(S454,S623)
	S625= CtrlIR_EX=0                                           Premise(F319)
	S626= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S456,S625)
	S627= CtrlALUOut_MEM=0                                      Premise(F320)
	S628= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S458,S627)
	S629= CtrlOVReg_MEM=0                                       Premise(F321)
	S630= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S460,S629)
	S631= CtrlIR_MEM=0                                          Premise(F322)
	S632= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S462,S631)
	S633= CtrlIR_WB=0                                           Premise(F323)
	S634= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S464,S633)
	S635= CtrlALUOut_WB=0                                       Premise(F324)
	S636= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S466,S635)
	S637= CtrlOVReg_WB=0                                        Premise(F325)
	S638= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S468,S637)

POST	S608= PC[CIA]=addr                                          PC-Hold(S437,S607)
	S609= PC[Out]=addr+4                                        PC-Hold(S438,S606,S607)
	S611= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S440,S610)
	S614= CP0[ASID]=pid                                         CP0-Hold(S443,S613)
	S618= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S447,S617)
	S620= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S597,S599,S619)
	S622= [A_EX]=FU(a)                                          A_EX-Hold(S452,S621)
	S624= [B_EX]=FU(b)                                          B_EX-Hold(S454,S623)
	S626= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S456,S625)
	S628= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S458,S627)
	S630= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S460,S629)
	S632= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S462,S631)
	S634= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S464,S633)
	S636= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S466,S635)
	S638= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S468,S637)

