strict digraph "" {
	node [label="\N"];
	"710:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bb90>",
		fillcolor=firebrick,
		label="710:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bb90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_707:AL"	 [def_var="['cnt128d_rd_valid']",
		label="Leaf_707:AL"];
	"710:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"708:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d7db6bdd0>",
		fillcolor=springgreen,
		label="708:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"709:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d7db6be50>",
		fillcolor=springgreen,
		label="709:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"708:IF" -> "709:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=708];
	"708:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db95110>",
		fillcolor=firebrick,
		label="708:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db95110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"708:IF" -> "708:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=708];
	"709:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bf90>",
		fillcolor=firebrick,
		label="709:NS
cnt128d_rd_valid <= #1 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bf90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"709:IF" -> "709:NS"	 [cond="['cnt128d_rd_valid_start']",
		label=cnt128d_rd_valid_start,
		lineno=709];
	"710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d7db6be90>",
		fillcolor=springgreen,
		label="710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"709:IF" -> "710:IF"	 [cond="['cnt128d_rd_valid_start']",
		label="!(cnt128d_rd_valid_start)",
		lineno=709];
	"709:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"710:IF" -> "710:NS"	 [cond="['cnt128d_rd_valid_stop']",
		label=cnt128d_rd_valid_stop,
		lineno=710];
	"708:NS" -> "Leaf_707:AL"	 [cond="[]",
		lineno=None];
	"707:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d7db95390>",
		clk_sens=False,
		fillcolor=gold,
		label="707:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rstn', 'cnt128d_rd_valid_stop', 'cnt128d_rd_valid_start']"];
	"707:AL" -> "708:IF"	 [cond="[]",
		lineno=None];
}
