# Compile of Cache_array.v was successful.
# Compile of Caching_system.v was successful.
# Compile of Caching_system_tb.v was successful.
# Compile of FSM.v was successful.
# Compile of Main_Memory.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.Caching_system_tb
# vsim -gui work.Caching_system_tb 
# Start time: 09:42:00 on Sep 13,2023
# Loading work.Caching_system_tb
# Loading work.Caching_system
# Loading work.FSM
# Loading work.Cache_array
# Loading work.Main_Memory
run -all
# time=                   0 	 WordAddress=xxx 	 DataIn=xxxxxxxx 	 stall=x 	 DataOut=xxxxxxxx
# time=               10000 	 WordAddress=xxx 	 DataIn=xxxxxxxx 	 stall=0 	 DataOut=xxxxxxxx
# time=               70000 	 WordAddress=000 	 DataIn=00000005 	 stall=0 	 DataOut=xxxxxxxx
# time=               80000 	 WordAddress=000 	 DataIn=00000005 	 stall=1 	 DataOut=xxxxxxxx
# time=              100000 	 WordAddress=000 	 DataIn=00000005 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 1 succed
# time=              110000 	 WordAddress=001 	 DataIn=00000015 	 stall=0 	 DataOut=xxxxxxxx
# time=              120000 	 WordAddress=001 	 DataIn=00000015 	 stall=1 	 DataOut=xxxxxxxx
# time=              140000 	 WordAddress=001 	 DataIn=00000015 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 2 succed
# time=              150000 	 WordAddress=002 	 DataIn=00000025 	 stall=0 	 DataOut=xxxxxxxx
# time=              160000 	 WordAddress=002 	 DataIn=00000025 	 stall=1 	 DataOut=xxxxxxxx
# time=              180000 	 WordAddress=002 	 DataIn=00000025 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 3 succed
# time=              190000 	 WordAddress=003 	 DataIn=00000035 	 stall=0 	 DataOut=xxxxxxxx
# time=              200000 	 WordAddress=003 	 DataIn=00000035 	 stall=1 	 DataOut=xxxxxxxx
# time=              220000 	 WordAddress=003 	 DataIn=00000035 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 4 succed
# time=              230000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=xxxxxxxx
# time=              240000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=1 	 DataOut=xxxxxxxx
# time=              260000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 5 succed
# time=              280000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=1 	 DataOut=xxxxxxxx
# time=              380000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=00005c79
# status Test case 6 succed
# time=              410000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              420000 	 WordAddress=001 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              520000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000015
# status Test case 7 succed
# time=              550000 	 WordAddress=000 	 DataIn=00005c79 	 stall=0 	 DataOut=00000005
# status Test case 8 succed
# time=              570000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000015
# status Test case 9 succed
# time=              590000 	 WordAddress=002 	 DataIn=00005c79 	 stall=0 	 DataOut=00000025
# status Test case 10 succed
# time=              610000 	 WordAddress=003 	 DataIn=00005c79 	 stall=0 	 DataOut=00000035
# status Test case 11 succed
# time=              630000 	 WordAddress=020 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              640000 	 WordAddress=020 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              740000 	 WordAddress=020 	 DataIn=00005c79 	 stall=0 	 DataOut=00000020
# status Test case 12 succed
# time=              770000 	 WordAddress=040 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              780000 	 WordAddress=040 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              880000 	 WordAddress=040 	 DataIn=00005c79 	 stall=0 	 DataOut=00000040
# status Test case 13 succed
# time=              910000 	 WordAddress=060 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              920000 	 WordAddress=060 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=             1020000 	 WordAddress=060 	 DataIn=00005c79 	 stall=0 	 DataOut=00000060
# status Test case 14 succed
# time=             1050000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=             1060000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=             1160000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=0 	 DataOut=0000000a
# status Test case 15 succed
# time=             1190000 	 WordAddress=008 	 DataIn=00000011 	 stall=0 	 DataOut=00000008
# time=             1200000 	 WordAddress=008 	 DataIn=00000011 	 stall=1 	 DataOut=00000008
# time=             1220000 	 WordAddress=008 	 DataIn=00000011 	 stall=0 	 DataOut=00000008
# status Test case 16 succed
# time=             1230000 	 WordAddress=009 	 DataIn=00000022 	 stall=0 	 DataOut=00000008
# time=             1240000 	 WordAddress=009 	 DataIn=00000022 	 stall=1 	 DataOut=00000008
# time=             1260000 	 WordAddress=009 	 DataIn=00000022 	 stall=0 	 DataOut=00000008
# status Test case 17 succed
# time=             1290000 	 WordAddress=00a 	 DataIn=00000033 	 stall=0 	 DataOut=00000008
# time=             1300000 	 WordAddress=00a 	 DataIn=00000033 	 stall=1 	 DataOut=00000008
# time=             1320000 	 WordAddress=00a 	 DataIn=00000033 	 stall=0 	 DataOut=00000008
# status Test case 18 succed
# time=             1350000 	 WordAddress=00b 	 DataIn=00000044 	 stall=0 	 DataOut=00000008
# time=             1360000 	 WordAddress=00b 	 DataIn=00000044 	 stall=1 	 DataOut=00000008
# time=             1380000 	 WordAddress=00b 	 DataIn=00000044 	 stall=0 	 DataOut=00000008
# status Test case 19 succed
# time=             1410000 	 WordAddress=060 	 DataIn=00000000 	 stall=0 	 DataOut=00000008
# time=             1420000 	 WordAddress=060 	 DataIn=00000000 	 stall=1 	 DataOut=00000008
# time=             1440000 	 WordAddress=060 	 DataIn=00000000 	 stall=0 	 DataOut=00000008
# status Test case 20 succed
# ** Note: $stop    : E:/courses/ITI/Verilog project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules 2/Caching_system_tb.v(217)
#    Time: 1470 ns  Iteration: 0  Instance: /Caching_system_tb
# Break in Module Caching_system_tb at E:/courses/ITI/Verilog project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules 2/Caching_system_tb.v line 217
# Compile of Cache_array.v was successful.
# Compile of Caching_system.v was successful.
# Compile of Caching_system_tb.v was successful.
# Compile of FSM.v was successful.
# Compile of Main_Memory.v was successful.
# 5 compiles, 0 failed with no errors.
do {E:/courses/ITI/Verilog project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules 2/compile and run/wave.do}
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Caching_system_tb
# Loading work.Caching_system
# Loading work.FSM
# Loading work.Cache_array
# Loading work.Main_Memory
run -all
# time=                   0 	 WordAddress=xxx 	 DataIn=xxxxxxxx 	 stall=x 	 DataOut=xxxxxxxx
# time=               10000 	 WordAddress=xxx 	 DataIn=xxxxxxxx 	 stall=0 	 DataOut=xxxxxxxx
# time=               70000 	 WordAddress=000 	 DataIn=00000005 	 stall=0 	 DataOut=xxxxxxxx
# time=               80000 	 WordAddress=000 	 DataIn=00000005 	 stall=1 	 DataOut=xxxxxxxx
# time=              100000 	 WordAddress=000 	 DataIn=00000005 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 1 succed
# time=              110000 	 WordAddress=001 	 DataIn=00000015 	 stall=0 	 DataOut=xxxxxxxx
# time=              120000 	 WordAddress=001 	 DataIn=00000015 	 stall=1 	 DataOut=xxxxxxxx
# time=              140000 	 WordAddress=001 	 DataIn=00000015 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 2 succed
# time=              150000 	 WordAddress=002 	 DataIn=00000025 	 stall=0 	 DataOut=xxxxxxxx
# time=              160000 	 WordAddress=002 	 DataIn=00000025 	 stall=1 	 DataOut=xxxxxxxx
# time=              180000 	 WordAddress=002 	 DataIn=00000025 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 3 succed
# time=              190000 	 WordAddress=003 	 DataIn=00000035 	 stall=0 	 DataOut=xxxxxxxx
# time=              200000 	 WordAddress=003 	 DataIn=00000035 	 stall=1 	 DataOut=xxxxxxxx
# time=              220000 	 WordAddress=003 	 DataIn=00000035 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 4 succed
# time=              230000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=xxxxxxxx
# time=              240000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=1 	 DataOut=xxxxxxxx
# time=              260000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=xxxxxxxx
# status Test case 5 succed
# time=              280000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=1 	 DataOut=xxxxxxxx
# time=              380000 	 WordAddress=3ff 	 DataIn=00005c79 	 stall=0 	 DataOut=00005c79
# status Test case 6 succed
# time=              390000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              400000 	 WordAddress=001 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              500000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000015
# status Test case 7 succed
# time=              510000 	 WordAddress=000 	 DataIn=00005c79 	 stall=0 	 DataOut=00000005
# status Test case 8 succed
# time=              530000 	 WordAddress=001 	 DataIn=00005c79 	 stall=0 	 DataOut=00000015
# status Test case 9 succed
# time=              550000 	 WordAddress=002 	 DataIn=00005c79 	 stall=0 	 DataOut=00000025
# status Test case 10 succed
# time=              570000 	 WordAddress=003 	 DataIn=00005c79 	 stall=0 	 DataOut=00000035
# status Test case 11 succed
# time=              590000 	 WordAddress=020 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              600000 	 WordAddress=020 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              700000 	 WordAddress=020 	 DataIn=00005c79 	 stall=0 	 DataOut=00000020
# status Test case 12 succed
# time=              710000 	 WordAddress=040 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              720000 	 WordAddress=040 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              820000 	 WordAddress=040 	 DataIn=00005c79 	 stall=0 	 DataOut=00000040
# status Test case 13 succed
# time=              830000 	 WordAddress=060 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              840000 	 WordAddress=060 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=              940000 	 WordAddress=060 	 DataIn=00005c79 	 stall=0 	 DataOut=00000060
# status Test case 14 succed
# time=              950000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=0 	 DataOut=00000000
# time=              960000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=1 	 DataOut=00000000
# time=             1060000 	 WordAddress=00a 	 DataIn=00005c79 	 stall=0 	 DataOut=0000000a
# status Test case 15 succed
# time=             1070000 	 WordAddress=008 	 DataIn=00000011 	 stall=0 	 DataOut=00000008
# time=             1080000 	 WordAddress=008 	 DataIn=00000011 	 stall=1 	 DataOut=00000008
# time=             1100000 	 WordAddress=008 	 DataIn=00000011 	 stall=0 	 DataOut=00000008
# status Test case 16 succed
# time=             1110000 	 WordAddress=009 	 DataIn=00000022 	 stall=0 	 DataOut=00000008
# time=             1120000 	 WordAddress=009 	 DataIn=00000022 	 stall=1 	 DataOut=00000008
# time=             1140000 	 WordAddress=009 	 DataIn=00000022 	 stall=0 	 DataOut=00000008
# status Test case 17 succed
# time=             1170000 	 WordAddress=00a 	 DataIn=00000033 	 stall=0 	 DataOut=00000008
# time=             1180000 	 WordAddress=00a 	 DataIn=00000033 	 stall=1 	 DataOut=00000008
# time=             1200000 	 WordAddress=00a 	 DataIn=00000033 	 stall=0 	 DataOut=00000008
# status Test case 18 succed
# time=             1230000 	 WordAddress=00b 	 DataIn=00000044 	 stall=0 	 DataOut=00000008
# time=             1240000 	 WordAddress=00b 	 DataIn=00000044 	 stall=1 	 DataOut=00000008
# time=             1260000 	 WordAddress=00b 	 DataIn=00000044 	 stall=0 	 DataOut=00000008
# status Test case 19 succed
# time=             1290000 	 WordAddress=060 	 DataIn=00000000 	 stall=0 	 DataOut=00000008
# time=             1300000 	 WordAddress=060 	 DataIn=00000000 	 stall=1 	 DataOut=00000008
# time=             1320000 	 WordAddress=060 	 DataIn=00000000 	 stall=0 	 DataOut=00000008
# status Test case 20 succed
# ** Note: $stop    : E:/courses/ITI/Verilog project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules 2/Caching_system_tb.v(217)
#    Time: 1350 ns  Iteration: 0  Instance: /Caching_system_tb
# Break in Module Caching_system_tb at E:/courses/ITI/Verilog project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules 2/Caching_system_tb.v line 217
