

================================================================
== Vitis HLS Report for 'RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:07 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      512|  20.000 ns|  5.120 us|    2|  512|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- OUTPUT_LAYER_WEIGHTS_LOOP  |        0|      510|         3|          2|          1|  0 ~ 255|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_index = alloca i32 1"   --->   Operation 6 'alloca' 'weights_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neuron_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %neuron_state"   --->   Operation 7 'read' 'neuron_state_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln93_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln93_1"   --->   Operation 8 'read' 'sext_ln93_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln91_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln91"   --->   Operation 9 'read' 'zext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln93_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln93"   --->   Operation 10 'read' 'sext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln93_1_cast = sext i8 %sext_ln93_1_read"   --->   Operation 11 'sext' 'sext_ln93_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln91_cast = zext i6 %zext_ln91_read"   --->   Operation 12 'zext' 'zext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln93_cast = sext i8 %sext_ln93_read"   --->   Operation 13 'sext' 'sext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln93_cast, i64 %weights_index"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%weights_index_2 = load i64 %weights_index" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 16 'load' 'weights_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91_cast"   --->   Operation 17 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.52ns)   --->   "%icmp_ln93 = icmp_slt  i64 %weights_index_2, i64 %sext_ln93_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 19 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.end.i258.loopexit.exitStub, void %for.body9.i.split" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 20 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 22 'specloopname' 'specloopname_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %neuron_state_read, void %for.inc.i256, void %if.then.i254" [B_RNI_HLS/apc/src/RNI_2.cpp:96->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 23 'br' 'br_ln96' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weights_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 24 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 25 'load' 'WEIGHTS_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %weights_index_2, i64 1" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 26 'add' 'add_ln93' <Predicate = (icmp_ln93)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %add_ln93, i64 %weights_index" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 27 'store' 'store_ln93' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body9.i" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 28 'br' 'br_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 29 'load' 'WEIGHTS_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 30 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 6.55>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 31 'load' 'NEURONS_MEMBRANE_load' <Predicate = (neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln98 = add i8 %NEURONS_MEMBRANE_load, i8 %WEIGHTS_load" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 32 'add' 'add_ln98' <Predicate = (neuron_state_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln98 = store i8 %add_ln98, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 33 'store' 'store_ln98' <Predicate = (neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i256" [B_RNI_HLS/apc/src/RNI_2.cpp:99->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 34 'br' 'br_ln99' <Predicate = (neuron_state_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('weights_index') [7]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'sext_ln93_cast' on local variable 'weights_index' [15]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation ('weights_index', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) on local variable 'weights_index' [18]  (0.000 ns)
	'add' operation ('add_ln93', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) [35]  (3.520 ns)
	'store' operation ('store_ln93', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) of variable 'add_ln93', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38 on local variable 'weights_index' [36]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_load', B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'WEIGHTS' [29]  (3.254 ns)

 <State 4>: 6.559ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'NEURONS_MEMBRANE' [30]  (2.322 ns)
	'add' operation ('add_ln98', B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38) [31]  (1.915 ns)
	'store' operation ('store_ln98', B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38) of variable 'add_ln98', B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38 on array 'NEURONS_MEMBRANE' [32]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
