/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-4.10" *)
(* top =  1  *)
module test(A, Y1, Y2);
  (* src = "dut.sv:1.25-1.26" *)
  input [3:0] A;
  wire [3:0] A;
  (* src = "dut.sv:1.41-1.43" *)
  output [3:0] Y1;
  wire [3:0] Y1;
  (* src = "dut.sv:1.45-1.47" *)
  output [3:0] Y2;
  wire [3:0] Y2;
  \$_OR_  _0_ (
    .A(A[3]),
    .B(A[1]),
    .Y(Y1[0])
  );
  assign Y2 = 4'h1;
  assign Y1[3:1] = 3'h0;
endmodule
