
5. Printing statistics.

=== $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010 ===

   Number of wires:                 41
   Number of wire bits:            687
   Number of public wires:          41
   Number of public wire bits:     687
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $adffe                         37

=== adder_with_1_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dffe                           1

=== fir ===

   Number of wires:                123
   Number of wire bits:           2155
   Number of public wires:         123
   Number of public wire bits:    2155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $adffe                          1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               36
     multiplier_with_reg            19
     one_register                    4

=== multiplier_with_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                           1
     $mul                            1

=== one_register ===

   Number of wires:                  4
   Number of wire bits:             38
   Number of public wires:           4
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           1

=== design hierarchy ===

   fir                               1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               36
     multiplier_with_reg            19
     one_register                    4

   Number of wires:                510
   Number of wire bits:           7064
   Number of public wires:         455
   Number of public wire bits:    6074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                152
     $add                           36
     $adffe                         38
     $dffe                          59
     $mul                           19

