["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeI.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Instructions.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Execute.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeL.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionFetch.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeB.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/RegWriteSource.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionDecode$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionTypes.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ImmediateKind.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/MemoryAccess.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/Top.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp2Source$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/Memory.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeI$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/ROMLoader.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeB$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ImmediateKind$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/WriteBack.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionDecode.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp1Source.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/CPUBundle.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/InstructionROM.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeR$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionFetch$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/RAMBundle.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/board/verilator/VerilogGenerator.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ProgramCounter.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/MemoryAccess$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeR.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeL$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/WriteBack$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/BlockRAM.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Execute$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionTypes$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ProgramCounter$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/CPU.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeS$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUControl.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/RegWriteSource$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp1Source$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/InstructionsTypeS.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/Instructions$.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/peripheral/Memory$$anon$2.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/classes/riscv/core/ALUOp2Source.class","/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/target/scala-2.13/zinc/inc_compile_2.13.zip"]]