Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 00:58:05 2020
| Host         : ECCLT1508006 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                  175        0.212        0.000                      0                  175        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.942        0.000                      0                  175        0.212        0.000                      0                  175        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_teststate_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.608ns (12.899%)  route 4.105ns (87.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/Q
                         net (fo=105, routed)         2.413     8.024    auto/FSM_sequential_M_teststate_q_reg[0]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.152     8.176 r  auto/FSM_sequential_M_teststate_q[1]_i_1/O
                         net (fo=4, routed)           1.693     9.869    auto/M_teststate_d__0[1]
    SLICE_X48Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.857    auto/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X48Y2          FDRE (Setup_fdre_C_D)       -0.309    14.811    auto/FSM_sequential_M_teststate_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_teststate_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.608ns (13.356%)  route 3.944ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/Q
                         net (fo=105, routed)         2.413     8.024    auto/FSM_sequential_M_teststate_q_reg[0]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.152     8.176 r  auto/FSM_sequential_M_teststate_q[1]_i_1/O
                         net (fo=4, routed)           1.532     9.708    auto/M_teststate_d__0[1]
    SLICE_X48Y3          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451    14.856    auto/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)       -0.313    14.781    auto/FSM_sequential_M_teststate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.966ns (20.775%)  route 3.684ns (79.225%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.434     9.681    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  auto/M_count_q[26]_i_1/O
                         net (fo=1, routed)           0.000     9.805    auto/M_count_d[26]
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.444    14.849    auto/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[26]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.031    15.104    auto/M_count_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.994ns (21.249%)  route 3.684ns (78.751%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.434     9.681    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.833 r  auto/M_count_q[28]_i_1/O
                         net (fo=1, routed)           0.000     9.833    auto/M_count_d[28]
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.444    14.849    auto/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[28]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.075    15.148    auto/M_count_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.966ns (21.467%)  route 3.534ns (78.533%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.284     9.531    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.655 r  auto/M_count_q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.655    auto/M_count_d[22]
    SLICE_X43Y10         FDRE                                         r  auto/M_count_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.850    auto/clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  auto/M_count_q_reg[22]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.031    15.105    auto/M_count_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.608ns (14.365%)  route 3.624ns (85.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/Q
                         net (fo=105, routed)         2.413     8.024    auto/FSM_sequential_M_teststate_q_reg[0]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.152     8.176 r  auto/FSM_sequential_M_teststate_q[1]_i_1/O
                         net (fo=4, routed)           1.212     9.388    auto/M_teststate_d__0[1]
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.857    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                         clock pessimism              0.276    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.255    14.843    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.994ns (21.953%)  route 3.534ns (78.047%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.284     9.531    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.152     9.683 r  auto/M_count_q[24]_i_1/O
                         net (fo=1, routed)           0.000     9.683    auto/M_count_d[24]
    SLICE_X43Y10         FDRE                                         r  auto/M_count_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.850    auto/clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  auto/M_count_q_reg[24]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.075    15.149    auto/M_count_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.966ns (21.890%)  route 3.447ns (78.110%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.197     9.444    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.568 r  auto/M_count_q[25]_i_1/O
                         net (fo=1, routed)           0.000     9.568    auto/M_count_d[25]
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.444    14.849    auto/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[25]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.029    15.102    auto/M_count_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.960ns (21.784%)  route 3.447ns (78.216%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.197     9.444    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.118     9.562 r  auto/M_count_q[27]_i_1/O
                         net (fo=1, routed)           0.000     9.562    auto/M_count_d[27]
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.444    14.849    auto/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  auto/M_count_q_reg[27]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.075    15.148    auto/M_count_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_count_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.966ns (22.259%)  route 3.374ns (77.741%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.155    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/Q
                         net (fo=103, routed)         1.327     6.902    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.201 r  auto/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.922     8.123    auto/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.247 r  auto/M_count_q[28]_i_2/O
                         net (fo=29, routed)          1.124     9.371    auto/M_count_q[28]_i_2_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.495 r  auto/M_count_q[18]_i_1/O
                         net (fo=1, routed)           0.000     9.495    auto/M_count_d[18]
    SLICE_X43Y9          FDRE                                         r  auto/M_count_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.850    auto/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  auto/M_count_q_reg[18]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.031    15.105    auto/M_count_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_teststate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_teststate_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.992%)  route 0.135ns (42.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.510    auto/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/FSM_sequential_M_teststate_q_reg[1]/Q
                         net (fo=11, routed)          0.135     1.785    auto/M_teststate_q[1]
    SLICE_X49Y2          LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  auto/FSM_sequential_M_teststate_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.830    auto/FSM_sequential_M_teststate_q[3]_rep_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     2.027    auto/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  auto/FSM_sequential_M_teststate_q_reg[3]_rep/C
                         clock pessimism             -0.500     1.527    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.092     1.619    auto/FSM_sequential_M_teststate_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.381%)  route 0.208ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y6          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.208     1.856    reset_cond/M_stage_d[2]
    SLICE_X42Y6          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y6          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X42Y6          FDSE (Hold_fdse_C_D)         0.090     1.613    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y6          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.818    reset_cond/M_stage_d[1]
    SLICE_X41Y6          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y6          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X41Y6          FDSE (Hold_fdse_C_D)         0.066     1.573    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  myBlinker/M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  myBlinker/M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.756    myBlinker/M_counter_q_reg_n_0_[11]
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  myBlinker/M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    myBlinker/M_counter_q_reg[8]_i_1_n_4
    SLICE_X45Y7          FDRE                                         r  myBlinker/M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  myBlinker/M_counter_q_reg[11]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X45Y7          FDRE (Hold_fdre_C_D)         0.105     1.612    myBlinker/M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  myBlinker/M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.756    myBlinker/M_counter_q_reg_n_0_[15]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  myBlinker/M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    myBlinker/M_counter_q_reg[12]_i_1_n_4
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[15]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.105     1.612    myBlinker/M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  myBlinker/M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  myBlinker/M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.756    myBlinker/M_counter_q_reg_n_0_[19]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  myBlinker/M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    myBlinker/M_counter_q_reg[16]_i_1_n_4
    SLICE_X45Y9          FDRE                                         r  myBlinker/M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  myBlinker/M_counter_q_reg[19]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.105     1.612    myBlinker/M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.506    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  myBlinker/M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  myBlinker/M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.755    myBlinker/M_counter_q_reg_n_0_[23]
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  myBlinker/M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    myBlinker/M_counter_q_reg[20]_i_1_n_4
    SLICE_X45Y10         FDRE                                         r  myBlinker/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.832     2.022    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  myBlinker/M_counter_q_reg[23]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.105     1.611    myBlinker/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.508    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  myBlinker/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  myBlinker/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.757    myBlinker/M_counter_q_reg_n_0_[3]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  myBlinker/M_counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    myBlinker/M_counter_q_reg[0]_i_1_n_4
    SLICE_X45Y5          FDRE                                         r  myBlinker/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     2.024    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  myBlinker/M_counter_q_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.105     1.613    myBlinker/M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.508    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  myBlinker/M_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  myBlinker/M_counter_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.757    myBlinker/M_counter_q_reg_n_0_[7]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  myBlinker/M_counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    myBlinker/M_counter_q_reg[4]_i_1_n_4
    SLICE_X45Y6          FDRE                                         r  myBlinker/M_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     2.024    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  myBlinker/M_counter_q_reg[7]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X45Y6          FDRE (Hold_fdre_C_D)         0.105     1.613    myBlinker/M_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 myBlinker/M_counter_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/M_counter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.507    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  myBlinker/M_counter_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.753    myBlinker/M_counter_q_reg_n_0_[12]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  myBlinker/M_counter_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    myBlinker/M_counter_q_reg[12]_i_1_n_7
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     2.023    myBlinker/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  myBlinker/M_counter_q_reg[12]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.105     1.612    myBlinker/M_counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y15   FSM_sequential_M_testmode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y15   FSM_sequential_M_testmode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y2    auto/FSM_sequential_M_teststate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y3    auto/FSM_sequential_M_teststate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y2    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y5    auto/FSM_sequential_M_teststate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y3    auto/FSM_sequential_M_teststate_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    auto/FSM_sequential_M_teststate_q_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y2    auto/FSM_sequential_M_teststate_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y2    auto/FSM_sequential_M_teststate_q_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y2    auto/FSM_sequential_M_teststate_q_reg[1]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y2    auto/FSM_sequential_M_teststate_q_reg[3]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    auto/M_count_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    auto/M_count_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y3    auto/FSM_sequential_M_teststate_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    auto/FSM_sequential_M_teststate_q_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   manual/FSM_onehot_M_inputstate_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   manual/FSM_onehot_M_inputstate_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   manual/FSM_onehot_M_inputstate_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   manual/M_ain_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   manual/M_ain_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   manual/M_ain_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   manual/M_ain_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   manual/M_ain_q_reg[2]/C



