library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MemoryIO is
   PORT(
     -- Sistema
     CLK_SLOW : IN  STD_LOGIC;
     CLK_FAST : IN  STD_LOGIC;
     RST      : IN  STD_LOGIC;

     -- RAM 16K
     ADDRESS  : IN  STD_LOGIC_VECTOR (14 DOWNTO 0);
     INPUT		: IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
     LOAD	  	: IN  STD_LOGIC ;
     OUTPUT		: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);

     -- LCD EXTERNAL I/OS
     LCD_CS_N     : OUT   STD_LOGIC;
     LCD_D        : INOUT STD_LOGIC_VECTOR(15 downto 0);
     LCD_RD_N     : OUT   STD_LOGIC;
     LCD_RESET_N  : OUT   STD_LOGIC;
     LCD_RS       : OUT   STD_LOGIC;
     LCD_WR_N     : OUT   STD_LOGIC;
     LCD_ON       : OUT   STD_LOGIC := '1';	-- liga e desliga o LCD
     LCD_INIT_OK  : OUT   STD_LOGIC;

     -- I/Os
     SW  : in std_logic_vector(9 downto 0);
     LED : OUT std_logic_vector(9 downto 0)

		);
end entity;


ARCHITECTURE logic OF MemoryIO IS

  component Screen is
    PORT(
      -- Sistema
      CLK_FAST : IN  STD_LOGIC;
      CLK_SLOW : IN  STD_LOGIC;
      RST 	   : IN  STD_LOGIC;

      -- interface
      INPUT        : IN STD_LOGIC_VECTOR(15 downto 0); -- vetor de pxs
      LOAD         : IN  STD_LOGIC;                    -- grava dado
      ADDRESS      : IN STD_LOGIC_VECTOR(13 downto 0); -- endereÃ§o

      -- LCD EXTERNAL I/OS
      LCD_INIT_OK  : OUT STD_LOGIC;
      LCD_CS_N     : OUT   STD_LOGIC;
      LCD_D        : INOUT STD_LOGIC_VECTOR(15 downto 0);
      LCD_RD_N     : OUT   STD_LOGIC;
      LCD_RESET_N  : OUT   STD_LOGIC;
      LCD_RS       : OUT   STD_LOGIC;
      LCD_WR_N     : OUT   STD_LOGIC);
  end component;

  component RAM16K is
    port  (
      clock		: IN STD_LOGIC;
      address	: IN STD_LOGIC_VECTOR (13 DOWNTO 0);
      data		: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
      wren		: IN STD_LOGIC;
      q		   : OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
  end component;

  component Mux4Way16 is
    Port (
      sel : in  STD_LOGIC_VECTOR ( 1 downto 0);
      a   : in  STD_LOGIC_VECTOR (15 downto 0);
      b   : in  STD_LOGIC_VECTOR (15 downto 0);
      c   : in  STD_LOGIC_VECTOR (15 downto 0);
      d   : in  STD_LOGIC_VECTOR (15 downto 0);
      q   : out STD_LOGIC_VECTOR (15 downto 0));
  end component;

  component Register16 is
    port(
      clock:   in STD_LOGIC;
      input:   in STD_LOGIC_VECTOR(15 downto 0);
      load:    in STD_LOGIC;
      output: out STD_LOGIC_VECTOR(15 downto 0));
  end component;

  component DMux4Way is
    port ( 
      a:   in  STD_LOGIC;
      sel: in  STD_LOGIC_VECTOR(1 downto 0);
      q0:  out STD_LOGIC;
      q1:  out STD_LOGIC;
      q2:  out STD_LOGIC;
      q3:  out STD_LOGIC);
  end component;

signal sel1 : STD_LOGIC_VECTOR(1 downto 0);
signal sel2 : STD_LOGIC_VECTOR(1 downto 0);
signal outMUX: STD_LOGIC_VECTOR(3 downto 0);
signal outRAM16: STD_LOGIC_VECTOR(15 downto 0);
signal outREG16 : STD_LOGIC_VECTOR(15 downto 0);
signal switch : STD_LOGIC_VECTOR(15 downto 0);
signal nullDMUX: STD_LOGIC;
signal nullMUX: STD_LOGIC_VECTOR(1 downto 0);

begin
    DISPLAY: Screen port map (
          RST         => RST,
          CLK_FAST    => CLK_FAST,
          CLK_SLOW    => CLK_SLOW,
          INPUT       => INPUT(15 downto 0),
          LOAD        => outMUX(2),
          ADDRESS     => ADDRESS(13 downto 0),
          LCD_INIT_OK => LCD_INIT_OK,
          LCD_CS_N 	  => LCD_CS_N ,
          LCD_D       => LCD_D,
          LCD_RD_N 	  => LCD_RD_N,
          LCD_RESET_N => LCD_RESET_N,
          LCD_RS 	    => LCD_RS,
          LCD_WR_N 	  => LCD_WR_N
    );


    RAM: RAM16K  PORT MAP(
         clock    => CLK_FAST,
         address  => ADDRESS(13 DOWNTO 0),
         data     => INPUT(15 DOWNTO 0),
         wren     => outMUX(0),
         q        => outRAM16
    );

    DMUX: DMux4Way PORT MAP(
      a => LOAD,
      sel =>sel1,
      q0 => outMUX(0),
      q1 => outMUX(1),
      q2 => outMUX(2),
      q3 => nullDMUX
    );

    MUX: Mux4Way16 PORT Map(
      sel => sel2,
      a => switch,
      b => outRAM16,
      c => nullMUX(0),
      d => nullMUX(1),
      q => OUTPUT
      );

    REG: Register16 PORT MAP(
          clock => CLK_SLOW,
          input =>  INPUT(15 DOWNTO 0),
          load  =>  outMUX(1),
          output => outREG16
        );

    sel1 <= "00" when ADDRESS(14 downto 0) <= "011111111111111" else
            "10" when ADDRESS(14 downto 0) <= "101001010111111" else
            "01" when ADDRESS(14 downto 0) = "101001011000000"  else
            "11";

    sel2 <= "01" when ADDRESS(14 downto 0) <= "011111111111111" else
            "00";

    LED <= outREG16(9 downto 0);
    switch(9 downto 0) <= SW; 

END logic;
