// fdata.v

// This file was auto-generated as a prototype implementation of a module
// created in component editor.  It ties off all outputs to ground and
// ignores all inputs.  It needs to be edited to make it do something
// useful.
// 
// This file will not be automatically regenerated.  You should check it in
// to your version control system if you want to keep it.

`timescale 1 ps / 1 ps
module fdata (
		output wire [31:0] data,  //  out0.data
		input  wire        ready, //      .ready
		output wire        valid, //      .valid
		output wire        sop,   //      .startofpacket
		output wire [1:0]  empty, //      .empty
		output wire        eop,   //      .endofpacket
		input  wire        clk,   // clock.clk
		input  wire        reset  // reset.reset
	);

	// TODO: Auto-generated HDL template

	assign eop = 1'b0;

	assign valid = 1'b0;

	assign sop = 1'b0;

	assign empty = 2'b00;

	assign data = 32'b00000000000000000000000000000000;

endmodule
