Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu May 25 16:26:29 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -48.187    -3773.783                     93                  544        0.042        0.000                      0                  544        3.000        0.000                       0                   646  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -48.187    -3773.783                     93                  544        0.042        0.000                      0                  544        4.020        0.000                       0                   642  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack      -48.187ns,  Total Violation    -3773.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -48.187ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.171ns  (logic 29.361ns (50.473%)  route 28.810ns (49.527%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.961    56.970    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I3_O)        0.299    57.269 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[3]_i_1/O
                         net (fo=1, routed)           0.000    57.269    design_1_i/div32p2_0/inst/ret[35]
    SLICE_X63Y16         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.515     8.564    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y16         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[3]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.029     9.082    design_1_i/div32p2_0/inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                         -57.269    
  -------------------------------------------------------------------
                         slack                                -48.187    

Slack (VIOLATED) :        -48.183ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.168ns  (logic 29.361ns (50.476%)  route 28.807ns (49.524%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.958    56.967    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I3_O)        0.299    57.266 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[1]_i_1/O
                         net (fo=1, routed)           0.000    57.266    design_1_i/div32p2_0/inst/ret[33]
    SLICE_X63Y17         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.514     8.563    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y17         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[1]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y17         FDRE (Setup_fdre_C_D)        0.031     9.083    design_1_i/div32p2_0/inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                         -57.266    
  -------------------------------------------------------------------
                         slack                                -48.183    

Slack (VIOLATED) :        -48.182ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.168ns  (logic 29.361ns (50.476%)  route 28.807ns (49.524%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.958    56.967    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I3_O)        0.299    57.266 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[5]_i_1/O
                         net (fo=1, routed)           0.000    57.266    design_1_i/div32p2_0/inst/ret[37]
    SLICE_X63Y16         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.515     8.564    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y16         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[5]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.031     9.084    design_1_i/div32p2_0/inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                         -57.266    
  -------------------------------------------------------------------
                         slack                                -48.182    

Slack (VIOLATED) :        -48.179ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.166ns  (logic 29.361ns (50.478%)  route 28.805ns (49.522%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.956    56.965    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y15         LUT5 (Prop_lut5_I3_O)        0.299    57.264 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7]_i_1/O
                         net (fo=1, routed)           0.000    57.264    design_1_i/div32p2_0/inst/ret[39]
    SLICE_X63Y15         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.516     8.565    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y15         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[7]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y15         FDRE (Setup_fdre_C_D)        0.031     9.085    design_1_i/div32p2_0/inst/r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                         -57.264    
  -------------------------------------------------------------------
                         slack                                -48.179    

Slack (VIOLATED) :        -48.101ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.079ns  (logic 29.361ns (50.553%)  route 28.719ns (49.447%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.869    56.878    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.299    57.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[22]_i_1/O
                         net (fo=1, routed)           0.000    57.177    design_1_i/div32p2_0/inst/ret[54]
    SLICE_X65Y23         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.507     8.556    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y23         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[22]/C
                         clock pessimism              0.564     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031     9.076    design_1_i/div32p2_0/inst/r_reg[22]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                         -57.177    
  -------------------------------------------------------------------
                         slack                                -48.101    

Slack (VIOLATED) :        -48.000ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.976ns  (logic 29.361ns (50.643%)  route 28.615ns (49.357%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.766    56.775    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X61Y24         LUT5 (Prop_lut5_I3_O)        0.299    57.074 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[16]_i_1/O
                         net (fo=1, routed)           0.000    57.074    design_1_i/div32p2_0/inst/ret[48]
    SLICE_X61Y24         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.504     8.553    design_1_i/div32p2_0/inst/clk
    SLICE_X61Y24         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[16]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.032     9.074    design_1_i/div32p2_0/inst/r_reg[16]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                         -57.074    
  -------------------------------------------------------------------
                         slack                                -48.000    

Slack (VIOLATED) :        -47.997ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        58.018ns  (logic 29.390ns (50.657%)  route 28.628ns (49.343%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.778    56.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.328    57.115 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[24]_i_1/O
                         net (fo=1, routed)           0.000    57.115    design_1_i/div32p2_0/inst/ret[56]
    SLICE_X63Y25         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.505     8.554    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[24]/C
                         clock pessimism              0.564     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.075     9.118    design_1_i/div32p2_0/inst/r_reg[24]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                         -57.115    
  -------------------------------------------------------------------
                         slack                                -47.997    

Slack (VIOLATED) :        -47.984ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.964ns  (logic 29.361ns (50.654%)  route 28.603ns (49.346%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.753    56.762    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.299    57.061 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[13]_i_1/O
                         net (fo=1, routed)           0.000    57.061    design_1_i/div32p2_0/inst/ret[45]
    SLICE_X63Y22         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.508     8.557    design_1_i/div32p2_0/inst/clk
    SLICE_X63Y22         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[13]/C
                         clock pessimism              0.564     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.031     9.077    design_1_i/div32p2_0/inst/r_reg[13]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                         -57.061    
  -------------------------------------------------------------------
                         slack                                -47.984    

Slack (VIOLATED) :        -47.980ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.960ns  (logic 29.361ns (50.658%)  route 28.599ns (49.342%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.749    56.758    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.299    57.057 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[18]_i_1/O
                         net (fo=1, routed)           0.000    57.057    design_1_i/div32p2_0/inst/ret[50]
    SLICE_X65Y23         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.507     8.556    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y23         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[18]/C
                         clock pessimism              0.564     9.119    
                         clock uncertainty           -0.074     9.045    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.032     9.077    design_1_i/div32p2_0/inst/r_reg[18]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                         -57.057    
  -------------------------------------------------------------------
                         slack                                -47.980    

Slack (VIOLATED) :        -47.961ns  (required time - arrival time)
  Source:                 design_1_i/div32p2_0/inst/x_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.938ns  (logic 29.361ns (50.676%)  route 28.577ns (49.324%))
  Logic Levels:           141  (CARRY4=111 LUT3=4 LUT4=9 LUT5=10 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.564    -0.903    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y17         FDRE                                         r  design_1_i/div32p2_0/inst/x_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  design_1_i/div32p2_0/inst/x_reg_reg[34]/Q
                         net (fo=8, routed)           1.094     0.610    design_1_i/div32p2_0/inst/div16_2/x_reg_reg[63][18]
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.297     0.907 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/d_reg_reg[6][0]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.439 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.553    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.667 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.345 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.120     3.465    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/q_reg[15][0]
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.299     3.764 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_i_11__16/O
                         net (fo=1, routed)           0.639     4.403    design_1_i/div32p2_0/inst/div16_2/div8_1_n_233
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[10][1]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.077 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.266     7.135    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x_reg_reg[61]_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I3_O)        0.325     7.460 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_9__1/O
                         net (fo=7, routed)           0.638     8.098    design_1_i/div32p2_0/inst/div16_2/div8_1_n_174
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.332     8.430 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     8.430    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d_reg_reg[6][0]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.943 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.294    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.411    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.528    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.864 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.060    10.924    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/q_reg[13][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I1_O)        0.295    11.219 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_i_11__14/O
                         net (fo=1, routed)           0.635    11.855    design_1_i/div32p2_0/inst/div16_2/div8_1_n_214
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    11.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/d_reg_reg[10]_0[1]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.529 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.529    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.643 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.643    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.757    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.871    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.985    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    13.108    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.143    14.473    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d_reg_reg[31][0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.299    14.772 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_i_12__3/O
                         net (fo=7, routed)           0.746    15.518    design_1_i/div32p2_0/inst/div16_2/div8_1_n_168
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    15.642 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    15.642    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[6]_0[1]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.192 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.192    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.306 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    16.885    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.206    18.314    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/q_reg[11][0]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.299    18.613 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_4__18/O
                         net (fo=1, routed)           0.773    19.386    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[10][0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.912 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.912    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.026    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.140    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.254    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.368    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    20.482    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.704 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.173    21.876    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d_reg_reg[31]_0[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.325    22.201 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_12__9/O
                         net (fo=7, routed)           0.685    22.886    design_1_i/div32p2_0/inst/div16_2/div8_1_n_177
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.326    23.212 r  design_1_i/div32p2_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    23.212    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[10]_0[1]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.745 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.745    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.862    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.096    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    24.222    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.339 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    24.339    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.558 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.250    25.808    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/d_reg_reg[31]_0[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.295    26.103 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__20/O
                         net (fo=7, routed)           0.419    26.523    design_1_i/div32p2_0/inst/div16_2/div8_1_n_392
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.647 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__6/O
                         net (fo=1, routed)           0.000    26.647    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.197 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.197    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.311 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.311    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.425 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.425    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.539    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    27.776    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.890    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.112 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.024    29.136    design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d_reg_reg[31][0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.299    29.435 r  design_1_i/div32p2_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__21/O
                         net (fo=7, routed)           0.601    30.036    design_1_i/div32p2_0/inst/div16_2/work[35]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    30.160 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000    30.160    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/d_reg_reg[6]_0[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.692 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.806 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.806    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.920 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.920    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.034 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.034    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.148 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.148    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.262 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    31.271    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.385 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    31.385    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.607 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.253    32.860    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/q_reg[7][30]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.299    33.159 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_i_4__24/O
                         net (fo=1, routed)           0.480    33.639    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d_reg_reg[6][0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.165 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.165    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.393    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.507    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.621 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.009    34.630    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.744 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.744    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.858 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.858    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.080 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.379    36.459    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.325    36.784 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_i_9__18/O
                         net (fo=7, routed)           0.754    37.538    design_1_i/div32p2_0/inst/div16_2/div8_2_n_179
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.348    37.886 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_5__9/O
                         net (fo=1, routed)           0.000    37.886    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[18]_0[3]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.287 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.287    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.401 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.401    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.515    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.629    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.851 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.356    40.206    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/q_reg[5][0]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.327    40.533 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_12__12/O
                         net (fo=1, routed)           0.347    40.880    design_1_i/div32p2_0/inst/div16_2/div8_2_n_153
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.348    41.228 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_8__10/O
                         net (fo=1, routed)           0.000    41.228    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/d_reg_reg[14]_0[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.760 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.760    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.874 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.874    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.988 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.988    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.102 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.102    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.216 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.009    42.225    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.447 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.099    43.546    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d_reg_reg[31]_1[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.299    43.845 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_i_11__12/O
                         net (fo=6, routed)           0.898    44.743    design_1_i/div32p2_0/inst/div16_2/div8_2_n_151
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    44.867 r  design_1_i/div32p2_0/inst/div16_2/work_carry__2_i_7__11/O
                         net (fo=1, routed)           0.000    44.867    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[14]_0[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.417 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.417    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.531    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.645    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.759    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.873    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.095 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.308    47.403    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/q_reg[3][0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.299    47.702 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15/O
                         net (fo=2, routed)           0.584    48.286    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_10__15_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.410 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_i_7__2__0/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[18]_0[1]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.943 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.060 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.060    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.177 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.177    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.294 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.294    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.513 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.119    50.632    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/d_reg_reg[31]_12[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.321    50.953 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[18]_i_2/O
                         net (fo=5, routed)           0.625    51.577    design_1_i/div32p2_0/inst/div16_2/div8_2_n_158
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.326    51.903 r  design_1_i/div32p2_0/inst/div16_2/work_carry__3_i_7__12/O
                         net (fo=1, routed)           0.000    51.903    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[18]_0[1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.453 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.453    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.567    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.681 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.681    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.795 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.795    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.017 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=102, routed)         0.782    53.800    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d_reg_reg[31]_1[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.299    54.099 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_i_2/O
                         net (fo=3, routed)           0.321    54.420    design_1_i/div32p2_0/inst/div16_2/div8_2_n_260
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    54.544 r  design_1_i/div32p2_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000    54.544    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d_reg_reg[6]_0[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.094 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.094    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.208 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.208    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.322 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.322    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.436 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.436    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.550 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.550    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.664 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.009    55.673    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.787 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.787    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.009 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.728    56.737    design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/d_reg_reg[31]_10[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.299    57.036 r  design_1_i/div32p2_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[26]_i_1/O
                         net (fo=1, routed)           0.000    57.036    design_1_i/div32p2_0/inst/ret[58]
    SLICE_X65Y24         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         1.505     8.554    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y24         FDRE                                         r  design_1_i/div32p2_0/inst/r_reg[26]/C
                         clock pessimism              0.564     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.032     9.075    design_1_i/div32p2_0/inst/r_reg[26]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                         -57.036    
  -------------------------------------------------------------------
                         slack                                -47.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.470%)  route 0.233ns (64.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.581    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X36Y1          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.453 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/Q
                         net (fo=1, routed)           0.233    -0.220    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][27]
    SLICE_X30Y1          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.835    -0.820    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y1          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
                         clock pessimism              0.503    -0.317    
    SLICE_X30Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.262    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.029%)  route 0.286ns (66.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.586    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X43Y15         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/Q
                         net (fo=1, routed)           0.286    -0.159    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][20]
    SLICE_X34Y17         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.825    -0.830    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y17         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/CLK
                         clock pessimism              0.503    -0.327    
    SLICE_X34Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.210    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.596    -0.551    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y7          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.294    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X64Y6          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.868    -0.787    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y6          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.253    -0.534    
    SLICE_X64Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.351    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.594    -0.553    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y12         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.154    -0.258    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X64Y12         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.864    -0.791    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y12         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.253    -0.538    
    SLICE_X64Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.355    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X37Y7          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/Q
                         net (fo=1, routed)           0.159    -0.283    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][55]
    SLICE_X38Y6          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.821    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y6          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/CLK
                         clock pessimism              0.255    -0.566    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.383    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.595    -0.552    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X62Y10         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/Q
                         net (fo=1, routed)           0.161    -0.251    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][15]
    SLICE_X64Y9          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.867    -0.788    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y9          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/CLK
                         clock pessimism              0.253    -0.535    
    SLICE_X64Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.352    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.584    -0.563    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X59Y26         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.157    -0.265    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X60Y26         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.851    -0.804    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y26         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.254    -0.550    
    SLICE_X60Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.367    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.798%)  route 0.294ns (64.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.586    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y15         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/Q
                         net (fo=1, routed)           0.294    -0.128    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][18]
    SLICE_X34Y17         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.825    -0.830    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y17         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/CLK
                         clock pessimism              0.503    -0.327    
    SLICE_X34Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.233    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][60]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][60]/Q
                         net (fo=1, routed)           0.101    -0.341    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][60]
    SLICE_X38Y9          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][60]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.833    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y9          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][60]_srl14/CLK
                         clock pessimism              0.255    -0.567    
    SLICE_X38Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.450    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][60]_srl14
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.565    -0.582    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X40Y5          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/Q
                         net (fo=1, routed)           0.120    -0.321    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][20]
    SLICE_X38Y5          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.821    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y5          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X38Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.430    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y6      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y1      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y1      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][16]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][19]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



