#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  1 11:58:16 2023
# Process ID: 98000
# Current directory: C:/Users/penta/Documents/BikeRadar/ADCBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2640 C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.xpr
# Log file: C:/Users/penta/Documents/BikeRadar/ADCBoard/vivado.log
# Journal file: C:/Users/penta/Documents/BikeRadar/ADCBoard\vivado.jou
# Running On: Penta0308-E402N, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 2, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference i2c_to_spi i2c_to_spi_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins i2c_to_spi_0/buf_aa]
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins i2c_to_spi_0/buf_ab]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_cea] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_ceb] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_wea] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_dai] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_dbi] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins i2c_to_spi_0/buf_dbo]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins i2c_to_spi_0/buf_dao]
regenerate_bd_layout
group_bd_cells i2c_to_spi [get_bd_cells blk_mem_gen_0] [get_bd_cells i2c_to_spi_0]
regenerate_bd_layout
update_module_reference design_1_i2c_to_spi_0_0
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.CLOCK_SEL {4}] [get_bd_cells i2c_to_spi/i2c_to_spi_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out_192M_i] [get_bd_pins i2c_to_spi/i2c_to_spi_0/clk]
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/areset] [get_bd_pins rst_clk_wiz_192M/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins i2c_to_spi/i2c_to_spi_0/SS_N_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/MOSI_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/SCLK_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/MISO_MASTER]
endgroup
connect_bd_net [get_bd_ports HDMI_IIC_scl] [get_bd_pins i2c_to_spi/i2c_to_spi_0/scl_in]
update_module_reference design_1_i2c_to_spi_0_0
update_module_reference design_1_i2c_to_spi_0_0
update_module_reference design_1_i2ccont_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:selectio_wiz:5.1 selectio_wiz_1
endgroup
delete_bd_objs [get_bd_cells selectio_wiz_1]
update_module_reference design_1_i2ccont_0_0
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_ports HDMI_IIC_sda] [get_bd_pins i2ccont_0/sda]
startgroup
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/sda_oL] [get_bd_pins i2ccont_0/sdachain_oL]
endgroup
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/sda_i] [get_bd_pins i2ccont_0/sdachain_i]
connect_bd_net [get_bd_ports HDMI_IIC_scl] [get_bd_pins i2c_to_spi/i2c_to_spi_0/scl]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.I2C_SLAVE_ADDR {0x54}] [get_bd_cells i2c_to_spi/i2c_to_spi_0]
endgroup
regenerate_bd_layout
save_bd_design
set_property name SS_N_MASTER [get_bd_ports SS_N_MASTER_0]
set_property name MOSI_MASTER [get_bd_ports MOSI_MASTER_0]
set_property name SCLK_MASTER [get_bd_ports SCLK_MASTER_0]
set_property name SPI_MISO_MASTER [get_bd_ports MISO_MASTER_0]
set_property name SPI_SS_N_MASTER [get_bd_ports SS_N_MASTER]
set_property name SPI_MOSI_MASTER [get_bd_ports MOSI_MASTER]
set_property name SPI_SCLK_MASTER [get_bd_ports SCLK_MASTER]
save_bd_design
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run design_1_i2c_to_spi_0_0_synth_1
reset_run impl_1
update_module_reference design_1_i2c_to_spi_0_0
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
update_module_reference design_1_i2ccont_0_0
launch_runs impl_1 -jobs 2
wait_on_run impl_1
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
startgroup
create_interface SPI
set_property interface SPI [get_ports [list  {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]}]]
set_property interface SPI [get_ports [list  SPI_MISO_MASTER SPI_MOSI_MASTER SPI_SCLK_MASTER]]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]} SPI_MISO_MASTER SPI_MOSI_MASTER SPI_SCLK_MASTER]]
set_property OFFCHIP_TERM NONE [get_ports [list {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]}]]
place_ports SPI_MISO_MASTER M13
place_ports SPI_MOSI_MASTER M14
place_ports SPI_SCLK_MASTER M15
place_ports {SPI_SS_N_MASTER[4]} K15 {SPI_SS_N_MASTER[2]} L15 {SPI_SS_N_MASTER[3]} K14
place_ports {SPI_SS_N_MASTER[0]} L14
place_ports {SPI_SS_N_MASTER[1]} L13
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list SPI_MOSI_MASTER]]
set_property OFFCHIP_TERM NONE [get_ports [list SPI_SCLK_MASTER]]
save_constraints -force
startgroup
create_interface ADC
set_property interface ADC [get_interfaces { ADC_DCLK_54576 ADC_FCLK_54576}]
set_property interface ADC [get_ports [list  {ADC_D_p[3]} {ADC_D_p[2]} {ADC_D_p[1]} {ADC_D_p[0]} {ADC_D_n[3]} {ADC_D_n[2]} {ADC_D_n[1]} {ADC_D_n[0]}]]
endgroup
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
copy_bd_objs /  [get_bd_ports {SPI_MISO_MASTER}]
set_property name PLL_MUXIN [get_bd_ports SPI_MISO_MASTER1]
copy_bd_objs /  [get_bd_ports {PLL_MUXIN}]
delete_bd_objs [get_bd_ports PLL_MUXIN1]
create_bd_port -dir O PLL_RAMPDIR
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name PLL_RAMPCLK [get_bd_ports PLL_RAMPDIR1]
save_bd_design
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name PA_EN [get_bd_ports PLL_RAMPDIR1]
save_bd_design
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name ADC_RESET [get_bd_ports PLL_RAMPDIR1]
save_bd_design
connect_bd_net [get_bd_ports ADC_RESET] [get_bd_pins rst_clk_wiz_192M/peripheral_reset]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {util_ds_buf_adc_fclk_ibuf}]
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_adc_fclk_ibuf1]
set_property name util_ds_buf_adc_rclk_obuf [get_bd_cells util_ds_buf_adc_fclk_ibuf1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_adc_rclk_obuf/CLK_OUT_D3]
endgroup
set_property name ADC_RCLK [get_bd_intf_ports CLK_OUT_D3_0]
disconnect_bd_net /util_ds_buf_0_IBUF_OUT [get_bd_pins clk_wiz/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Differential_clock_capable_pin}] [get_bd_cells clk_wiz]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT6_USED {true} CONFIG.CLK_OUT6_PORT {clk_out_48M_ADC} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {48} CONFIG.CLKOUT6_DRIVES {No_buffer} CONFIG.MMCM_CLKOUT5_DIVIDE {24} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT6_JITTER {159.308}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out_48M_ADC] [get_bd_pins util_ds_buf_adc_rclk_obuf/OBUF_IN]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins clk_wiz/CLK_IN1_D]
endgroup
set_property name CLK_48M [get_bd_intf_ports CLK_IN1_D_0]
regenerate_bd_layout
set_property name rst_clk_wiz_adc_fclk [get_bd_cells rst_clk_wiz_48M]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name xlconstant_1_0 [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports PLL_RAMPCLK] [get_bd_pins xlconstant_1_0/dout]
connect_bd_net [get_bd_ports PLL_RAMPDIR] [get_bd_pins xlconstant_1_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name xlconstant_1_1 [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports PA_EN] [get_bd_pins xlconstant_1_1/dout]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT5_DRIVES {No_buffer}] [get_bd_cells clk_wiz]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_OUT5_PORT {clk_out_19M2} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {19.2} CONFIG.MMCM_CLKOUT4_DIVIDE {60} CONFIG.CLKOUT5_JITTER {187.189}] [get_bd_cells clk_wiz]
endgroup
regenerate_bd_layout
save_bd_design
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
connect_bd_net [get_bd_pins i2ccont_0/o_reg_01] [get_bd_pins i2ccont_0/i_reg_01]
connect_bd_net [get_bd_pins i2ccont_0/o_reg_02] [get_bd_pins i2ccont_0/i_reg_02]
regenerate_bd_layout
copy_bd_objs adcsample_mix_0  [get_bd_cells {xlconstant_1_0}]
connect_bd_net [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout] [get_bd_pins adcsample_mix_0/regcont_0/i_01]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_02] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_03] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_04] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_05] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_06] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_07] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
regenerate_bd_layout -hierarchy [get_bd_cells adcsample_mix_0]
save_bd_design
copy_bd_objs adcsample_divd_0  [get_bd_cells {xlconstant_1_0}]
connect_bd_net [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout] [get_bd_pins adcsample_divd_0/regcont_0/i_01]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_02] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_03] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_04] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_05] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_06] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_07] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
regenerate_bd_layout -hierarchy [get_bd_cells adcsample_divd_0]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_run synth_1 -name synth_1
set_property IOSTANDARD LVDS_25 [get_ports [list {ADC_RCLK_clk_p[0]}]]
set_property interface ADC [get_interfaces { ADC_DCLK_54576 ADC_FCLK_54576}]
set_property interface ADC [get_interfaces { peripheral_high_rst_63536}]
startgroup
create_interface PLL
set_property interface PLL [get_ports [list  {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]}]]
set_property interface PLL [get_ports [list  PLL_MUXIN]]
endgroup
startgroup
create_interface PA
set_property interface PA [get_ports [list  {PA_EN[0]}]]
endgroup
set_property interface ADC [get_interfaces { CLK_OUT_D3_15903}]
set_property IOSTANDARD LVCMOS18 [get_ports [list {ADC_RESET[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {ADC_RESET[0]}]]
place_ports {SPI_SS_N_MASTER[4]} K2 {SPI_SS_N_MASTER[2]} J1 SPI_MISO_MASTER J2 {SPI_SS_N_MASTER[0]} J3 {SPI_SS_N_MASTER[3]} K1 {SPI_SS_N_MASTER[1]} J4 SPI_SCLK_MASTER H4 SPI_MOSI_MASTER H2
place_ports {ADC_RCLK_clk_p[0]} N12 {ADC_RCLK_clk_n[0]} P12
place_ports {ADC_RESET[0]} P11
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list {ADC_RESET[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]} PLL_MUXIN]]
set_property OFFCHIP_TERM NONE [get_ports [list {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]} PLL_MUXIN]]
place_ports PLL_MUXIN G4 {PLL_RAMPDIR[0]} E3 {PLL_RAMPCLK[0]} F1
place_ports {PLL_RAMPDIR[0]} E1
place_ports PLL_MUXIN F2
set_property IOSTANDARD LVCMOS25 [get_ports [list {PA_EN[0]}]]
place_ports {PA_EN[0]} N6
set_property IOSTANDARD LVDS_25 [get_ports [list CLK_48M_clk_p]]
place_ports CLK_48M_clk_n K13 CLK_48M_clk_p J12
place_ports CLK_48M_clk_n P15 CLK_48M_clk_p P14
save_constraints
place_ports {ADC_RESET[0]} N10
place_ports {ADC_RCLK_clk_p[0]} P10 {ADC_RCLK_clk_n[0]} P11
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list {PA_EN[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
startgroup
set_property -dict [list CONFIG.CLKOUT6_USED {false} CONFIG.CLKOUT7_USED {false} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {360} CONFIG.MMCM_CLKOUT5_DIVIDE {1} CONFIG.MMCM_CLKOUT6_DIVIDE {1} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT7_JITTER {110.889} CONFIG.CLKOUT7_PHASE_ERROR {161.578}] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets clk_wiz_clk_out_48M_ADC]
endgroup
delete_bd_objs [get_bd_intf_nets util_ds_buf_adc_rclk_obuf_CLK_OUT_D3] [get_bd_cells util_ds_buf_adc_rclk_obuf]
delete_bd_objs [get_bd_intf_ports ADC_RCLK]
regenerate_bd_layout
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_run synth_1 -name synth_1
set_property interface ADC [get_interfaces { ADC_FCLK_54576 ADC_DCLK_54576}]
set_property name ADC_DCLK [get_interfaces ADC_DCLK_54576]
set_property name ADC_FCLK [get_interfaces ADC_FCLK_54576]
set_property name HDMI_TX [get_interfaces HDMI_TX_54576]
set_property name HyperBus_0 [get_interfaces HyperBus_0_54576]
place_ports CLK_48M_clk_p H1 CLK_48M_clk_n G1
save_constraints
place_ports reset G4
save_constraints
reset_run impl_1 -prev_step 
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
update_module_reference design_1_i2ccont_0_0
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property interface ADC [get_ports [list  {ADC_DCLK_clk_p[0]} {ADC_DCLK_clk_n[0]}]]
set_property interface ADC [get_ports [list  {ADC_FCLK_clk_p[0]} {ADC_FCLK_clk_n[0]}]]
startgroup
delete_interface ADC_DCLK_54576
delete_interface ADC_FCLK_54576
endgroup
set_property interface ADC [get_ports [list  {ADC_RESET[0]}]]
report_clock_networks -name {network_1}
report_utilization -name utilization_1
save_constraints
close_design
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
save_bd_design
regenerate_bd_layout
open_run impl_1
close_design
open_run impl_1
place_ports SPI_MISO_MASTER H3
place_ports {SPI_SS_N_MASTER[3]} J2
place_ports {SPI_SS_N_MASTER[4]} K1
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
copy_bd_objs /  [get_bd_ports {PA_EN}]
set_property name LL_EN [get_bd_ports PA_EN1]
set_property name PLL_EN [get_bd_ports LL_EN]
connect_bd_net [get_bd_ports PLL_EN] [get_bd_pins xlconstant_1_1/dout]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
place_ports {HyperBus_0_hb_dq[6]} E3
place_ports {HyperBus_0_hb_dq[3]} E2
place_ports {HyperBus_0_hb_dq[3]} D2
place_ports {HyperBus_0_hb_dq[4]} D1
place_ports {HyperBus_0_hb_dq[2]} B1
place_ports HyperBus_0_hb_rwds B2
place_ports {HyperBus_0_hb_dq[5]} B3
place_ports {HyperBus_0_hb_dq[3]} C1
place_ports {HyperBus_0_hb_dq[5]} D2
place_ports HyperBus_0_hb_rwds B3
place_ports {HyperBus_0_hb_dq[5]} B2
place_ports {HyperBus_0_hb_dq[0]} D2
place_ports {HyperBus_0_hb_dq[7]} E2
place_ports {HyperBus_0_hb_dq[1]} D3
place_ports {HyperBus_0_hb_dq[7]} D4
place_ports {HyperBus_0_hb_dq[6]} C4
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
place_ports {HyperBus_0_hb_dq[6]} B4
place_ports {HyperBus_0_hb_dq[7]} C4
place_ports {HyperBus_0_hb_dq[1]} D4
place_ports {HyperBus_0_hb_dq[0]} D3
place_ports {HyperBus_0_hb_dq[4]} D2
save_constraints -force
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {PLL_EN[0]}]]
set_property OFFCHIP_TERM NONE [get_ports [list {PLL_EN[0]}]]
place_ports {PLL_EN[0]} L1
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
