===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2255 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2296 ( 11.7%)    0.2296 ( 18.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1868 (  9.5%)    0.1868 ( 15.2%)    Parse modules
    0.0392 (  2.0%)    0.0392 (  3.2%)    Verify circuit
    1.6212 ( 82.9%)    0.8904 ( 72.7%)  'firrtl.circuit' Pipeline
    0.0296 (  1.5%)    0.0296 (  2.4%)    LowerFIRRTLAnnotations
    0.1537 (  7.9%)    0.0835 (  6.8%)    'firrtl.module' Pipeline
    0.0587 (  3.0%)    0.0319 (  2.6%)      DropName
    0.0950 (  4.9%)    0.0516 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0085 (  0.4%)    0.0047 (  0.4%)    'firrtl.module' Pipeline
    0.0084 (  0.4%)    0.0046 (  0.4%)      LowerCHIRRTLPass
    0.0112 (  0.6%)    0.0112 (  0.9%)    InferWidths
    0.0295 (  1.5%)    0.0295 (  2.4%)    MemToRegOfVec
    0.0506 (  2.6%)    0.0506 (  4.1%)    InferResets
    0.0048 (  0.2%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  0.5%)    0.0089 (  0.7%)    WireDFT
    0.1193 (  6.1%)    0.1193 (  9.7%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0585 (  3.0%)    0.0316 (  2.6%)    'firrtl.module' Pipeline
    0.0570 (  2.9%)    0.0308 (  2.5%)      ExpandWhens
    0.0014 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0158 (  0.8%)    0.0158 (  1.3%)    CheckCombCycles
    0.0047 (  0.2%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.5102 ( 26.1%)    0.2695 ( 22.0%)    'firrtl.module' Pipeline
    0.4838 ( 24.7%)    0.2554 ( 20.8%)      Canonicalizer
    0.0263 (  1.3%)    0.0141 (  1.2%)      InferReadWrite
    0.0122 (  0.6%)    0.0122 (  1.0%)    PrefixModules
    0.0040 (  0.2%)    0.0040 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0196 (  1.0%)    0.0196 (  1.6%)    Inliner
    0.0256 (  1.3%)    0.0256 (  2.1%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0093 (  0.5%)    0.0093 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1115 (  5.7%)    0.1115 (  9.1%)    'firrtl.module' Pipeline
    0.0072 (  0.4%)    0.0072 (  0.6%)      DropName
    0.1043 (  5.3%)    0.1043 (  8.5%)      Canonicalizer
    0.0117 (  0.6%)    0.0117 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0385 (  2.0%)    0.0385 (  3.1%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0354 (  1.8%)    0.0354 (  2.9%)  'hw.module' Pipeline
    0.0095 (  0.5%)    0.0095 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0173 (  0.9%)    0.0173 (  1.4%)    Canonicalizer
    0.0063 (  0.3%)    0.0063 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0022 (  0.1%)    0.0022 (  0.2%)    HWCleanup
    0.0039 (  0.2%)    0.0039 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0037 (  0.2%)    0.0037 (  0.3%)    PrettifyVerilog
    0.0032 (  0.2%)    0.0032 (  0.3%)  StripDebugInfoWithPred
    0.0225 (  1.2%)    0.0225 (  1.8%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.9564 (100.0%)    1.2255 (100.0%)  Total

{
  totalTime: 1.236,
  maxMemory: 72069120
}
