
*** Running vivado
    with args -log mb_usb_hdmi_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/f2663/Desktop/ece385/Lab6/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vitis/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/attack1_rom/attack1_rom.dcp' for cell 'color_instance/attack1_i/attack1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/attack2_rom/attack2_rom.dcp' for cell 'color_instance/attack2_i/attack2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/attackb1_rom/attackb1_rom.dcp' for cell 'color_instance/attackb1_i/attackb1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/attackb2_rom/attackb2_rom.dcp' for cell 'color_instance/attackb2_i/attackb2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/back_rom/back_rom.dcp' for cell 'color_instance/back1_i/player_1_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/player_2_back_rom/player_2_back_rom.dcp' for cell 'color_instance/back2_i/player_2_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/ball_rom/ball_rom.dcp' for cell 'color_instance/ball_i/ball_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/background_rom/background_rom.dcp' for cell 'color_instance/bg_i/background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump1_1_rom/jump1_1_rom.dcp' for cell 'color_instance/jump1_1_i/jump1_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump1_2_rom/jump1_2_rom.dcp' for cell 'color_instance/jump1_2_i/jump1_2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump1_3_rom/jump1_3_rom.dcp' for cell 'color_instance/jump1_3_i/jump1_3_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump2_1_rom/jump2_1_rom.dcp' for cell 'color_instance/jump2_1_i/jump2_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump2_2_rom/jump2_2_rom.dcp' for cell 'color_instance/jump2_2_i/jump2_2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jump2_3_rom/jump2_3_rom.dcp' for cell 'color_instance/jump2_3_i/jump2_3_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jumpb1_1_rom/jumpb1_1_rom.dcp' for cell 'color_instance/jumpb1_1_i/jumpb1_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/jumpb2_1_rom/jumpb2_1_rom.dcp' for cell 'color_instance/jumpb2_1_i/jumpb2_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/player1_rom/player1_rom.dcp' for cell 'color_instance/player1_i/player_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/player_2_rom/player_2_rom.dcp' for cell 'color_instance/player2_i/player_2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/run1_back_rom/run1_back_rom.dcp' for cell 'color_instance/run1_back_i/run1_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/run_rom/run_rom.dcp' for cell 'color_instance/run1_i/run_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/run2_back_rom/run2_back_rom.dcp' for cell 'color_instance/run2_back_i/run2_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/run2_rom/run2_rom.dcp' for cell 'color_instance/run2_i/run2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/runf1_back_rom/runf1_back_rom.dcp' for cell 'color_instance/runf1_back_i/runf1_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/runf_rom/runf_rom.dcp' for cell 'color_instance/runf1_i/runf_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/runf2_back_rom/runf2_back_rom.dcp' for cell 'color_instance/runf2_back_i/runf2_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/runf2_rom/runf2_rom.dcp' for cell 'color_instance/runf2_i/runf2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/walk1_back_rom/walk1_back_rom.dcp' for cell 'color_instance/walk1_back_i/walk1_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/walk_rom/walk_rom.dcp' for cell 'color_instance/walk1_i/walk_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/walk2_back_rom/walk2_back_rom.dcp' for cell 'color_instance/walk2_back_i/walk2_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/walk2_rom/walk2_rom.dcp' for cell 'color_instance/walk2_i/walk2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.dcp' for cell 'mb_usb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.dcp' for cell 'mb_usb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.dcp' for cell 'mb_usb_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.dcp' for cell 'mb_usb_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.dcp' for cell 'mb_usb_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.dcp' for cell 'mb_usb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.dcp' for cell 'mb_usb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.dcp' for cell 'mb_usb_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_usb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.dcp' for cell 'mb_usb_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.dcp' for cell 'mb_usb_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0.dcp' for cell 'mb_usb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_usb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0.dcp' for cell 'mb_usb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_usb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0.dcp' for cell 'mb_usb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0.dcp' for cell 'mb_usb_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1629.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_usb_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_usb_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_usb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_usb_i/microblaze_0/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_usb_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_usb_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_usb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_usb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_usb_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.969 ; gain = 494.715
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_usb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_usb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_usb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_usb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_usb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_usb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_usb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_usb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_usb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_usb_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_usb_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_usb_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_usb_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_usb_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_usb_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_usb_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_usb_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_usb_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_usb_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_usb_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_usb_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_usb_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_usb_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_usb_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_usb_i/spi_usb/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_usb_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_usb_i/spi_usb/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_1_provided_fa_24/lab6_1_provided/pin_assignment/mb_intro_top.xdc]
Parsing XDC File [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/f2663/Desktop/385final/final/final.srcs/constrs_1/imports/lab6/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_usb_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_usb_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_usb_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_usb_i/mdm_1/U0'
Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_usb_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_usb_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Vitis/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 116 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/f2663/Desktop/385final/final/final.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2271.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

64 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.969 ; gain = 1209.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.690 . Memory (MB): peak = 2271.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1db3903a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 2271.969 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_185 into driver instance ball/BallX[1]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_228 into driver instance ball/BallX[9]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_355 into driver instance ball/BallX[7]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_356 into driver instance ball/BallX[6]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_444 into driver instance ball/BallX[4]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter BallY[15]_i_446 into driver instance ball/BallX[2]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_399 into driver instance ball/BallY[11]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_401 into driver instance ball/BallY[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_457 into driver instance ball/BallY[5]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_464 into driver instance ball/BallY[8]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_466 into driver instance ball/BallY[6]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_484 into driver instance ball/BallY[3]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter ball/BallY[15]_i_488 into driver instance ball/BallY[2]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter player1/BallX_motion[13]_i_26 into driver instance player1/BallX_motion[13]_i_43, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter player1/shoot_key_index[0]_i_1__0 into driver instance player1/shoot_key_index[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter player1/shoot_key_index[1]_i_1__0 into driver instance player1/shoot_key_index[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter player2/BallX_motion[15]_i_113 into driver instance player2/BallX_motion[15]_i_153, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6c8392a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 220 cells and removed 349 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1edf88d07

Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 211e94bb9

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 386 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 57 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 204d2d772

Time (s): cpu = 00:00:01 ; elapsed = 00:01:47 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 204d2d772

Time (s): cpu = 00:00:01 ; elapsed = 00:01:47 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18ad3265c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:47 . Memory (MB): peak = 2587.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             220  |             349  |                                              4  |
|  Constant propagation         |             123  |             295  |                                              2  |
|  Sweep                        |               0  |             386  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2587.422 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 235b2ddd7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:48 . Memory (MB): peak = 2587.422 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 62 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 124
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 16253171a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2825.988 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16253171a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.988 ; gain = 238.566

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 197a4ebaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 197a4ebaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.988 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2825.988 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 197a4ebaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:02:01 . Memory (MB): peak = 2825.988 ; gain = 554.020
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3099226

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2825.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d9ce825d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.875 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f9f1b1f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f9f1b1f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f9f1b1f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f9dcdcde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a584122c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d29f3a8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11190ada6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 1114 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 12, total 13, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 490 nets or LUTs. Breaked 13 LUTs, combined 477 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2825.988 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |            477  |                   490  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |            477  |                   490  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fc8b4be9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19bb218bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19bb218bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17b59dddf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b02755bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cc7629be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19087736d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d37d0d19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fe465ab3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a5659a69

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1989334c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22ef0253b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22ef0253b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cb7726c0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.678 | TNS=-465.051 |
Phase 1 Physical Synthesis Initialization | Checksum: eadcac6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15097a05e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cb7726c0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.111. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1136e2b8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1136e2b8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1136e2b8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1136e2b8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1136e2b8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2825.988 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163ea1e3e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000
Ending Placer Task | Checksum: f7f2e61b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2825.988 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 2.33s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2825.988 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.111 | TNS=-327.960 |
Phase 1 Physical Synthesis Initialization | Checksum: 1957ca0ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.111 | TNS=-327.960 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1957ca0ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.111 | TNS=-327.960 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena.  Re-placed instance color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1
INFO: [Physopt 32-735] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.089 | TNS=-328.203 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0].  Re-placed instance color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1
INFO: [Physopt 32-735] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.045 | TNS=-327.634 |
INFO: [Physopt 32-81] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Replicated 2 times.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.034 | TNS=-327.259 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[10]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_1_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.023 | TNS=-323.135 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/bg_i/rom_address_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/rom_address_i_24_n_0. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_24_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.892 | TNS=-276.697 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/rom_address_i_26_n_0.  Re-placed instance color_instance/bg_i/rom_address_i_26
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.793 | TNS=-244.400 |
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[10]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_1_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.678 | TNS=-210.849 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/rom_address_i_26_n_0.  Re-placed instance color_instance/bg_i/rom_address_i_26
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.619 | TNS=-195.100 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[7]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_4_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.614 | TNS=-193.775 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[8]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_3_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.605 | TNS=-191.390 |
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[3]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_8_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-190.861 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.597 | TNS=-189.281 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.589 | TNS=-187.177 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.583 | TNS=-185.607 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.526 | TNS=-170.960 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_53_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.523 | TNS=-170.213 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_258_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.404 | TNS=-140.689 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_23_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.401 | TNS=-139.945 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address2_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/Q[8].  Re-placed instance vga/vc_reg[8]
INFO: [Physopt 32-735] Processed net vga/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.287 | TNS=-111.871 |
INFO: [Physopt 32-663] Processed net vga/Q[7].  Re-placed instance vga/vc_reg[7]
INFO: [Physopt 32-735] Processed net vga/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.275 | TNS=-108.933 |
INFO: [Physopt 32-663] Processed net vga/Q[5].  Re-placed instance vga/vc_reg[5]
INFO: [Physopt 32-735] Processed net vga/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.272 | TNS=-108.211 |
INFO: [Physopt 32-663] Processed net vga/Q[0].  Re-placed instance vga/vc_reg[0]
INFO: [Physopt 32-735] Processed net vga/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.264 | TNS=-106.248 |
INFO: [Physopt 32-663] Processed net vga/Q[9].  Re-placed instance vga/vc_reg[9]
INFO: [Physopt 32-735] Processed net vga/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.249 | TNS=-102.717 |
INFO: [Physopt 32-663] Processed net vga/Q[4].  Re-placed instance vga/vc_reg[4]
INFO: [Physopt 32-735] Processed net vga/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.211 | TNS=-93.708 |
INFO: [Physopt 32-663] Processed net vga/Q[7].  Re-placed instance vga/vc_reg[7]
INFO: [Physopt 32-735] Processed net vga/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.209 | TNS=-93.244 |
INFO: [Physopt 32-81] Processed net vga/Q[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-92.545 |
INFO: [Physopt 32-663] Processed net vga/Q[2].  Re-placed instance vga/vc_reg[2]
INFO: [Physopt 32-735] Processed net vga/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-92.316 |
INFO: [Physopt 32-663] Processed net vga/Q[9].  Re-placed instance vga/vc_reg[9]
INFO: [Physopt 32-735] Processed net vga/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-92.316 |
INFO: [Physopt 32-81] Processed net vga/Q[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-92.078 |
INFO: [Physopt 32-81] Processed net vga/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.202 | TNS=-91.620 |
INFO: [Physopt 32-81] Processed net vga/Q[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.202 | TNS=-91.620 |
INFO: [Physopt 32-81] Processed net vga/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.194 | TNS=-89.763 |
INFO: [Physopt 32-81] Processed net vga/Q[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.189 | TNS=-88.604 |
INFO: [Physopt 32-81] Processed net vga/Q[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.189 | TNS=-88.604 |
INFO: [Physopt 32-81] Processed net vga/Q[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.187 | TNS=-88.140 |
INFO: [Physopt 32-81] Processed net vga/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-87.676 |
INFO: [Physopt 32-81] Processed net vga/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-85.587 |
INFO: [Physopt 32-702] Processed net vga/Q[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_53_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_23_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address2_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/Q[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-85.587 |
Phase 3 Critical Path Optimization | Checksum: 1957ca0ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.988 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-85.587 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[9]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_2_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.153 | TNS=-80.274 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/bg_i/A[4]. Critical path length was reduced through logic transformation on cell color_instance/bg_i/rom_address_i_7_comp.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.149 | TNS=-79.353 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_53_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_23_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address2_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/Q[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[9].  Re-placed instance color_instance/bg_i/rom_address_i_2_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.055 | TNS=-59.481 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/C[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-57.383 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_85_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_38_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/rom_address_i_161_n_0.  Re-placed instance color_instance/bg_i/rom_address_i_161
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_161_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.033 | TNS=-55.293 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[10].  Re-placed instance color_instance/bg_i/rom_address_i_1_comp_1
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-52.488 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[4].  Re-placed instance color_instance/bg_i/rom_address_i_7_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.007 | TNS=-50.497 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_161_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.000 | TNS=-49.237 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.987 | TNS=-46.925 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/bg_i/rom_address_i_234_n_0.  Re-placed instance color_instance/bg_i/rom_address_i_234
INFO: [Physopt 32-735] Processed net color_instance/bg_i/rom_address_i_234_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.975 | TNS=-44.864 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_168_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/hc_reg[9]_0[4].  Re-placed instance vga/hc_reg[4]
INFO: [Physopt 32-735] Processed net vga/hc_reg[9]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.971 | TNS=-44.201 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[8].  Re-placed instance color_instance/bg_i/rom_address_i_3_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.921 | TNS=-36.555 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[4].  Re-placed instance color_instance/bg_i/rom_address_i_7_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.918 | TNS=-36.138 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[9].  Re-placed instance color_instance/bg_i/rom_address_i_2_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-35.034 |
INFO: [Physopt 32-663] Processed net vga/hc_reg[9]_0[7].  Re-placed instance vga/hc_reg[7]
INFO: [Physopt 32-735] Processed net vga/hc_reg[9]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.901 | TNS=-33.801 |
INFO: [Physopt 32-663] Processed net color_instance/bg_i/A[7].  Re-placed instance color_instance/bg_i/rom_address_i_4_comp
INFO: [Physopt 32-735] Processed net color_instance/bg_i/A[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-33.002 |
INFO: [Physopt 32-702] Processed net color_instance/bg_i/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_53_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_23_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/bg_i/rom_address2_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/Q[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-33.002 |
Phase 4 Critical Path Optimization | Checksum: a8a41b39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.895 | TNS=-33.002 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.216  |        294.959  |           12  |              0  |                    53  |           0  |           2  |  00:00:04  |
|  Total          |          1.216  |        294.959  |           12  |              0  |                    53  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2825.988 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 28bee1fce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
423 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f328aca0 ConstDB: 0 ShapeSum: fa5adc5f RouteDB: 0
Post Restoration Checksum: NetGraph: bd3bb2b2 NumContArr: 9ee950a4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15c250356

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2875.441 ; gain = 49.453

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15c250356

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2878.867 ; gain = 52.879

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15c250356

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2878.867 ; gain = 52.879
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b50afe08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2933.590 ; gain = 107.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.692 | TNS=-15.253| WHS=-0.155 | THS=-65.916|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0179383 %
  Global Horizontal Routing Utilization  = 0.0562207 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19121
  Number of Partially Routed Nets     = 21
  Number of Node Overlaps             = 42

Phase 2 Router Initialization | Checksum: e612db01

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3104.918 ; gain = 278.930

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e612db01

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3104.918 ; gain = 278.930
Phase 3 Initial Routing | Checksum: 137b4d200

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6869
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.733 | TNS=-220.950| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1552abc89

Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.411 | TNS=-154.978| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206e1eace

Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.168 | TNS=-95.261| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 127cdc0b6

Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.705 | TNS=-247.552| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1f3c7db8b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.531 ; gain = 288.543
Phase 4 Rip-up And Reroute | Checksum: 1f3c7db8b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24bfc4ef2

Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 3114.531 ; gain = 288.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.161 | TNS=-87.282| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c404c858

Time (s): cpu = 00:00:46 ; elapsed = 00:01:23 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c404c858

Time (s): cpu = 00:00:46 ; elapsed = 00:01:23 . Memory (MB): peak = 3114.531 ; gain = 288.543
Phase 5 Delay and Skew Optimization | Checksum: 1c404c858

Time (s): cpu = 00:00:46 ; elapsed = 00:01:23 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20e58cabc

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 3114.531 ; gain = 288.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.115 | TNS=-75.054| WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21b45ef7c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 3114.531 ; gain = 288.543
Phase 6 Post Hold Fix | Checksum: 21b45ef7c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.8325 %
  Global Horizontal Routing Utilization  = 9.30453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cce34c0a

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cce34c0a

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144090ba5

Time (s): cpu = 00:00:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3114.531 ; gain = 288.543

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.115 | TNS=-75.054| WHS=0.028  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 144090ba5

Time (s): cpu = 00:00:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3114.531 ; gain = 288.543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3114.531 ; gain = 288.543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
443 Infos, 101 Warnings, 87 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 3114.531 ; gain = 288.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3114.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/f2663/Desktop/385final/final/final.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
455 Infos, 102 Warnings, 87 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player1[Dist] input ball/Player1[Dist]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player1[Dist] input ball/Player1[Dist]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player1[Dist]0 input ball/Player1[Dist]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player1[Dist]0 input ball/Player1[Dist]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player2[Dist] input ball/Player2[Dist]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player2[Dist] input ball/Player2[Dist]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player2[Dist]0 input ball/Player2[Dist]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ball/Player2[Dist]0 input ball/Player2[Dist]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4 input color_instance/Red4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4 input color_instance/Red4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__0 input color_instance/Red4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__0 input color_instance/Red4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__1 input color_instance/Red4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__1 input color_instance/Red4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__2 input color_instance/Red4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__2 input color_instance/Red4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__3 input color_instance/Red4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__3 input color_instance/Red4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__4 input color_instance/Red4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/Red4__4 input color_instance/Red4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attack1_i/rom_address input color_instance/attack1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attack1_i/rom_address input color_instance/attack1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attack2_i/rom_address input color_instance/attack2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attack2_i/rom_address input color_instance/attack2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attackb1_i/rom_address input color_instance/attackb1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attackb1_i/rom_address input color_instance/attackb1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attackb2_i/rom_address input color_instance/attackb2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/attackb2_i/rom_address input color_instance/attackb2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/back1_i/rom_address input color_instance/back1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/back1_i/rom_address input color_instance/back1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/back2_i/rom_address input color_instance/back2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/back2_i/rom_address input color_instance/back2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/ball_i/rom_address input color_instance/ball_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/ball_i/rom_address input color_instance/ball_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/bg_i/rom_address input color_instance/bg_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/bg_i/rom_address input color_instance/bg_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/bg_i/rom_address1 input color_instance/bg_i/rom_address1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/bg_i/rom_address2 input color_instance/bg_i/rom_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jump1_1_i/rom_address input color_instance/jump1_1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jump1_1_i/rom_address input color_instance/jump1_1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jump2_1_i/rom_address input color_instance/jump2_1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jump2_1_i/rom_address input color_instance/jump2_1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jumpb1_1_i/rom_address input color_instance/jumpb1_1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jumpb1_1_i/rom_address input color_instance/jumpb1_1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jumpb2_1_i/rom_address input color_instance/jumpb2_1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/jumpb2_1_i/rom_address input color_instance/jumpb2_1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/player1_i/rom_address input color_instance/player1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/player1_i/rom_address input color_instance/player1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/player2_i/rom_address input color_instance/player2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/player2_i/rom_address input color_instance/player2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run1_back_i/rom_address input color_instance/run1_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run1_back_i/rom_address input color_instance/run1_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run1_i/rom_address input color_instance/run1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run1_i/rom_address input color_instance/run1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run2_back_i/rom_address input color_instance/run2_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run2_back_i/rom_address input color_instance/run2_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run2_i/rom_address input color_instance/run2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/run2_i/rom_address input color_instance/run2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf1_back_i/rom_address input color_instance/runf1_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf1_back_i/rom_address input color_instance/runf1_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf1_i/rom_address input color_instance/runf1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf1_i/rom_address input color_instance/runf1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf2_back_i/rom_address input color_instance/runf2_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf2_back_i/rom_address input color_instance/runf2_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf2_i/rom_address input color_instance/runf2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/runf2_i/rom_address input color_instance/runf2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk1_back_i/rom_address input color_instance/walk1_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk1_back_i/rom_address input color_instance/walk1_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk1_i/rom_address input color_instance/walk1_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk1_i/rom_address input color_instance/walk1_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk2_back_i/rom_address input color_instance/walk2_back_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk2_back_i/rom_address input color_instance/walk2_back_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk2_i/rom_address input color_instance/walk2_i/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/walk2_i/rom_address input color_instance/walk2_i/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/E[0] is a gated clock net sourced by a combinational pin vga/sprite_addr_reg[10]_i_2/O, cell vga/sprite_addr_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/counter_on8_out is a gated clock net sourced by a combinational pin vga/counter_on_reg_i_2/O, cell vga/counter_on_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/hc_reg[8]_1 is a gated clock net sourced by a combinational pin vga/time_on_reg_i_2/O, cell vga/time_on_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/score_on14_out is a gated clock net sourced by a combinational pin vga/score_on_reg_i_2/O, cell vga/score_on_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 78 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3526.648 ; gain = 412.117
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 15:53:21 2024...
