Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at bf_time_pcm_sdram_test_component.v(234): extended using "x" or "z" File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_sdram_test_component.v Line: 234
Warning (10273): Verilog HDL warning at bf_time_pcm_sdram_test_component.v(235): extended using "x" or "z" File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_sdram_test_component.v Line: 235
Info (10281): Verilog HDL Declaration information at mic_clk_gen.sv(25): object "soft_reset" differs only in case from object "SOFT_RESET" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/mic_clk_gen.sv Line: 25
Info (10281): Verilog HDL Declaration information at bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv Line: 49
