library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity srl is
    Generic ( N : natural := 64 );
    Port (
        A     : in  std_logic_vector(N-1 downto 0);
        B     : in  std_logic_vector(N-1 downto 0);
        Result: out std_logic_vector(N-1 downto 0)
    );
end entity srl;

architecture behavioral of srl is
    signal Atemp : std_logic_vector(N-1 downto 0);
    signal shift_amount : integer range 0 to N-1;
	 signal zeros : std_logic_vector(N-1 downto 0);
	 signal ones : std_logic_vector(N-1 downto 0);
begin
    zeros <= (others => '0');
    ones <= (others => '1');
    for i in N-1 downto 0 loop
					 if A(i) = '1' then
						Atemp <= zeros(N-1 downto N-i) & Atemp(N-1 downto i);
					end if;
                end loop;
    Result <= Atemp;
end architecture behavioral;
