{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558125710727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125710739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:41:50 2019 " "Processing started: Fri May 17 15:41:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125710739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125710739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125710739 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip " "Tcl Script File usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip " "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558125711218 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1558125711218 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip " "Tcl Script File usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip " "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558125711218 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1558125711218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558125712181 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_slow.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_slow.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125712885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_slow.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_slow.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125713295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_fast.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_fast.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125713649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125714007 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_v_slow.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125714240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_v_slow.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125714473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_v_fast.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125714691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_v.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_v.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125714905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125715008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:41:55 2019 " "Processing ended: Fri May 17 15:41:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125715008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125715008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125715008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125715008 ""}
