#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon May 19 22:33:31 2025
# Process ID: 12576
# Current directory: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4844 C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.xpr
# Log file: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/vivado.log
# Journal file: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor\vivado.jou
# Running On        :DESKTOP-OG1KD42
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 5700X 8-Core Processor             
# CPU Frequency     :3400 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :25676 MB
# Swap memory       :6853 MB
# Total Virtual     :32529 MB
# Available Virtual :24916 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.949 ; gain = 358.746
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shift_register_processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_register_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shift_register_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_register_processor_behav -key {Behavioral:sim_1:Functional:tb_shift_register_processor} -tclbatch {tb_shift_register_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_shift_register_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_register_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1590.746 ; gain = 40.559
run all
$finish called at time : 6416 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/tb_shift_register_processor.v" Line 34
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\tb_shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shift_register_processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_register_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shift_register_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/tb_shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.tb_shift_register_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shift_register_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_register_processor_behav -key {Behavioral:sim_1:Functional:tb_shift_register_processor} -tclbatch {tb_shift_register_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_shift_register_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 16000, out_row[127:96]: 10000000000000011000000000000000
          out_row[95:64]:  10000010000000000000011000000000
          out_row[63:32]:  00000010000000011000011000000000
          out_row[31:0]:   00000010000000001000011000000000
Time: 26000, out_row[127:96]: 01000000000000001100000000000000
          out_row[95:64]:  01000001000000000000001100000000
          out_row[63:32]:  00000001000000001100001100000000
          out_row[31:0]:   00000001000000000100001100000000
Time: 36000, out_row[127:96]: 00100000000000000110000000000000
          out_row[95:64]:  00100000100000000000000110000000
          out_row[63:32]:  00000000100000000110000110000000
          out_row[31:0]:   00000000100000000010000110000000
Time: 46000, out_row[127:96]: 00010000000000000011000000000000
          out_row[95:64]:  00010000010000000000000011000000
          out_row[63:32]:  00000000010000000011000011000000
          out_row[31:0]:   00000000010000000001000011000000
Time: 56000, out_row[127:96]: 00001000000000000001100000000000
          out_row[95:64]:  00001000001000000000000001100000
          out_row[63:32]:  00000000001000000001100001100000
          out_row[31:0]:   00000000001000000000100001100000
Time: 66000, out_row[127:96]: 00000100000000000000110000000000
          out_row[95:64]:  00000100000100000000000000110000
          out_row[63:32]:  00000000000100000000110000110000
          out_row[31:0]:   00000000000100000000010000110000
Time: 76000, out_row[127:96]: 00000010000000000000011000000000
          out_row[95:64]:  00000010000010000000000000011000
          out_row[63:32]:  00000000000010000000011000011000
          out_row[31:0]:   00000000000010000000001000011000
Time: 86000, out_row[127:96]: 00000001000000000000001100000000
          out_row[95:64]:  00000001000001000000000000001100
          out_row[63:32]:  00000000000001000000001100001100
          out_row[31:0]:   00000000000001000000000100001100
Time: 96000, out_row[127:96]: 00000000100000000000000110000000
          out_row[95:64]:  00000000100000100000000000000110
          out_row[63:32]:  00000000000000100000000110000110
          out_row[31:0]:   00000000000000100000000010000110
Time: 106000, out_row[127:96]: 00000000010000000000000011000000
          out_row[95:64]:  00000000010000010000000000000011
          out_row[63:32]:  00000000000000010000000011000011
          out_row[31:0]:   00000000000000010000000001000011
Time: 116000, out_row[127:96]: 00000000001000000000000001100000
          out_row[95:64]:  10000000001000001000000000000001
          out_row[63:32]:  10000000000000001000000001100001
          out_row[31:0]:   10000000000000001000000000100001
Time: 126000, out_row[127:96]: 00000000000100000000000000110000
          out_row[95:64]:  11000000000100000100000000000000
          out_row[63:32]:  11000000000000000100000000110000
          out_row[31:0]:   11000000000000000100000000010000
Time: 136000, out_row[127:96]: 00000000000010000000000000011000
          out_row[95:64]:  01100000000010000010000000000000
          out_row[63:32]:  01100000000000000010000000011000
          out_row[31:0]:   01100000000000000010000000001000
Time: 146000, out_row[127:96]: 00000000000001000000000000001100
          out_row[95:64]:  00110000000001000001000000000000
          out_row[63:32]:  00110000000000000001000000001100
          out_row[31:0]:   00110000000000000001000000000100
Time: 156000, out_row[127:96]: 00000000000000100000000000000110
          out_row[95:64]:  00011000000000100000100000000000
          out_row[63:32]:  00011000000000000000100000000110
          out_row[31:0]:   00011000000000000000100000000010
Time: 166000, out_row[127:96]: 00000000000000010000000000000011
          out_row[95:64]:  00001100000000010000010000000000
          out_row[63:32]:  00001100000000000000010000000011
          out_row[31:0]:   00001100000000000000010000000001
Time: 176000, out_row[127:96]: 10000000000000001000000000000001
          out_row[95:64]:  00000110000000001000001000000000
          out_row[63:32]:  10000110000000000000001000000001
          out_row[31:0]:   10000110000000000000001000000000
Time: 186000, out_row[127:96]: 11000000000000000100000000000000
          out_row[95:64]:  00000011000000000100000100000000
          out_row[63:32]:  11000011000000000000000100000000
          out_row[31:0]:   01000011000000000000000100000000
Time: 196000, out_row[127:96]: 01100000000000000010000000000000
          out_row[95:64]:  00000001100000000010000010000000
          out_row[63:32]:  01100001100000000000000010000000
          out_row[31:0]:   00100001100000000000000010000000
Time: 206000, out_row[127:96]: 00110000000000000001000000000000
          out_row[95:64]:  00000000110000000001000001000000
          out_row[63:32]:  00110000110000000000000001000000
          out_row[31:0]:   00010000110000000000000001000000
Time: 216000, out_row[127:96]: 00011000000000000000100000000000
          out_row[95:64]:  00000000011000000000100000100000
          out_row[63:32]:  00011000011000000000000000100000
          out_row[31:0]:   00001000011000000000000000100000
Time: 226000, out_row[127:96]: 00001100000000000000010000000000
          out_row[95:64]:  00000000001100000000010000010000
          out_row[63:32]:  00001100001100000000000000010000
          out_row[31:0]:   00000100001100000000000000010000
Time: 236000, out_row[127:96]: 00000110000000000000001000000000
          out_row[95:64]:  00000000000110000000001000001000
          out_row[63:32]:  00000110000110000000000000001000
          out_row[31:0]:   00000010000110000000000000001000
Time: 246000, out_row[127:96]: 00000011000000000000000100000000
          out_row[95:64]:  00000000000011000000000100000100
          out_row[63:32]:  00000011000011000000000000000100
          out_row[31:0]:   00000001000011000000000000000100
Time: 256000, out_row[127:96]: 00000001100000000000000010000000
          out_row[95:64]:  00000000000001100000000010000010
          out_row[63:32]:  00000001100001100000000000000010
          out_row[31:0]:   00000000100001100000000000000010
Time: 266000, out_row[127:96]: 00000000110000000000000001000000
          out_row[95:64]:  00000000000000110000000001000001
          out_row[63:32]:  00000000110000110000000000000001
          out_row[31:0]:   00000000010000110000000000000001
Time: 276000, out_row[127:96]: 00000000011000000000000000100000
          out_row[95:64]:  10000000000000011000000000100000
          out_row[63:32]:  10000000011000011000000000000000
          out_row[31:0]:   10000000001000011000000000000000
Time: 286000, out_row[127:96]: 00000000001100000000000000010000
          out_row[95:64]:  01000000000000001100000000010000
          out_row[63:32]:  01000000001100001100000000000000
          out_row[31:0]:   01000000000100001100000000000000
Time: 296000, out_row[127:96]: 00000000000110000000000000001000
          out_row[95:64]:  00100000000000000110000000001000
          out_row[63:32]:  00100000000110000110000000000000
          out_row[31:0]:   00100000000010000110000000000000
Time: 306000, out_row[127:96]: 00000000000011000000000000000100
          out_row[95:64]:  00010000000000000011000000000100
          out_row[63:32]:  00010000000011000011000000000000
          out_row[31:0]:   00010000000001000011000000000000
Time: 316000, out_row[127:96]: 00000000000001100000000000000010
          out_row[95:64]:  00001000000000000001100000000010
          out_row[63:32]:  00001000000001100001100000000000
          out_row[31:0]:   00001000000000100001100000000000
Time: 326000, out_row[127:96]: 00000000000000110000000000000001
          out_row[95:64]:  00000100000000000000110000000001
          out_row[63:32]:  00000100000000110000110000000000
          out_row[31:0]:   00000100000000010000110000000000
Time: 336000, out_row[127:96]: 00000100000000000000000010000010
          out_row[95:64]:  00001000000100000000000010000010
          out_row[63:32]:  00001100000100000000000000000010
          out_row[31:0]:   00001000000100000000000000000010
Time: 346000, out_row[127:96]: 00000010000000000000000001000001
          out_row[95:64]:  00000100000010000000000001000001
          out_row[63:32]:  00000110000010000000000000000001
          out_row[31:0]:   00000100000010000000000000000001
Time: 356000, out_row[127:96]: 10000001000000000000000000100000
          out_row[95:64]:  10000010000001000000000000100000
          out_row[63:32]:  10000011000001000000000000000000
          out_row[31:0]:   10000010000001000000000000000000
Time: 366000, out_row[127:96]: 01000000100000000000000000010000
          out_row[95:64]:  01000001000000100000000000010000
          out_row[63:32]:  01000001100000100000000000000000
          out_row[31:0]:   01000001000000100000000000000000
Time: 376000, out_row[127:96]: 00100000010000000000000000001000
          out_row[95:64]:  00100000100000010000000000001000
          out_row[63:32]:  00100000110000010000000000000000
          out_row[31:0]:   00100000100000010000000000000000
Time: 386000, out_row[127:96]: 00010000001000000000000000000100
          out_row[95:64]:  00010000010000001000000000000100
          out_row[63:32]:  00010000011000001000000000000000
          out_row[31:0]:   00010000010000001000000000000000
Time: 396000, out_row[127:96]: 00001000000100000000000000000010
          out_row[95:64]:  00001000001000000100000000000010
          out_row[63:32]:  00001000001100000100000000000000
          out_row[31:0]:   00001000001000000100000000000000
Time: 406000, out_row[127:96]: 00000100000010000000000000000001
          out_row[95:64]:  00000100000100000010000000000001
          out_row[63:32]:  00000100000110000010000000000000
          out_row[31:0]:   00000100000100000010000000000000
Time: 416000, out_row[127:96]: 10000010000001000000000000000000
          out_row[95:64]:  10000010000010000001000000000000
          out_row[63:32]:  00000010000011000001000000000000
          out_row[31:0]:   00000010000010000001000000000000
Time: 426000, out_row[127:96]: 01000001000000100000000000000000
          out_row[95:64]:  01000001000001000000100000000000
          out_row[63:32]:  00000001000001100000100000000000
          out_row[31:0]:   00000001000001000000100000000000
Time: 436000, out_row[127:96]: 00100000100000010000000000000000
          out_row[95:64]:  00100000100000100000010000000000
          out_row[63:32]:  00000000100000110000010000000000
          out_row[31:0]:   00000000100000100000010000000000
Time: 446000, out_row[127:96]: 00010000010000001000000000000000
          out_row[95:64]:  00010000010000010000001000000000
          out_row[63:32]:  00000000010000011000001000000000
          out_row[31:0]:   00000000010000010000001000000000
Time: 456000, out_row[127:96]: 00001000001000000100000000000000
          out_row[95:64]:  00001000001000001000000100000000
          out_row[63:32]:  00000000001000001100000100000000
          out_row[31:0]:   00000000001000001000000100000000
Time: 466000, out_row[127:96]: 00000100000100000010000000000000
          out_row[95:64]:  00000100000100000100000010000000
          out_row[63:32]:  00000000000100000110000010000000
          out_row[31:0]:   00000000000100000100000010000000
Time: 476000, out_row[127:96]: 00000010000010000001000000000000
          out_row[95:64]:  00000010000010000010000001000000
          out_row[63:32]:  00000000000010000011000001000000
          out_row[31:0]:   00000000000010000010000001000000
Time: 486000, out_row[127:96]: 00000001000001000000100000000000
          out_row[95:64]:  00000001000001000001000000100000
          out_row[63:32]:  00000000000001000001100000100000
          out_row[31:0]:   00000000000001000001000000100000
Time: 496000, out_row[127:96]: 00000000100000100000010000000000
          out_row[95:64]:  00000000100000100000100000010000
          out_row[63:32]:  00000000000000100000110000010000
          out_row[31:0]:   00000000000000100000100000010000
Time: 506000, out_row[127:96]: 00000000010000010000001000000000
          out_row[95:64]:  00000000010000010000010000001000
          out_row[63:32]:  00000000000000010000011000001000
          out_row[31:0]:   00000000000000010000010000001000
Time: 516000, out_row[127:96]: 00000000001000001000000100000000
          out_row[95:64]:  00000000001000001000001000000100
          out_row[63:32]:  00000000000000001000001100000100
          out_row[31:0]:   00000000000000001000001000000100
Time: 526000, out_row[127:96]: 00000000000100000100000010000000
          out_row[95:64]:  00000000000100000100000100000010
          out_row[63:32]:  00000000000000000100000110000010
          out_row[31:0]:   00000000000000000100000100000010
Time: 536000, out_row[127:96]: 00000000000010000010000001000000
          out_row[95:64]:  00000000000010000010000010000001
          out_row[63:32]:  00000000000000000010000011000001
          out_row[31:0]:   00000000000000000010000010000001
Time: 546000, out_row[127:96]: 00000000000001000001000000100000
          out_row[95:64]:  10000000000001000001000001000000
          out_row[63:32]:  10000000000000000001000001100000
          out_row[31:0]:   10000000000000000001000001000000
Time: 556000, out_row[127:96]: 00000000000000100000100000010000
          out_row[95:64]:  01000000000000100000100000100000
          out_row[63:32]:  01000000000000000000100000110000
          out_row[31:0]:   01000000000000000000100000100000
Time: 566000, out_row[127:96]: 00000000000000010000010000001000
          out_row[95:64]:  00100000000000010000010000010000
          out_row[63:32]:  00100000000000000000010000011000
          out_row[31:0]:   00100000000000000000010000010000
Time: 576000, out_row[127:96]: 00000000000000001000001000000100
          out_row[95:64]:  00010000000000001000001000001000
          out_row[63:32]:  00010000000000000000001000001100
          out_row[31:0]:   00010000000000000000001000001000
Time: 586000, out_row[127:96]: 00000000000000000100000100000010
          out_row[95:64]:  00001000000000000100000100000100
          out_row[63:32]:  00001000000000000000000100000110
          out_row[31:0]:   00001000000000000000000100000100
Time: 596000, out_row[127:96]: 00000000000000000010000010000001
          out_row[95:64]:  00000100000000000010000010000010
          out_row[63:32]:  00000100000000000000000010000011
          out_row[31:0]:   00000100000000000000000010000010
Time: 606000, out_row[127:96]: 10000000000000000001000001000000
          out_row[95:64]:  00000010000000000001000001000001
          out_row[63:32]:  10000010000000000000000001000001
          out_row[31:0]:   00000010000000000000000001000001
Time: 616000, out_row[127:96]: 01000000000000000000100000100000
          out_row[95:64]:  10000001000000000000100000100000
          out_row[63:32]:  11000001000000000000000000100000
          out_row[31:0]:   10000001000000000000000000100000
Time: 626000, out_row[127:96]: 00100000000000000000010000010000
          out_row[95:64]:  01000000100000000000010000010000
          out_row[63:32]:  01100000100000000000000000010000
          out_row[31:0]:   01000000100000000000000000010000
Time: 636000, out_row[127:96]: 00010000000000000000001000001000
          out_row[95:64]:  00100000010000000000001000001000
          out_row[63:32]:  00110000010000000000000000001000
          out_row[31:0]:   00100000010000000000000000001000
Time: 646000, out_row[127:96]: 00001000000000000000000100000100
          out_row[95:64]:  00010000001000000000000100000100
          out_row[63:32]:  00011000001000000000000000000100
          out_row[31:0]:   00010000001000000000000000000100
Time: 656000, out_row[127:96]: 00000100000000101000000000000000
          out_row[95:64]:  00000000000100100000101000000000
          out_row[63:32]:  00000100000100001000101000000000
          out_row[31:0]:   00000000000100001000101000000000
Time: 666000, out_row[127:96]: 00000010000000010100000000000000
          out_row[95:64]:  00000000000010010000010100000000
          out_row[63:32]:  00000010000010000100010100000000
          out_row[31:0]:   00000000000010000100010100000000
Time: 676000, out_row[127:96]: 00000001000000001010000000000000
          out_row[95:64]:  00000000000001001000001010000000
          out_row[63:32]:  00000001000001000010001010000000
          out_row[31:0]:   00000000000001000010001010000000
Time: 686000, out_row[127:96]: 00000000100000000101000000000000
          out_row[95:64]:  00000000000000100100000101000000
          out_row[63:32]:  00000000100000100001000101000000
          out_row[31:0]:   00000000000000100001000101000000
Time: 696000, out_row[127:96]: 00000000010000000010100000000000
          out_row[95:64]:  00000000000000010010000010100000
          out_row[63:32]:  00000000010000010000100010100000
          out_row[31:0]:   00000000000000010000100010100000
Time: 706000, out_row[127:96]: 00000000001000000001010000000000
          out_row[95:64]:  00000000000000001001000001010000
          out_row[63:32]:  00000000001000001000010001010000
          out_row[31:0]:   00000000000000001000010001010000
Time: 716000, out_row[127:96]: 00000000000100000000101000000000
          out_row[95:64]:  00000000000000000100100000101000
          out_row[63:32]:  00000000000100000100001000101000
          out_row[31:0]:   00000000000000000100001000101000
Time: 726000, out_row[127:96]: 00000000000010000000010100000000
          out_row[95:64]:  00000000000000000010010000010100
          out_row[63:32]:  00000000000010000010000100010100
          out_row[31:0]:   00000000000000000010000100010100
Time: 736000, out_row[127:96]: 00000000000001000000001010000000
          out_row[95:64]:  00000000000000000001001000001010
          out_row[63:32]:  00000000000001000001000010001010
          out_row[31:0]:   00000000000000000001000010001010
Time: 746000, out_row[127:96]: 00000000000000100000000101000000
          out_row[95:64]:  00000000000000000000100100000101
          out_row[63:32]:  00000000000000100000100001000101
          out_row[31:0]:   00000000000000000000100001000101
Time: 756000, out_row[127:96]: 00000000000000010000000010100000
          out_row[95:64]:  10000000000000000000010010000010
          out_row[63:32]:  10000000000000010000010000100010
          out_row[31:0]:   10000000000000000000010000100010
Time: 766000, out_row[127:96]: 00000000000000001000000001010000
          out_row[95:64]:  01000000000000000000001001000001
          out_row[63:32]:  01000000000000001000001000010001
          out_row[31:0]:   01000000000000000000001000010001
Time: 776000, out_row[127:96]: 00000000000000000100000000101000
          out_row[95:64]:  10100000000000000000000100100000
          out_row[63:32]:  10100000000000000100000100001000
          out_row[31:0]:   10100000000000000000000100001000
Time: 786000, out_row[127:96]: 00000000000000000010000000010100
          out_row[95:64]:  01010000000000000000000010010000
          out_row[63:32]:  01010000000000000010000010000100
          out_row[31:0]:   01010000000000000000000010000100
Time: 796000, out_row[127:96]: 00000000000000000001000000001010
          out_row[95:64]:  00101000000000000000000001001000
          out_row[63:32]:  00101000000000000001000001000010
          out_row[31:0]:   00101000000000000000000001000010
Time: 806000, out_row[127:96]: 00000000000000000000100000000101
          out_row[95:64]:  00010100000000000000000000100100
          out_row[63:32]:  00010100000000000000100000100001
          out_row[31:0]:   00010100000000000000000000100001
Time: 816000, out_row[127:96]: 10000000000000000000010000000010
          out_row[95:64]:  00001010000000000000000000010010
          out_row[63:32]:  10001010000000000000010000010000
          out_row[31:0]:   10001010000000000000000000010000
Time: 826000, out_row[127:96]: 01000000000000000000001000000001
          out_row[95:64]:  00000101000000000000000000001001
          out_row[63:32]:  01000101000000000000001000001000
          out_row[31:0]:   01000101000000000000000000001000
Time: 836000, out_row[127:96]: 10100000000000000000000100000000
          out_row[95:64]:  10000010100000000000000000000100
          out_row[63:32]:  00100010100000000000000100000100
          out_row[31:0]:   00100010100000000000000000000100
Time: 846000, out_row[127:96]: 01010000000000000000000010000000
          out_row[95:64]:  01000001010000000000000000000010
          out_row[63:32]:  00010001010000000000000010000010
          out_row[31:0]:   00010001010000000000000000000010
Time: 856000, out_row[127:96]: 00101000000000000000000001000000
          out_row[95:64]:  00100000101000000000000000000001
          out_row[63:32]:  00001000101000000000000001000001
          out_row[31:0]:   00001000101000000000000000000001
Time: 866000, out_row[127:96]: 00010100000000000000000000100000
          out_row[95:64]:  10010000010100000000000000000000
          out_row[63:32]:  10000100010100000000000000100000
          out_row[31:0]:   10000100010100000000000000000000
Time: 876000, out_row[127:96]: 00001010000000000000000000010000
          out_row[95:64]:  01001000001010000000000000000000
          out_row[63:32]:  01000010001010000000000000010000
          out_row[31:0]:   01000010001010000000000000000000
Time: 886000, out_row[127:96]: 00000101000000000000000000001000
          out_row[95:64]:  00100100000101000000000000000000
          out_row[63:32]:  00100001000101000000000000001000
          out_row[31:0]:   00100001000101000000000000000000
Time: 896000, out_row[127:96]: 00000010100000000000000000000100
          out_row[95:64]:  00010010000010100000000000000000
          out_row[63:32]:  00010000100010100000000000000100
          out_row[31:0]:   00010000100010100000000000000000
Time: 906000, out_row[127:96]: 00000001010000000000000000000010
          out_row[95:64]:  00001001000001010000000000000000
          out_row[63:32]:  00001000010001010000000000000010
          out_row[31:0]:   00001000010001010000000000000000
Time: 916000, out_row[127:96]: 00000000101000000000000000000001
          out_row[95:64]:  00000100100000101000000000000000
          out_row[63:32]:  00000100001000101000000000000001
          out_row[31:0]:   00000100001000101000000000000000
Time: 926000, out_row[127:96]: 10000000010100000000000000000000
          out_row[95:64]:  00000010010000010100000000000000
          out_row[63:32]:  10000010000100010100000000000000
          out_row[31:0]:   00000010000100010100000000000000
Time: 936000, out_row[127:96]: 01000000001010000000000000000000
          out_row[95:64]:  00000001001000001010000000000000
          out_row[63:32]:  01000001000010001010000000000000
          out_row[31:0]:   00000001000010001010000000000000
Time: 946000, out_row[127:96]: 00100000000101000000000000000000
          out_row[95:64]:  00000000100100000101000000000000
          out_row[63:32]:  00100000100001000101000000000000
          out_row[31:0]:   00000000100001000101000000000000
Time: 956000, out_row[127:96]: 00010000000010100000000000000000
          out_row[95:64]:  00000000010010000010100000000000
          out_row[63:32]:  00010000010000100010100000000000
          out_row[31:0]:   00000000010000100010100000000000
Time: 966000, out_row[127:96]: 00001000000001010000000000000000
          out_row[95:64]:  00000000001001000001010000000000
          out_row[63:32]:  00001000001000010001010000000000
          out_row[31:0]:   00000000001000010001010000000000
Time: 976000, out_row[127:96]: 00000000000000000000100000010001
          out_row[95:64]:  01000100000000000000000000100000
          out_row[63:32]:  01000100000000000000000000110001
          out_row[31:0]:   01000100000000000000000000110000
Time: 986000, out_row[127:96]: 10000000000000000000010000001000
          out_row[95:64]:  00100010000000000000000000010000
          out_row[63:32]:  10100010000000000000000000011000
          out_row[31:0]:   00100010000000000000000000011000
Time: 996000, out_row[127:96]: 01000000000000000000001000000100
          out_row[95:64]:  00010001000000000000000000001000
          out_row[63:32]:  01010001000000000000000000001100
          out_row[31:0]:   00010001000000000000000000001100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_register_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\tb_shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\Версии\shift_register_processor\shift_register_processor.srcs\sources_1\new\shift_register_processor.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shift_register_processor'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_register_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shift_register_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/tb_shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shift_register_processor_behav xil_defaultlib.tb_shift_register_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.tb_shift_register_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shift_register_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_register_processor_behav -key {Behavioral:sim_1:Functional:tb_shift_register_processor} -tclbatch {tb_shift_register_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_shift_register_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 16000, out_row: 10000000000000011000000000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001000011000000000
Time: 26000, out_row: 01000000000000001100000000000000010000010000000000000011000000000000000100000000110000110000000000000001000000000100001100000000
Time: 36000, out_row: 00100000000000000110000000000000001000001000000000000001100000000000000010000000011000011000000000000000100000000010000110000000
Time: 46000, out_row: 00010000000000000011000000000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001000011000000
Time: 56000, out_row: 00001000000000000001100000000000000010000010000000000000011000000000000000100000000110000110000000000000001000000000100001100000
Time: 66000, out_row: 00000100000000000000110000000000000001000001000000000000001100000000000000010000000011000011000000000000000100000000010000110000
Time: 76000, out_row: 00000010000000000000011000000000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001000011000
Time: 86000, out_row: 00000001000000000000001100000000000000010000010000000000000011000000000000000100000000110000110000000000000001000000000100001100
Time: 96000, out_row: 00000000100000000000000110000000000000001000001000000000000001100000000000000010000000011000011000000000000000100000000010000110
Time: 106000, out_row: 00000000010000000000000011000000000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001000011
Time: 116000, out_row: 00000000001000000000000001100000100000000010000010000000000000011000000000000000100000000110000110000000000000001000000000100001
Time: 126000, out_row: 00000000000100000000000000110000110000000001000001000000000000001100000000000000010000000011000011000000000000000100000000010000
Time: 136000, out_row: 00000000000010000000000000011000011000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001000
Time: 146000, out_row: 00000000000001000000000000001100001100000000010000010000000000000011000000000000000100000000110000110000000000000001000000000100
Time: 156000, out_row: 00000000000000100000000000000110000110000000001000001000000000000001100000000000000010000000011000011000000000000000100000000010
Time: 166000, out_row: 00000000000000010000000000000011000011000000000100000100000000000000110000000000000001000000001100001100000000000000010000000001
Time: 176000, out_row: 10000000000000001000000000000001000001100000000010000010000000001000011000000000000000100000000110000110000000000000001000000000
Time: 186000, out_row: 11000000000000000100000000000000000000110000000001000001000000001100001100000000000000010000000001000011000000000000000100000000
Time: 196000, out_row: 01100000000000000010000000000000000000011000000000100000100000000110000110000000000000001000000000100001100000000000000010000000
Time: 206000, out_row: 00110000000000000001000000000000000000001100000000010000010000000011000011000000000000000100000000010000110000000000000001000000
Time: 216000, out_row: 00011000000000000000100000000000000000000110000000001000001000000001100001100000000000000010000000001000011000000000000000100000
Time: 226000, out_row: 00001100000000000000010000000000000000000011000000000100000100000000110000110000000000000001000000000100001100000000000000010000
Time: 236000, out_row: 00000110000000000000001000000000000000000001100000000010000010000000011000011000000000000000100000000010000110000000000000001000
Time: 246000, out_row: 00000011000000000000000100000000000000000000110000000001000001000000001100001100000000000000010000000001000011000000000000000100
Time: 256000, out_row: 00000001100000000000000010000000000000000000011000000000100000100000000110000110000000000000001000000000100001100000000000000010
Time: 266000, out_row: 00000000110000000000000001000000000000000000001100000000010000010000000011000011000000000000000100000000010000110000000000000001
Time: 276000, out_row: 00000000011000000000000000100000100000000000000110000000001000001000000001100001100000000000000010000000001000011000000000000000
Time: 286000, out_row: 00000000001100000000000000010000010000000000000011000000000100000100000000110000110000000000000001000000000100001100000000000000
Time: 296000, out_row: 00000000000110000000000000001000001000000000000001100000000010000010000000011000011000000000000000100000000010000110000000000000
Time: 306000, out_row: 00000000000011000000000000000100000100000000000000110000000001000001000000001100001100000000000000010000000001000011000000000000
Time: 316000, out_row: 00000000000001100000000000000010000010000000000000011000000000100000100000000110000110000000000000001000000000100001100000000000
Time: 326000, out_row: 00000000000000110000000000000001000001000000000000001100000000010000010000000011000011000000000000000100000000010000110000000000
Time: 336000, out_row: 00000100000000000000000010000010000010000001000000000000100000100000110000010000000000000000001000001000000100000000000000000010
Time: 346000, out_row: 00000010000000000000000001000001000001000000100000000000010000010000011000001000000000000000000100000100000010000000000000000001
Time: 356000, out_row: 10000001000000000000000000100000100000100000010000000000001000001000001100000100000000000000000010000010000001000000000000000000
Time: 366000, out_row: 01000000100000000000000000010000010000010000001000000000000100000100000110000010000000000000000001000001000000100000000000000000
Time: 376000, out_row: 00100000010000000000000000001000001000001000000100000000000010000010000011000001000000000000000000100000100000010000000000000000
Time: 386000, out_row: 00010000001000000000000000000100000100000100000010000000000001000001000001100000100000000000000000010000010000001000000000000000
Time: 396000, out_row: 00001000000100000000000000000010000010000010000001000000000000100000100000110000010000000000000000001000001000000100000000000000
Time: 406000, out_row: 00000100000010000000000000000001000001000001000000100000000000010000010000011000001000000000000000000100000100000010000000000000
Time: 416000, out_row: 10000010000001000000000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000001000000000000
Time: 426000, out_row: 01000001000000100000000000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000000100000000000
Time: 436000, out_row: 00100000100000010000000000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100000010000000000
Time: 446000, out_row: 00010000010000001000000000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000001000000000
Time: 456000, out_row: 00001000001000000100000000000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000000100000000
Time: 466000, out_row: 00000100000100000010000000000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100000010000000
Time: 476000, out_row: 00000010000010000001000000000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000001000000
Time: 486000, out_row: 00000001000001000000100000000000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000000100000
Time: 496000, out_row: 00000000100000100000010000000000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100000010000
Time: 506000, out_row: 00000000010000010000001000000000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000001000
Time: 516000, out_row: 00000000001000001000000100000000000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000000100
Time: 526000, out_row: 00000000000100000100000010000000000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100000010
Time: 536000, out_row: 00000000000010000010000001000000000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000001
Time: 546000, out_row: 00000000000001000001000000100000100000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000000
Time: 556000, out_row: 00000000000000100000100000010000010000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100000
Time: 566000, out_row: 00000000000000010000010000001000001000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010000
Time: 576000, out_row: 00000000000000001000001000000100000100000000000010000010000010000001000000000000000000100000110000010000000000000000001000001000
Time: 586000, out_row: 00000000000000000100000100000010000010000000000001000001000001000000100000000000000000010000011000001000000000000000000100000100
Time: 596000, out_row: 00000000000000000010000010000001000001000000000000100000100000100000010000000000000000001000001100000100000000000000000010000010
Time: 606000, out_row: 10000000000000000001000001000000000000100000000000010000010000011000001000000000000000000100000100000010000000000000000001000001
Time: 616000, out_row: 01000000000000000000100000100000100000010000000000001000001000001100000100000000000000000010000010000001000000000000000000100000
Time: 626000, out_row: 00100000000000000000010000010000010000001000000000000100000100000110000010000000000000000001000001000000100000000000000000010000
Time: 636000, out_row: 00010000000000000000001000001000001000000100000000000010000010000011000001000000000000000000100000100000010000000000000000001000
Time: 646000, out_row: 00001000000000000000000100000100000100000010000000000001000001000001100000100000000000000000010000010000001000000000000000000100
Time: 656000, out_row: 00000100000000101000000000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000101000000000
Time: 666000, out_row: 00000010000000010100000000000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010100000000
Time: 676000, out_row: 00000001000000001010000000000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001010000000
Time: 686000, out_row: 00000000100000000101000000000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000101000000
Time: 696000, out_row: 00000000010000000010100000000000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010100000
Time: 706000, out_row: 00000000001000000001010000000000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001010000
Time: 716000, out_row: 00000000000100000000101000000000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000101000
Time: 726000, out_row: 00000000000010000000010100000000000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010100
Time: 736000, out_row: 00000000000001000000001010000000000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001010
Time: 746000, out_row: 00000000000000100000000101000000000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000101
Time: 756000, out_row: 00000000000000010000000010100000100000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010
Time: 766000, out_row: 00000000000000001000000001010000010000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001
Time: 776000, out_row: 00000000000000000100000000101000101000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000
Time: 786000, out_row: 00000000000000000010000000010100010100000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100
Time: 796000, out_row: 00000000000000000001000000001010001010000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010
Time: 806000, out_row: 00000000000000000000100000000101000101000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001
Time: 816000, out_row: 10000000000000000000010000000010000010100000000000000000000100101000101000000000000001000001000010001010000000000000000000010000
Time: 826000, out_row: 01000000000000000000001000000001000001010000000000000000000010010100010100000000000000100000100001000101000000000000000000001000
Time: 836000, out_row: 10100000000000000000000100000000100000101000000000000000000001000010001010000000000000010000010000100010100000000000000000000100
Time: 846000, out_row: 01010000000000000000000010000000010000010100000000000000000000100001000101000000000000001000001000010001010000000000000000000010
Time: 856000, out_row: 00101000000000000000000001000000001000001010000000000000000000010000100010100000000000000100000100001000101000000000000000000001
Time: 866000, out_row: 00010100000000000000000000100000100100000101000000000000000000001000010001010000000000000010000010000100010100000000000000000000
Time: 876000, out_row: 00001010000000000000000000010000010010000010100000000000000000000100001000101000000000000001000001000010001010000000000000000000
Time: 886000, out_row: 00000101000000000000000000001000001001000001010000000000000000000010000100010100000000000000100000100001000101000000000000000000
Time: 896000, out_row: 00000010100000000000000000000100000100100000101000000000000000000001000010001010000000000000010000010000100010100000000000000000
Time: 906000, out_row: 00000001010000000000000000000010000010010000010100000000000000000000100001000101000000000000001000001000010001010000000000000000
Time: 916000, out_row: 00000000101000000000000000000001000001001000001010000000000000000000010000100010100000000000000100000100001000101000000000000000
Time: 926000, out_row: 10000000010100000000000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010100000000000000
Time: 936000, out_row: 01000000001010000000000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001010000000000000
Time: 946000, out_row: 00100000000101000000000000000000000000001001000001010000000000000010000010000100010100000000000000000000100001000101000000000000
Time: 956000, out_row: 00010000000010100000000000000000000000000100100000101000000000000001000001000010001010000000000000000000010000100010100000000000
Time: 966000, out_row: 00001000000001010000000000000000000000000010010000010100000000000000100000100001000101000000000000000000001000010001010000000000
Time: 976000, out_row: 00000000000000000000100000010001010001000000000000000000001000000100010000000000000000000011000101000100000000000000000000110000
Time: 986000, out_row: 10000000000000000000010000001000001000100000000000000000000100001010001000000000000000000001100000100010000000000000000000011000
Time: 996000, out_row: 01000000000000000000001000000100000100010000000000000000000010000101000100000000000000000000110000010001000000000000000000001100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_register_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2675.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 19 22:57:20 2025...
