$date
	Wed Nov 26 17:59:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux16x1_tb $end
$var wire 1 ! out_tb $end
$var parameter 32 " DELAY $end
$var reg 16 # data_in_tb [15:0] $end
$var reg 4 $ sel_tb [3:0] $end
$var integer 32 % i [31:0] $end
$scope module UUT $end
$var wire 16 & in [15:0] $end
$var wire 4 ' sel [3:0] $end
$var parameter 32 ( M $end
$var parameter 32 ) N $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 )
b100 (
b1010 "
$end
#0
$dumpvars
b0 '
b0 &
bx %
b0 $
b0 #
0!
$end
#10000
1!
b1 #
b1 &
b0 %
#20000
b10 #
b10 &
b1 $
b1 '
b1 %
#30000
b100 #
b100 &
b10 $
b10 '
b10 %
#40000
b1000 #
b1000 &
b11 $
b11 '
b11 %
#50000
b10000 #
b10000 &
b100 $
b100 '
b100 %
#60000
b100000 #
b100000 &
b101 $
b101 '
b101 %
#70000
b1000000 #
b1000000 &
b110 $
b110 '
b110 %
#80000
b10000000 #
b10000000 &
b111 $
b111 '
b111 %
#90000
b100000000 #
b100000000 &
b1000 $
b1000 '
b1000 %
#100000
b1000000000 #
b1000000000 &
b1001 $
b1001 '
b1001 %
#110000
b10000000000 #
b10000000000 &
b1010 $
b1010 '
b1010 %
#120000
b100000000000 #
b100000000000 &
b1011 $
b1011 '
b1011 %
#130000
b1000000000000 #
b1000000000000 &
b1100 $
b1100 '
b1100 %
#140000
b10000000000000 #
b10000000000000 &
b1101 $
b1101 '
b1101 %
#150000
b100000000000000 #
b100000000000000 &
b1110 $
b1110 '
b1110 %
#160000
b1000000000000000 #
b1000000000000000 &
b1111 $
b1111 '
b1111 %
#170000
b10000 %
