// Seed: 2803429543
module module_0;
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = id_1 === 1;
  wire id_2;
  timeprecision 1ps;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output tri  id_2,
    output wire id_3,
    output wor  id_4
);
  assign id_4 = id_1;
  assign id_2 = id_1;
  assign {id_0, id_0} = -1 * -1 - 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic _id_3;
  wire id_4;
  logic [1 : id_3] id_5 = -1;
  assign id_5 = 1'b0 == 1;
endmodule
