
*** Running vivado
    with args -log cic.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cic.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cic.tcl -notrace
Command: link_design -top cic -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.098 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11393
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
WARNING: [Vivado 12-584] No ports matched 'clksys'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clksys'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clksys]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.098 ; gain = 0.000 ; free physical = 995 ; free virtual = 11302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 14 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.098 ; gain = 0.102 ; free physical = 994 ; free virtual = 11301
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2490.027 ; gain = 63.930 ; free physical = 984 ; free virtual = 11291

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f45755ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.988 ; gain = 359.961 ; free physical = 614 ; free virtual = 10921

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f45755ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10763
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f45755ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10763
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c8dd9aee

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10762
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c8dd9aee

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10763
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c8dd9aee

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10762
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c8dd9aee

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10763
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10763
Ending Logic Optimization Task | Checksum: fb4f9c81

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 455 ; free virtual = 10762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fb4f9c81

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 454 ; free virtual = 10762

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fb4f9c81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 454 ; free virtual = 10761

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 454 ; free virtual = 10761
Ending Netlist Obfuscation Task | Checksum: fb4f9c81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.957 ; gain = 0.000 ; free physical = 454 ; free virtual = 10761
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 14 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3025.957 ; gain = 599.859 ; free physical = 455 ; free virtual = 10762
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cic_drc_opted.rpt -pb cic_drc_opted.pb -rpx cic_drc_opted.rpx
Command: report_drc -file cic_drc_opted.rpt -pb cic_drc_opted.pb -rpx cic_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josemrtnz/Documents/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.922 ; gain = 0.000 ; free physical = 378 ; free virtual = 10685
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf2c9d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3228.922 ; gain = 0.000 ; free physical = 378 ; free virtual = 10685
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.922 ; gain = 0.000 ; free physical = 378 ; free virtual = 10685

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d530609

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18e9c708f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18e9c708f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713
Phase 1 Placer Initialization | Checksum: 18e9c708f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18e9c708f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18e9c708f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3252.934 ; gain = 24.012 ; free physical = 405 ; free virtual = 10713

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1a16f67e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:09 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 397 ; free virtual = 10704
Phase 2 Global Placement | Checksum: 1a16f67e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:09 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 397 ; free virtual = 10704

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a16f67e3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:09 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 397 ; free virtual = 10704

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15da1e573

Time (s): cpu = 00:00:58 ; elapsed = 00:00:09 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ccf61968

Time (s): cpu = 00:00:59 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ccf61968

Time (s): cpu = 00:00:59 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 395 ; free virtual = 10703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1802f13c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1802f13c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1802f13c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704
Phase 3 Detail Placement | Checksum: 1802f13c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 397 ; free virtual = 10704

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1802f13c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1802f13c7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1802f13c7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704
Phase 4.3 Placer Reporting | Checksum: 1802f13c7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.949 ; gain = 0.000 ; free physical = 396 ; free virtual = 10704

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1802f13c7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704
Ending Placer Task | Checksum: 1423d2825

Time (s): cpu = 00:01:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.949 ; gain = 56.027 ; free physical = 396 ; free virtual = 10704
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 15 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.949 ; gain = 65.934 ; free physical = 401 ; free virtual = 10709
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3284.949 ; gain = 0.000 ; free physical = 396 ; free virtual = 10705
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cic_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3284.949 ; gain = 0.000 ; free physical = 388 ; free virtual = 10696
INFO: [runtcl-4] Executing : report_utilization -file cic_utilization_placed.rpt -pb cic_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cic_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3284.949 ; gain = 0.000 ; free physical = 396 ; free virtual = 10704
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 15 Warnings, 14 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3284.949 ; gain = 0.000 ; free physical = 361 ; free virtual = 10671
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 73108af4 ConstDB: 0 ShapeSum: cf2c9d31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: edb16ae4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 290 ; free virtual = 10598
Post Restoration Checksum: NetGraph: 77194c4a NumContArr: 76981e9a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: edb16ae4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 261 ; free virtual = 10569

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: edb16ae4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 261 ; free virtual = 10570
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1060c70c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 256 ; free virtual = 10565

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 610
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 610
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1060c70c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 256 ; free virtual = 10565
Phase 3 Initial Routing | Checksum: 11cc6b453

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 256 ; free virtual = 10564

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562
Phase 4 Rip-up And Reroute | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562
Phase 6 Post Hold Fix | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.315878 %
  Global Horizontal Routing Utilization  = 0.223116 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 254 ; free virtual = 10562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: baa857e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.855 ; gain = 0.000 ; free physical = 253 ; free virtual = 10561

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6feebd01

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3295.859 ; gain = 1.004 ; free physical = 253 ; free virtual = 10561
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3295.859 ; gain = 1.004 ; free physical = 286 ; free virtual = 10594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 15 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3295.859 ; gain = 10.910 ; free physical = 286 ; free virtual = 10594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3295.859 ; gain = 0.000 ; free physical = 282 ; free virtual = 10592
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cic_drc_routed.rpt -pb cic_drc_routed.pb -rpx cic_drc_routed.rpx
Command: report_drc -file cic_drc_routed.rpt -pb cic_drc_routed.pb -rpx cic_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cic_methodology_drc_routed.rpt -pb cic_methodology_drc_routed.pb -rpx cic_methodology_drc_routed.rpx
Command: report_methodology -file cic_methodology_drc_routed.rpt -pb cic_methodology_drc_routed.pb -rpx cic_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment2-group-7/lab_assignment2_group7/lab_assignment2_group7.runs/impl_1/cic_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cic_power_routed.rpt -pb cic_power_summary_routed.pb -rpx cic_power_routed.rpx
Command: report_power -file cic_power_routed.rpt -pb cic_power_summary_routed.pb -rpx cic_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 16 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cic_route_status.rpt -pb cic_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cic_timing_summary_routed.rpt -pb cic_timing_summary_routed.pb -rpx cic_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cic_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cic_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cic_bus_skew_routed.rpt -pb cic_bus_skew_routed.pb -rpx cic_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 22:34:04 2021...
