{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764598392793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764598392793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  1 17:13:12 2025 " "Processing started: Mon Dec  1 17:13:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764598392793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764598392793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle_datapath -c mips_single_cycle_datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle_datapath -c mips_single_cycle_datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764598392793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1764598393011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764598393011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "mux2to1_32bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/mux2to1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/full_adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or_xor " "Found entity 1: and_or_xor" {  } { { "and_or_xor.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/and_or_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "mux2to1_5bit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/mux2to1_5bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_single_cycle_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle_datapath " "Found entity 1: mips_single_cycle_datapath" {  } { { "mips_single_cycle_datapath.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/mips_single_cycle_datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764598398793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764598398793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_subtractor alu.v(23) " "Verilog HDL Implicit Net warning at alu.v(23): created implicit net for \"carry_subtractor\"" {  } { { "alu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/alu.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1764598398793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_logic_imm alu_control.v(55) " "Verilog HDL Implicit Net warning at alu_control.v(55): created implicit net for \"op_logic_imm\"" {  } { { "alu_control.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/alu_control.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1764598398793 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "register register_file.v(25) " "Verilog HDL error at register_file.v(25): object \"register\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "register_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/singleCycleProsQuartus/register_file.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1764598398794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764598398817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  1 17:13:18 2025 " "Processing ended: Mon Dec  1 17:13:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764598398817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764598398817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764598398817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764598398817 ""}
