/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun May 14 13:15:38 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d3286;
  tUInt8 DEF_ppp_order_req_first____d3275;
  tUInt8 DEF_cache2_order_req_first____d3277;
  tUInt8 DEF_ppp_cacheL2_stb_first__893_BITS_537_TO_512_894_ETC___d2896;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2913;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2889;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__889___d2890;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__889_AND_ppp_cacheL2__ETC___d2897;
  tUInt8 DEF_x__h150236;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_67_TO_49_234_EQ_ETC___d2235;
  tUInt8 DEF_x__h126078;
  tUInt8 DEF_NOT_cache2_cacheI_working_215_BITS_67_TO_49_23_ETC___d2237;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_67_TO_49_538_EQ_ETC___d1539;
  tUInt8 DEF_x__h89523;
  tUInt8 DEF_NOT_cache2_cacheD_working_519_BITS_67_TO_49_53_ETC___d1541;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_67_TO_49_17_EQ_I_ETC___d818;
  tUInt8 DEF_x__h52275;
  tUInt8 DEF_NOT_cache1_cacheI_working_98_BITS_67_TO_49_17__ETC___d820;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_67_TO_49_21_EQ_I_ETC___d122;
  tUInt8 DEF_x__h15716;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_67_TO_49_21__ETC___d124;
  tUWide DEF_ppp_cacheL2_working___d2886;
  tUWide DEF_cache2_upreqs_first____d3261;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2818;
  tUWide DEF_cache1_upreqs_first____d3234;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1401;
  tUWide DEF_ppp_cacheL2_stb_first____d2893;
  tUWide DEF_ppp_cacheL2_working_line___d2946;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2842;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2900;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d3210;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d3192;
  tUWide DEF_cache2_cacheI_working___d2215;
  tUWide DEF_cache2_cacheD_working___d1519;
  tUWide DEF_cache1_cacheI_working___d798;
  tUWide DEF_cache1_cacheD_working___d102;
  tUWide DEF_cache2_cacheI_stb_first____d2570;
  tUWide DEF_cache2_cacheD_stb_first____d1874;
  tUWide DEF_cache1_cacheI_stb_first____d1153;
  tUWide DEF_cache1_cacheD_stb_first____d457;
  tUInt32 DEF_cache2_cacheI_working_line___d2572;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d2121;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d2218;
  tUInt32 DEF_cache2_cacheD_working_line___d1876;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1425;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1522;
  tUInt32 DEF_cache1_cacheI_working_line___d1155;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d704;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d801;
  tUInt32 DEF_cache1_cacheD_working_line___d459;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d105;
  tUInt8 DEF_b__h152098;
  tUInt8 DEF_b__h148621;
  tUInt8 DEF_b__h116540;
  tUInt8 DEF_b__h111354;
  tUInt8 DEF_b__h79985;
  tUInt8 DEF_b__h74799;
  tUInt8 DEF_b__h42737;
  tUInt8 DEF_b__h37551;
  tUInt8 DEF_b__h6172;
  tUInt8 DEF_b__h974;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d3021;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2868;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d2195;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d2147;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1499;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1451;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d778;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d730;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d3000;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2998;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2997;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2991;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2971;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2847;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2845;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2844;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2839;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h126138;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2629;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d2174;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d2172;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d2171;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d2166;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d2126;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d2124;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d2123;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d2118;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h89583;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1933;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1478;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1476;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1475;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1470;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1430;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1428;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1427;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1422;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h52335;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d1212;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d757;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d755;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d754;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d749;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d709;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d707;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d706;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d701;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15776;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d516;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h150193;
  tUInt32 DEF_y__h126074;
  tUInt32 DEF_x__h126095;
  tUInt32 DEF_y__h89519;
  tUInt32 DEF_x__h89540;
  tUInt32 DEF_y__h52271;
  tUInt32 DEF_x__h52292;
  tUInt32 DEF_y__h15712;
  tUInt32 DEF_x__h15733;
  tUInt32 DEF_din_datain_tag__h135957;
  tUInt32 DEF_din_datain_tag__h99402;
  tUInt32 DEF_din_datain_tag__h62154;
  tUInt32 DEF_din_datain_tag__h25599;
  tUInt32 DEF__read_tag__h133831;
  tUInt32 DEF_x_wget_tag__h110912;
  tUInt32 DEF_x_first_tag__h121979;
  tUInt32 DEF__read_tag__h97276;
  tUInt32 DEF_x_wget_tag__h74357;
  tUInt32 DEF_x_first_tag__h85424;
  tUInt32 DEF__read_tag__h60028;
  tUInt32 DEF_x_wget_tag__h37109;
  tUInt32 DEF_x_first_tag__h48176;
  tUInt32 DEF__read_tag__h23473;
  tUInt32 DEF_x_first_tag__h11617;
  tUInt32 DEF_x_wget_tag__h532;
  tUInt32 DEF_y__h150232;
  tUInt32 DEF_x__h150417;
  tUInt32 DEF__read_tag__h150446;
  tUInt32 DEF_x_first_tag__h150072;
  tUInt32 DEF_x_wget_tag__h148153;
  tUInt8 DEF_n__h130232;
  tUInt8 DEF_n__h93677;
  tUInt8 DEF_n__h56429;
  tUInt8 DEF_n__h19872;
  tUInt8 DEF_x__h150689;
  tUInt8 DEF_x_first_valid__h150071;
  tUInt8 DEF_x_wget_valid__h148152;
  tUInt8 DEF_x__h136167;
  tUInt8 DEF_x_wget_valid__h110911;
  tUInt8 DEF_x_first_valid__h121978;
  tUInt8 DEF_x__h99612;
  tUInt8 DEF_x_wget_valid__h74356;
  tUInt8 DEF_x_first_valid__h85423;
  tUInt8 DEF_x__h62364;
  tUInt8 DEF_x_wget_valid__h37108;
  tUInt8 DEF_x_first_valid__h48175;
  tUInt8 DEF_x__h25809;
  tUInt8 DEF_x_first_valid__h11616;
  tUInt8 DEF_x_wget_valid__h531;
  tUInt8 DEF_ppp_cacheL2_working_886_BIT_538___d2887;
  tUInt8 DEF_cache2_upreqs_first__261_BIT_538___d3262;
  tUInt8 DEF_cache1_upreqs_first__234_BIT_538___d3235;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__818_BIT_538___d2819;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__401_BIT_538___d1402;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_021_BIT_0___d3022;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_868_BIT_0___d2869;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_195_BIT_0___d2196;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_147_BIT_0___d2148;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_499_BIT_0___d1500;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_451_BIT_0___d1452;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_78_BIT_0___d779;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_30_BIT_0___d731;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h126073;
  tUInt32 DEF_x__h89518;
  tUInt32 DEF_x__h52270;
  tUInt32 DEF_x__h15711;
  tUInt32 DEF_x__h150231;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_71_TO_68_216_EQ_0___d2217;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_71_TO_68_520_EQ_0___d1521;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_71_TO_68_99_EQ_0___d800;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_71_TO_68_03_EQ_0___d104;
  tUInt8 DEF_cache2_cacheI_stb_first__570_BITS_67_TO_49_571_ETC___d2574;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d2224;
  tUInt8 DEF_cache2_cacheD_stb_first__874_BITS_67_TO_49_875_ETC___d1878;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1528;
  tUInt8 DEF_cache1_cacheI_stb_first__153_BITS_67_TO_49_154_ETC___d1157;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d807;
  tUInt8 DEF_cache1_cacheD_stb_first__57_BITS_67_TO_49_58_E_ETC___d461;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d111;
  tUInt8 DEF_ppp_cacheL2_stb_first__893_BITS_537_TO_520_945_ETC___d2948;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2906;
  tUInt8 DEF_ppp_cacheL2_working_line_946_BITS_531_TO_530_9_ETC___d2960;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2912;
  tUInt8 DEF_cache2_cacheI_working_line_572_BITS_20_TO_19_6_ETC___d2617;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d2230;
  tUInt8 DEF_cache2_cacheD_working_line_876_BITS_20_TO_19_9_ETC___d1921;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1534;
  tUInt8 DEF_cache1_cacheI_working_line_155_BITS_20_TO_19_1_ETC___d1200;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d813;
  tUInt8 DEF_cache1_cacheD_working_line_59_BITS_20_TO_19_03_ETC___d504;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d117;
  tUInt8 DEF_NOT_cache1_order_req_first__286___d3289;
  tUInt8 DEF_NOT_cache2_order_req_first__277___d3280;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__893_BITS_537_TO_520_ETC___d2949;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__570_BITS_67_TO_49_ETC___d2575;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d2231;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__874_BITS_67_TO_49_ETC___d1879;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1535;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__153_BITS_67_TO_49_ETC___d1158;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d814;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__57_BITS_67_TO_49__ETC___d462;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d118;
  tUInt8 DEF_NOT_ppp_cacheL2_working_886_BIT_538_887___d2929;
  tUInt8 DEF_NOT_cache2_cacheI_working_215_BITS_71_TO_68_21_ETC___d2264;
  tUInt8 DEF_NOT_cache2_cacheD_working_519_BITS_71_TO_68_52_ETC___d1568;
  tUInt8 DEF_NOT_cache1_cacheI_working_98_BITS_71_TO_68_99__ETC___d847;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_71_TO_68_03__ETC___d151;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h126051;
  tUInt8 DEF__read_offset__h89496;
  tUInt8 DEF__read_offset__h52248;
  tUInt8 DEF__read_offset__h15689;
  tUWide DEF_rv_core2_getMMIOReq___d3416;
  tUWide DEF_rv_core2_getDReq___d3396;
  tUWide DEF_rv_core2_getIReq___d3375;
  tUWide DEF_rv_core1_getMMIOReq___d3352;
  tUWide DEF_rv_core1_getDReq___d3332;
  tUWide DEF_rv_core1_getIReq___d3311;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d3204;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2816;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1399;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2875;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d3039;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d3048;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d3037;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d3056;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d3046;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d3064;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d3054;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d3072;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d3062;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d3080;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d3070;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d3088;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d3078;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d3096;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d3086;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d3104;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d3094;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d3112;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d3102;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d3120;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d3110;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d3128;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d3118;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d3136;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d3126;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d3144;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d3134;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d3152;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d3142;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d3160;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d3150;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d3168;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d3158;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d3176;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d3166;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d3184;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d3174;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d3182;
  tUWide DEF_x_wget__h151605;
  tUWide DEF_x_first__h151490;
  tUWide DEF_v__h152668;
  tUWide DEF_data__h150847;
  tUWide DEF_v__h168713;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2642;
  tUWide DEF_cache2_cacheI_working_data__h138174;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d2169;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d2258;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d2202;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1946;
  tUWide DEF_cache2_cacheD_working_data__h101619;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1473;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1562;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1506;
  tUWide DEF_cache1_cacheI_memRespQ_first____d1225;
  tUWide DEF_cache1_cacheI_working_data__h64371;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d752;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d841;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d785;
  tUWide DEF_cache1_cacheD_memRespQ_first____d529;
  tUWide DEF_cache1_cacheD_working_data__h27816;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d145;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d3254;
  tUWide DEF_cache1_cacheD_upgrades_first____d3225;
  tUWide DEF_mmioreq2_first____d3433;
  tUWide DEF_dreq2___d3409;
  tUWide DEF_ireq2___d3385;
  tUWide DEF_mmioreq1_first____d3369;
  tUWide DEF_dreq1___d3345;
  tUWide DEF_ireq1___d3321;
  tUWide DEF_ppp_cacheL2_working_886_BITS_538_TO_0___d2944;
  tUWide DEF_ppp_cacheL2_working_886_BITS_537_TO_0___d2928;
  tUWide DEF_din_datain_data__h151065;
  tUWide DEF_x3__h162849;
  tUWide DEF_x__h150271;
  tUWide DEF_x_data__h150726;
  tUWide DEF_x_first_data__h150073;
  tUWide DEF_x_wget_data__h148154;
  tUWide DEF_x__h163028;
  tUWide DEF_x__h162539;
  tUWide DEF_x__h162281;
  tUWide DEF_x__h162023;
  tUWide DEF_x__h161765;
  tUWide DEF_x__h161507;
  tUWide DEF_x__h161249;
  tUWide DEF_x__h160991;
  tUWide DEF_x__h160733;
  tUWide DEF_x__h160475;
  tUWide DEF_x__h160217;
  tUWide DEF_x__h159959;
  tUWide DEF_x__h159701;
  tUWide DEF_x__h159443;
  tUWide DEF_x__h159185;
  tUWide DEF_x__h158927;
  tUWide DEF_x__h158669;
  tUWide DEF_x__h158411;
  tUWide DEF_x__h158153;
  tUWide DEF_x__h157895;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_511_TO_480___d2658;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_479_TO_448___d2657;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_447_TO_416___d2656;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_415_TO_384___d2655;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_383_TO_352___d2654;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_351_TO_320___d2653;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_319_TO_288___d2652;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_287_TO_256___d2651;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_255_TO_224___d2650;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_223_TO_192___d2649;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_191_TO_160___d2648;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_159_TO_128___d2647;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_127_TO_96___d2646;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_95_TO_64___d2645;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_63_TO_32___d2644;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__642_BITS_31_TO_0___d2643;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_511_TO_480___d1962;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_479_TO_448___d1961;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_447_TO_416___d1960;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_415_TO_384___d1959;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_383_TO_352___d1958;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_351_TO_320___d1957;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_319_TO_288___d1956;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_287_TO_256___d1955;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_255_TO_224___d1954;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_223_TO_192___d1953;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_191_TO_160___d1952;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_159_TO_128___d1951;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_127_TO_96___d1950;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_95_TO_64___d1949;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_63_TO_32___d1948;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__946_BITS_31_TO_0___d1947;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_511_TO_480___d1241;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_479_TO_448___d1240;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_447_TO_416___d1239;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_415_TO_384___d1238;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_383_TO_352___d1237;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_351_TO_320___d1236;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_319_TO_288___d1235;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_287_TO_256___d1234;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_255_TO_224___d1233;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_223_TO_192___d1232;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_191_TO_160___d1231;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_159_TO_128___d1230;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_127_TO_96___d1229;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_95_TO_64___d1228;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_63_TO_32___d1227;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__225_BITS_31_TO_0___d1226;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_511_TO_480___d545;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_479_TO_448___d544;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_447_TO_416___d543;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_415_TO_384___d542;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_383_TO_352___d541;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_351_TO_320___d540;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_319_TO_288___d539;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_287_TO_256___d538;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_255_TO_224___d537;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_223_TO_192___d536;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_191_TO_160___d535;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_159_TO_128___d534;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_127_TO_96___d533;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_95_TO_64___d532;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_63_TO_32___d531;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_31_TO_0___d530;
  tUInt32 DEF_x_addr__h138222;
  tUInt32 DEF_x_addr__h101667;
  tUInt32 DEF_x_addr__h64419;
  tUInt32 DEF_x_addr__h27864;
  tUInt32 DEF_x__h140390;
  tUInt32 DEF_x__h103835;
  tUInt32 DEF_x__h66587;
  tUInt32 DEF_x__h30032;
  tUInt8 DEF__read_idx__h150187;
  tUInt8 DEF_spliced_bits__h127417;
  tUInt8 DEF_spliced_bits__h127263;
  tUInt8 DEF_spliced_bits__h127142;
  tUInt8 DEF_spliced_bits__h127042;
  tUInt8 DEF_spliced_bits__h90862;
  tUInt8 DEF_spliced_bits__h90708;
  tUInt8 DEF_spliced_bits__h90587;
  tUInt8 DEF_spliced_bits__h90487;
  tUInt8 DEF_spliced_bits__h53614;
  tUInt8 DEF_spliced_bits__h53460;
  tUInt8 DEF_spliced_bits__h53339;
  tUInt8 DEF_spliced_bits__h53239;
  tUInt8 DEF_spliced_bits__h17057;
  tUInt8 DEF_spliced_bits__h16903;
  tUInt8 DEF_spliced_bits__h16782;
  tUInt8 DEF_spliced_bits__h16682;
  tUInt8 DEF__read_idx__h126049;
  tUInt8 DEF__read_idx__h89494;
  tUInt8 DEF__read_idx__h52246;
  tUInt8 DEF__read_idx__h15687;
  tUInt8 DEF_cache2_cacheI_working_215_BIT_71___d2344;
  tUInt8 DEF_cache2_cacheI_working_215_BIT_70___d2347;
  tUInt8 DEF_cache2_cacheI_working_215_BIT_69___d2348;
  tUInt8 DEF_cache2_cacheI_working_215_BIT_68___d2349;
  tUInt8 DEF_cache2_cacheD_working_519_BIT_71___d1648;
  tUInt8 DEF_cache2_cacheD_working_519_BIT_70___d1651;
  tUInt8 DEF_cache2_cacheD_working_519_BIT_69___d1652;
  tUInt8 DEF_cache2_cacheD_working_519_BIT_68___d1653;
  tUInt8 DEF_cache1_cacheI_working_98_BIT_71___d927;
  tUInt8 DEF_cache1_cacheI_working_98_BIT_70___d930;
  tUInt8 DEF_cache1_cacheI_working_98_BIT_69___d931;
  tUInt8 DEF_cache1_cacheI_working_98_BIT_68___d932;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_71___d231;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_70___d234;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_69___d235;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_68___d236;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2927;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2926;
  tUWide DEF_v__h162895;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d3197;
  tUWide DEF_x__h151703;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__889_AND_ppp_cache_ETC___d2939;
  tUWide DEF_x__h150286;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2937;
  tUWide DEF_x_data__h126244;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2468;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_70_347_THEN_I_ETC___d2511;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_71_344_THEN_I_ETC___d2809;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2765;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_70_347_THEN_I_ETC___d2808;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2492;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_69_348_THEN_I_ETC___d2510;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2789;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_69_348_THEN_I_ETC___d2807;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2500;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_68_349_THEN_I_ETC___d2509;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2797;
  tUWide DEF_IF_cache2_cacheI_working_215_BIT_68_349_THEN_I_ETC___d2806;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2508;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d2260;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2805;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d2259;
  tUWide DEF_x_data__h89689;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1772;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_70_651_THEN_I_ETC___d1815;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_71_648_THEN_I_ETC___d2113;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2069;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_70_651_THEN_I_ETC___d2112;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1796;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_69_652_THEN_I_ETC___d1814;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2093;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_69_652_THEN_I_ETC___d2111;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1804;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_68_653_THEN_I_ETC___d1813;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2101;
  tUWide DEF_IF_cache2_cacheD_working_519_BIT_68_653_THEN_I_ETC___d2110;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1812;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1564;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2109;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1563;
  tUWide DEF_x_data__h52441;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1051;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_70_30_THEN_IF__ETC___d1094;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_71_27_THEN_IF__ETC___d1392;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1348;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_70_30_THEN_IF__ETC___d1391;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1075;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_69_31_THEN_IF__ETC___d1093;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1372;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_69_31_THEN_IF__ETC___d1390;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1083;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_68_32_THEN_IF__ETC___d1092;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1380;
  tUWide DEF_IF_cache1_cacheI_working_98_BIT_68_32_THEN_IF__ETC___d1389;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1091;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d843;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1388;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d842;
  tUWide DEF_x_data__h15884;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d355;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_34_THEN_IF__ETC___d398;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_71_31_THEN_IF__ETC___d696;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d652;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_34_THEN_IF__ETC___d695;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d379;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_35_THEN_IF__ETC___d397;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d676;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_35_THEN_IF__ETC___d694;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d387;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_36_THEN_IF__ETC___d396;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d684;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_36_THEN_IF__ETC___d693;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d395;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d147;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d692;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d146;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_0___d2462;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_1___d2456;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_2___d2449;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_3___d2443;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_4___d2436;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_5___d2430;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_6___d2423;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_7___d2417;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_8___d2410;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_9___d2404;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_10___d2397;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_11___d2391;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_12___d2384;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_13___d2378;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_14___d2371;
  tUInt8 DEF_cache2_cacheI_working_215_BITS_3_TO_0_339_EQ_15___d2345;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_0___d1766;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_1___d1760;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_2___d1753;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_3___d1747;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_4___d1740;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_5___d1734;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_6___d1727;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_7___d1721;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_8___d1714;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_9___d1708;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_10___d1701;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_11___d1695;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_12___d1688;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_13___d1682;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_14___d1675;
  tUInt8 DEF_cache2_cacheD_working_519_BITS_3_TO_0_643_EQ_15___d1649;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_0___d1045;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_1___d1039;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_2___d1032;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_3___d1026;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_4___d1019;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_5___d1013;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_6___d1006;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_7___d1000;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_8___d993;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_9___d987;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_10___d980;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_11___d974;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_12___d967;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_13___d961;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_14___d954;
  tUInt8 DEF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ_15___d928;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_0___d349;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_1___d343;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_2___d336;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_3___d330;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_4___d323;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_5___d317;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_6___d310;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_7___d304;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_8___d297;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_9___d291;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_10___d284;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_11___d278;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_12___d271;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_13___d265;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_14___d258;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_15___d232;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_240___d2270;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_544___d1574;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_23___d853;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_27___d157;
  tUWide DEF_cache1_upreqs_first__234_BITS_537_TO_512_243_C_ETC___d3244;
  tUWide DEF_cache2_upreqs_first__261_BITS_537_TO_512_269_C_ETC___d3270;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__893___d2958;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_946_BITS_529_ETC___d2968;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_215_BITS_97_TO__ETC___d2810;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_572_BITS_1_ETC___d2624;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_215_BITS_67_TO__ETC___d2513;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_519_BITS_97_TO__ETC___d2114;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_876_BITS_1_ETC___d1928;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_519_BITS_67_TO__ETC___d1817;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_98_BITS_97_TO_7_ETC___d1393;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_155_BITS_1_ETC___d1207;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_98_BITS_67_TO_4_ETC___d1096;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d697;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_02_BITS_67_TO_4_ETC___d400;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_59_BITS_18_ETC___d511;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_215_BITS_97_TO__ETC___d2628;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_519_BITS_97_TO__ETC___d1932;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_98_BITS_97_TO_7_ETC___d1211;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d515;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__893_BITS_537_T_ETC___d2957;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_886_BITS_564_TO_5_ETC___d2983;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_886_BITS_564_TO_5_ETC___d2987;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d3198;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__18_ETC___d3189;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__17_ETC___d3181;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__16_ETC___d3173;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__15_ETC___d3165;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__15_ETC___d3157;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__14_ETC___d3149;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__13_ETC___d3141;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__12_ETC___d3133;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__11_ETC___d3125;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__11_ETC___d3117;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__1_ETC___d3109;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__0_ETC___d3101;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__0_ETC___d3093;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__0_ETC___d3085;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__0_ETC___d3077;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__0_ETC___d3069;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__0_ETC___d3061;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__0_ETC___d3045;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__0_ETC___d3053;
  tUWide DEF__0_CONCAT_DONTCARE___d3043;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2804;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2796;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2786;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2754;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2610;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2607;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2564;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2561;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2507;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2499;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2489;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2455;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2108;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2100;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2090;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2058;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1914;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1911;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1868;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1865;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1811;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1803;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1793;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1759;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1387;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1379;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1369;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1337;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1193;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1190;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1147;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1144;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1090;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1082;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1072;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1038;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d691;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d683;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d673;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d641;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d497;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d494;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d451;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d448;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d394;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d386;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d342;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d376;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2803;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2795;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2783;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2743;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2604;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2558;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2506;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2498;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2486;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2442;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2107;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2099;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2087;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2047;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1908;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1862;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1810;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1802;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1790;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1746;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1386;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1378;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1366;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1326;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1187;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1141;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1089;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1081;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1069;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1025;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d690;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d682;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d670;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d630;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d491;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d445;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d393;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d385;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d329;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d373;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2802;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2794;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2780;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2732;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2601;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2555;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2505;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2497;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2483;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2429;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2106;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2098;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2084;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2036;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1905;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1859;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1809;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1801;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1787;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1733;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1385;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1377;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1363;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1315;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1184;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1138;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1088;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1080;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1066;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1012;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d689;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d681;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d667;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d619;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d488;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d442;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d392;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d384;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d316;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d370;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2801;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2793;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2777;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2721;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2598;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2552;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2504;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2496;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2480;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2416;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2105;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2097;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2081;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2025;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1902;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1856;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1808;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1800;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1784;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1720;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1384;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1376;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1360;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1304;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1181;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1135;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1087;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1079;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1063;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d999;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d688;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d680;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d664;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d608;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d485;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d439;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d391;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d383;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d303;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d367;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2800;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2792;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2774;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2710;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2595;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2549;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2503;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2495;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2477;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2403;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2104;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2096;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2078;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2014;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1899;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1853;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1807;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1799;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1781;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1707;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1383;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1375;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1357;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1293;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1178;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1132;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1086;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1078;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1060;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d986;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d687;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d679;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d661;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d597;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d482;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d436;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d390;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d382;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d290;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d364;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2799;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2791;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2771;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2699;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2592;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2546;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2502;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2494;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2474;
  tUWide DEF_IF_cache2_cacheI_working_215_BITS_3_TO_0_339_E_ETC___d2390;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2103;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2095;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2075;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d2003;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1896;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1850;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1806;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1798;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1778;
  tUWide DEF_IF_cache2_cacheD_working_519_BITS_3_TO_0_643_E_ETC___d1694;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1382;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1374;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1354;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1282;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1175;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1129;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1085;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1077;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d1057;
  tUWide DEF_IF_cache1_cacheI_working_98_BITS_3_TO_0_22_EQ__ETC___d973;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d686;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d678;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d658;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d586;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d479;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d433;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d389;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d381;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d277;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d361;
  tUWide DEF_rv_core2_getDReq_396_BITS_63_TO_38_401_CONCAT__ETC___d3403;
  tUWide DEF_rv_core2_getIReq_375_BITS_63_TO_38_377_CONCAT__ETC___d3379;
  tUWide DEF_rv_core1_getDReq_332_BITS_63_TO_38_337_CONCAT__ETC___d3339;
  tUWide DEF_rv_core1_getIReq_311_BITS_63_TO_38_313_CONCAT__ETC___d3315;
  tUWide DEF_cache1_cacheD_upgrades_first__225_BITS_63_TO_3_ETC___d3229;
  tUWide DEF_cache2_cacheD_upgrades_first__254_BITS_63_TO_3_ETC___d3258;
  tUWide DEF_dreq2_409_BITS_67_TO_32_410_CONCAT_cache2_resp_ETC___d3412;
  tUWide DEF_ireq2_385_BITS_67_TO_32_386_CONCAT_cache2_resp_ETC___d3388;
  tUWide DEF_ireq1_321_BITS_67_TO_32_322_CONCAT_cache1_resp_ETC___d3324;
  tUWide DEF_dreq1_345_BITS_67_TO_32_346_CONCAT_cache1_resp_ETC___d3348;
  tUInt32 DEF__1_CONCAT_cache2_cacheI_working_215_BITS_97_TO__ETC___d2641;
  tUInt32 DEF__1_CONCAT_cache2_cacheD_working_519_BITS_97_TO__ETC___d1945;
  tUInt32 DEF__1_CONCAT_cache1_cacheI_working_98_BITS_97_TO_7_ETC___d1224;
  tUInt32 DEF__1_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d528;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
