// Seed: 949587838
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  assign id_5 = 1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input wor id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply0 id_18,
    input tri1 id_19
    , id_21
);
  always id_21[1'b0 : 1] = id_10 - -1;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_19,
      id_8,
      id_3,
      id_14,
      id_16
  );
endmodule
