
ai_sine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ab0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b8  08007c80  08007c80  00008c80  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008638  08008638  0000a868  2**0
                  CONTENTS
  4 .ARM          00000008  08008638  08008638  00009638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008640  08008640  0000a868  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008640  08008640  00009640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008644  08008644  00009644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000868  20000000  08008648  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  20000880  08008eb0  0000a880  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20000ba8  08008eb0  0000aba8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a868  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b298  00000000  00000000  0000a898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002031  00000000  00000000  00015b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000838  00000000  00000000  00017b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000622  00000000  00000000  000183a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000233e0  00000000  00000000  000189c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b631  00000000  00000000  0003bda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5000  00000000  00000000  000473d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0011c3d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031fc  00000000  00000000  0011c45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0011f658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000880 	.word	0x20000880
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007c68 	.word	0x08007c68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000884 	.word	0x20000884
 800020c:	08007c68 	.word	0x08007c68

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <main>:
static void MX_GPIO_Init(void);
static void MX_USART3_UART_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	@ 0x38
 8000f7c:	af00      	add	r7, sp, #0
  /* MCU Configuration */
  HAL_Init();
 8000f7e:	f000 fac1 	bl	8001504 <HAL_Init>
  SystemClock_Config();
 8000f82:	f000 f81d 	bl	8000fc0 <SystemClock_Config>
  MX_GPIO_Init();
 8000f86:	f000 f8e1 	bl	800114c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f8a:	f000 f8b5 	bl	80010f8 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();  // Inizializza huart2
 8000f8e:	f000 f889 	bl	80010a4 <MX_USART2_UART_Init>
  MX_X_CUBE_AI_Init();   // Inizializza il modello AI
 8000f92:	f002 f919 	bl	80031c8 <MX_X_CUBE_AI_Init>

  char buf[50];
  int buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test\r\n");
 8000f96:	463b      	mov	r3, r7
 8000f98:	4907      	ldr	r1, [pc, #28]	@ (8000fb8 <main+0x40>)
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f004 fdda 	bl	8005b54 <siprintf>
 8000fa0:	6378      	str	r0, [r7, #52]	@ 0x34
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);  // Usa huart2
 8000fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	4639      	mov	r1, r7
 8000fa8:	2364      	movs	r3, #100	@ 0x64
 8000faa:	4804      	ldr	r0, [pc, #16]	@ (8000fbc <main+0x44>)
 8000fac:	f001 fc38 	bl	8002820 <HAL_UART_Transmit>

  while (1)
  {
    MX_X_CUBE_AI_Process();  // Processa l'inferenza AI
 8000fb0:	f002 f918 	bl	80031e4 <MX_X_CUBE_AI_Process>
 8000fb4:	e7fc      	b.n	8000fb0 <main+0x38>
 8000fb6:	bf00      	nop
 8000fb8:	08007c80 	.word	0x08007c80
 8000fbc:	2000089c 	.word	0x2000089c

08000fc0 <SystemClock_Config>:
/* Configurazione del clock, UART e GPIO qui come nel tuo codice originale */



void SystemClock_Config(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b094      	sub	sp, #80	@ 0x50
 8000fc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	2234      	movs	r2, #52	@ 0x34
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f004 feb8 	bl	8005d44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd4:	f107 0308 	add.w	r3, r7, #8
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	4b2c      	ldr	r3, [pc, #176]	@ (800109c <SystemClock_Config+0xdc>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	4a2b      	ldr	r2, [pc, #172]	@ (800109c <SystemClock_Config+0xdc>)
 8000fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff4:	4b29      	ldr	r3, [pc, #164]	@ (800109c <SystemClock_Config+0xdc>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
 8001004:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <SystemClock_Config+0xe0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a25      	ldr	r2, [pc, #148]	@ (80010a0 <SystemClock_Config+0xe0>)
 800100a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <SystemClock_Config+0xe0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001018:	603b      	str	r3, [r7, #0]
 800101a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800101c:	2302      	movs	r3, #2
 800101e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001020:	2301      	movs	r3, #1
 8001022:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001024:	2310      	movs	r3, #16
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001028:	2302      	movs	r3, #2
 800102a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800102c:	2300      	movs	r3, #0
 800102e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001030:	2308      	movs	r3, #8
 8001032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001034:	23b4      	movs	r3, #180	@ 0xb4
 8001036:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001038:	2302      	movs	r3, #2
 800103a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800103c:	2302      	movs	r3, #2
 800103e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001040:	2302      	movs	r3, #2
 8001042:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001044:	f107 031c 	add.w	r3, r7, #28
 8001048:	4618      	mov	r0, r3
 800104a:	f001 f8fb 	bl	8002244 <HAL_RCC_OscConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001054:	f000 f8e8 	bl	8001228 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001058:	f000 fd5a 	bl	8001b10 <HAL_PWREx_EnableOverDrive>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001062:	f000 f8e1 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001066:	230f      	movs	r3, #15
 8001068:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106a:	2302      	movs	r3, #2
 800106c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001072:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001076:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	2105      	movs	r1, #5
 8001084:	4618      	mov	r0, r3
 8001086:	f000 fd93 	bl	8001bb0 <HAL_RCC_ClockConfig>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001090:	f000 f8ca 	bl	8001228 <Error_Handler>
  }
}
 8001094:	bf00      	nop
 8001096:	3750      	adds	r7, #80	@ 0x50
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40023800 	.word	0x40023800
 80010a0:	40007000 	.word	0x40007000

080010a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a8:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010aa:	4a12      	ldr	r2, [pc, #72]	@ (80010f4 <MX_USART2_UART_Init+0x50>)
 80010ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010da:	4805      	ldr	r0, [pc, #20]	@ (80010f0 <MX_USART2_UART_Init+0x4c>)
 80010dc:	f001 fb50 	bl	8002780 <HAL_UART_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010e6:	f000 f89f 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000089c 	.word	0x2000089c
 80010f4:	40004400 	.word	0x40004400

080010f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 80010fe:	4a12      	ldr	r2, [pc, #72]	@ (8001148 <MX_USART3_UART_Init+0x50>)
 8001100:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 8001104:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001108:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800110a:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800111c:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 800111e:	220c      	movs	r2, #12
 8001120:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800112e:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_USART3_UART_Init+0x4c>)
 8001130:	f001 fb26 	bl	8002780 <HAL_UART_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800113a:	f000 f875 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200008e4 	.word	0x200008e4
 8001148:	40004800 	.word	0x40004800

0800114c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	4b2d      	ldr	r3, [pc, #180]	@ (800121c <MX_GPIO_Init+0xd0>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a2c      	ldr	r2, [pc, #176]	@ (800121c <MX_GPIO_Init+0xd0>)
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b2a      	ldr	r3, [pc, #168]	@ (800121c <MX_GPIO_Init+0xd0>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0304 	and.w	r3, r3, #4
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b26      	ldr	r3, [pc, #152]	@ (800121c <MX_GPIO_Init+0xd0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a25      	ldr	r2, [pc, #148]	@ (800121c <MX_GPIO_Init+0xd0>)
 8001188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <MX_GPIO_Init+0xd0>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a1e      	ldr	r2, [pc, #120]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a17      	ldr	r2, [pc, #92]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_GPIO_Init+0xd0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2120      	movs	r1, #32
 80011d6:	4812      	ldr	r0, [pc, #72]	@ (8001220 <MX_GPIO_Init+0xd4>)
 80011d8:	f000 fc80 	bl	8001adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <MX_GPIO_Init+0xd8>)
 80011f2:	f000 fadf 	bl	80017b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011f6:	2320      	movs	r3, #32
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4804      	ldr	r0, [pc, #16]	@ (8001220 <MX_GPIO_Init+0xd4>)
 800120e:	f000 fad1 	bl	80017b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001212:	bf00      	nop
 8001214:	3728      	adds	r7, #40	@ 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023800 	.word	0x40023800
 8001220:	40020000 	.word	0x40020000
 8001224:	40020800 	.word	0x40020800

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <HAL_MspInit+0x4c>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	4a0f      	ldr	r2, [pc, #60]	@ (8001280 <HAL_MspInit+0x4c>)
 8001244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001248:	6453      	str	r3, [r2, #68]	@ 0x44
 800124a:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <HAL_MspInit+0x4c>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x4c>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x4c>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x4c>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001272:	2007      	movs	r0, #7
 8001274:	f000 fa6a 	bl	800174c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800

08001284 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08c      	sub	sp, #48	@ 0x30
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a41      	ldr	r2, [pc, #260]	@ (80013a8 <HAL_UART_MspInit+0x124>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d12c      	bne.n	8001300 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
 80012aa:	4b40      	ldr	r3, [pc, #256]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ae:	4a3f      	ldr	r2, [pc, #252]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b6:	4b3d      	ldr	r3, [pc, #244]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012be:	61bb      	str	r3, [r7, #24]
 80012c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	4b39      	ldr	r3, [pc, #228]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a38      	ldr	r2, [pc, #224]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b36      	ldr	r3, [pc, #216]	@ (80013ac <HAL_UART_MspInit+0x128>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012de:	230c      	movs	r3, #12
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012ee:	2307      	movs	r3, #7
 80012f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f107 031c 	add.w	r3, r7, #28
 80012f6:	4619      	mov	r1, r3
 80012f8:	482d      	ldr	r0, [pc, #180]	@ (80013b0 <HAL_UART_MspInit+0x12c>)
 80012fa:	f000 fa5b 	bl	80017b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80012fe:	e04f      	b.n	80013a0 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a2b      	ldr	r2, [pc, #172]	@ (80013b4 <HAL_UART_MspInit+0x130>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d14a      	bne.n	80013a0 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	4b27      	ldr	r3, [pc, #156]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001312:	4a26      	ldr	r2, [pc, #152]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001318:	6413      	str	r3, [r2, #64]	@ 0x40
 800131a:	4b24      	ldr	r3, [pc, #144]	@ (80013ac <HAL_UART_MspInit+0x128>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <HAL_UART_MspInit+0x128>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	4a1f      	ldr	r2, [pc, #124]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001330:	f043 0304 	orr.w	r3, r3, #4
 8001334:	6313      	str	r3, [r2, #48]	@ 0x30
 8001336:	4b1d      	ldr	r3, [pc, #116]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a18      	ldr	r2, [pc, #96]	@ (80013ac <HAL_UART_MspInit+0x128>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b16      	ldr	r3, [pc, #88]	@ (80013ac <HAL_UART_MspInit+0x128>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	60bb      	str	r3, [r7, #8]
 800135c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800135e:	2320      	movs	r3, #32
 8001360:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136a:	2303      	movs	r3, #3
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800136e:	2307      	movs	r3, #7
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	4619      	mov	r1, r3
 8001378:	480f      	ldr	r0, [pc, #60]	@ (80013b8 <HAL_UART_MspInit+0x134>)
 800137a:	f000 fa1b 	bl	80017b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800137e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138c:	2303      	movs	r3, #3
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001390:	2307      	movs	r3, #7
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	4619      	mov	r1, r3
 800139a:	4808      	ldr	r0, [pc, #32]	@ (80013bc <HAL_UART_MspInit+0x138>)
 800139c:	f000 fa0a 	bl	80017b4 <HAL_GPIO_Init>
}
 80013a0:	bf00      	nop
 80013a2:	3730      	adds	r7, #48	@ 0x30
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40004800 	.word	0x40004800
 80013b8:	40020800 	.word	0x40020800
 80013bc:	40020400 	.word	0x40020400

080013c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <NMI_Handler+0x4>

080013c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <HardFault_Handler+0x4>

080013d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <MemManage_Handler+0x4>

080013d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <BusFault_Handler+0x4>

080013e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <UsageFault_Handler+0x4>

080013e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001416:	f000 f8c7 	bl	80015a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001428:	4a14      	ldr	r2, [pc, #80]	@ (800147c <_sbrk+0x5c>)
 800142a:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <_sbrk+0x60>)
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001434:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <_sbrk+0x64>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d102      	bne.n	8001442 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <_sbrk+0x64>)
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <_sbrk+0x68>)
 8001440:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <_sbrk+0x64>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	429a      	cmp	r2, r3
 800144e:	d207      	bcs.n	8001460 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001450:	f004 fcda 	bl	8005e08 <__errno>
 8001454:	4603      	mov	r3, r0
 8001456:	220c      	movs	r2, #12
 8001458:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800145e:	e009      	b.n	8001474 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <_sbrk+0x64>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <_sbrk+0x64>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	4a05      	ldr	r2, [pc, #20]	@ (8001484 <_sbrk+0x64>)
 8001470:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001472:	68fb      	ldr	r3, [r7, #12]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20020000 	.word	0x20020000
 8001480:	00000800 	.word	0x00000800
 8001484:	2000092c 	.word	0x2000092c
 8001488:	20000ba8 	.word	0x20000ba8

0800148c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <SystemInit+0x20>)
 8001492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001496:	4a05      	ldr	r2, [pc, #20]	@ (80014ac <SystemInit+0x20>)
 8001498:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800149c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014b4:	f7ff ffea 	bl	800148c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ba:	490d      	ldr	r1, [pc, #52]	@ (80014f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014bc:	4a0d      	ldr	r2, [pc, #52]	@ (80014f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c0:	e002      	b.n	80014c8 <LoopCopyDataInit>

080014c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014c6:	3304      	adds	r3, #4

080014c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014cc:	d3f9      	bcc.n	80014c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ce:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014d0:	4c0a      	ldr	r4, [pc, #40]	@ (80014fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d4:	e001      	b.n	80014da <LoopFillZerobss>

080014d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d8:	3204      	adds	r2, #4

080014da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014dc:	d3fb      	bcc.n	80014d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80014de:	f004 fc99 	bl	8005e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e2:	f7ff fd49 	bl	8000f78 <main>
  bx  lr    
 80014e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014f0:	20000868 	.word	0x20000868
  ldr r2, =_sidata
 80014f4:	08008648 	.word	0x08008648
  ldr r2, =_sbss
 80014f8:	20000880 	.word	0x20000880
  ldr r4, =_ebss
 80014fc:	20000ba8 	.word	0x20000ba8

08001500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001500:	e7fe      	b.n	8001500 <ADC_IRQHandler>
	...

08001504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001508:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <HAL_Init+0x40>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a0d      	ldr	r2, [pc, #52]	@ (8001544 <HAL_Init+0x40>)
 800150e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001514:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <HAL_Init+0x40>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a0a      	ldr	r2, [pc, #40]	@ (8001544 <HAL_Init+0x40>)
 800151a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800151e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001520:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <HAL_Init+0x40>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a07      	ldr	r2, [pc, #28]	@ (8001544 <HAL_Init+0x40>)
 8001526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800152a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800152c:	2003      	movs	r0, #3
 800152e:	f000 f90d 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001532:	2000      	movs	r0, #0
 8001534:	f000 f808 	bl	8001548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001538:	f7ff fe7c 	bl	8001234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40023c00 	.word	0x40023c00

08001548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_InitTick+0x54>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <HAL_InitTick+0x58>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4619      	mov	r1, r3
 800155a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800155e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001562:	fbb2 f3f3 	udiv	r3, r2, r3
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f917 	bl	800179a <HAL_SYSTICK_Config>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e00e      	b.n	8001594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b0f      	cmp	r3, #15
 800157a:	d80a      	bhi.n	8001592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800157c:	2200      	movs	r2, #0
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001584:	f000 f8ed 	bl	8001762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001588:	4a06      	ldr	r2, [pc, #24]	@ (80015a4 <HAL_InitTick+0x5c>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	e000      	b.n	8001594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000000 	.word	0x20000000
 80015a0:	20000008 	.word	0x20000008
 80015a4:	20000004 	.word	0x20000004

080015a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015ac:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_IncTick+0x20>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <HAL_IncTick+0x24>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4413      	add	r3, r2
 80015b8:	4a04      	ldr	r2, [pc, #16]	@ (80015cc <HAL_IncTick+0x24>)
 80015ba:	6013      	str	r3, [r2, #0]
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000008 	.word	0x20000008
 80015cc:	20000930 	.word	0x20000930

080015d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  return uwTick;
 80015d4:	4b03      	ldr	r3, [pc, #12]	@ (80015e4 <HAL_GetTick+0x14>)
 80015d6:	681b      	ldr	r3, [r3, #0]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	20000930 	.word	0x20000930

080015e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <__NVIC_SetPriorityGrouping+0x44>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fe:	68ba      	ldr	r2, [r7, #8]
 8001600:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001604:	4013      	ands	r3, r2
 8001606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001610:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800161a:	4a04      	ldr	r2, [pc, #16]	@ (800162c <__NVIC_SetPriorityGrouping+0x44>)
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	60d3      	str	r3, [r2, #12]
}
 8001620:	bf00      	nop
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001634:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <__NVIC_GetPriorityGrouping+0x18>)
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	0a1b      	lsrs	r3, r3, #8
 800163a:	f003 0307 	and.w	r3, r3, #7
}
 800163e:	4618      	mov	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	6039      	str	r1, [r7, #0]
 8001656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165c:	2b00      	cmp	r3, #0
 800165e:	db0a      	blt.n	8001676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	b2da      	uxtb	r2, r3
 8001664:	490c      	ldr	r1, [pc, #48]	@ (8001698 <__NVIC_SetPriority+0x4c>)
 8001666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166a:	0112      	lsls	r2, r2, #4
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	440b      	add	r3, r1
 8001670:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001674:	e00a      	b.n	800168c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	b2da      	uxtb	r2, r3
 800167a:	4908      	ldr	r1, [pc, #32]	@ (800169c <__NVIC_SetPriority+0x50>)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	3b04      	subs	r3, #4
 8001684:	0112      	lsls	r2, r2, #4
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	440b      	add	r3, r1
 800168a:	761a      	strb	r2, [r3, #24]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000e100 	.word	0xe000e100
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b089      	sub	sp, #36	@ 0x24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f1c3 0307 	rsb	r3, r3, #7
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	bf28      	it	cs
 80016be:	2304      	movcs	r3, #4
 80016c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3304      	adds	r3, #4
 80016c6:	2b06      	cmp	r3, #6
 80016c8:	d902      	bls.n	80016d0 <NVIC_EncodePriority+0x30>
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	3b03      	subs	r3, #3
 80016ce:	e000      	b.n	80016d2 <NVIC_EncodePriority+0x32>
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43da      	mvns	r2, r3
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	401a      	ands	r2, r3
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	fa01 f303 	lsl.w	r3, r1, r3
 80016f2:	43d9      	mvns	r1, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f8:	4313      	orrs	r3, r2
         );
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3724      	adds	r7, #36	@ 0x24
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001718:	d301      	bcc.n	800171e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800171a:	2301      	movs	r3, #1
 800171c:	e00f      	b.n	800173e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171e:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <SysTick_Config+0x40>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001726:	210f      	movs	r1, #15
 8001728:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800172c:	f7ff ff8e 	bl	800164c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001730:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <SysTick_Config+0x40>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001736:	4b04      	ldr	r3, [pc, #16]	@ (8001748 <SysTick_Config+0x40>)
 8001738:	2207      	movs	r2, #7
 800173a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	e000e010 	.word	0xe000e010

0800174c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff47 	bl	80015e8 <__NVIC_SetPriorityGrouping>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
 800176e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001774:	f7ff ff5c 	bl	8001630 <__NVIC_GetPriorityGrouping>
 8001778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	6978      	ldr	r0, [r7, #20]
 8001780:	f7ff ff8e 	bl	80016a0 <NVIC_EncodePriority>
 8001784:	4602      	mov	r2, r0
 8001786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800178a:	4611      	mov	r1, r2
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff5d 	bl	800164c <__NVIC_SetPriority>
}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff ffb0 	bl	8001708 <SysTick_Config>
 80017a8:	4603      	mov	r3, r0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b089      	sub	sp, #36	@ 0x24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017be:	2300      	movs	r3, #0
 80017c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
 80017ce:	e165      	b.n	8001a9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017d0:	2201      	movs	r2, #1
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	4013      	ands	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	f040 8154 	bne.w	8001a96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 0303 	and.w	r3, r3, #3
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d005      	beq.n	8001806 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001802:	2b02      	cmp	r3, #2
 8001804:	d130      	bne.n	8001868 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	2203      	movs	r2, #3
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4013      	ands	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	68da      	ldr	r2, [r3, #12]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4313      	orrs	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800183c:	2201      	movs	r2, #1
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4013      	ands	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	091b      	lsrs	r3, r3, #4
 8001852:	f003 0201 	and.w	r2, r3, #1
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4313      	orrs	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	2b03      	cmp	r3, #3
 8001872:	d017      	beq.n	80018a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	2203      	movs	r2, #3
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d123      	bne.n	80018f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	08da      	lsrs	r2, r3, #3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3208      	adds	r2, #8
 80018b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	220f      	movs	r2, #15
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	691a      	ldr	r2, [r3, #16]
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	08da      	lsrs	r2, r3, #3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3208      	adds	r2, #8
 80018f2:	69b9      	ldr	r1, [r7, #24]
 80018f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	2203      	movs	r2, #3
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 0203 	and.w	r2, r3, #3
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 80ae 	beq.w	8001a96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ab4 <HAL_GPIO_Init+0x300>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001942:	4a5c      	ldr	r2, [pc, #368]	@ (8001ab4 <HAL_GPIO_Init+0x300>)
 8001944:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001948:	6453      	str	r3, [r2, #68]	@ 0x44
 800194a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ab4 <HAL_GPIO_Init+0x300>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001956:	4a58      	ldr	r2, [pc, #352]	@ (8001ab8 <HAL_GPIO_Init+0x304>)
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	089b      	lsrs	r3, r3, #2
 800195c:	3302      	adds	r3, #2
 800195e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001962:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	220f      	movs	r2, #15
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	43db      	mvns	r3, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a4f      	ldr	r2, [pc, #316]	@ (8001abc <HAL_GPIO_Init+0x308>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d025      	beq.n	80019ce <HAL_GPIO_Init+0x21a>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a4e      	ldr	r2, [pc, #312]	@ (8001ac0 <HAL_GPIO_Init+0x30c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d01f      	beq.n	80019ca <HAL_GPIO_Init+0x216>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac4 <HAL_GPIO_Init+0x310>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d019      	beq.n	80019c6 <HAL_GPIO_Init+0x212>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a4c      	ldr	r2, [pc, #304]	@ (8001ac8 <HAL_GPIO_Init+0x314>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d013      	beq.n	80019c2 <HAL_GPIO_Init+0x20e>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a4b      	ldr	r2, [pc, #300]	@ (8001acc <HAL_GPIO_Init+0x318>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d00d      	beq.n	80019be <HAL_GPIO_Init+0x20a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4a      	ldr	r2, [pc, #296]	@ (8001ad0 <HAL_GPIO_Init+0x31c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d007      	beq.n	80019ba <HAL_GPIO_Init+0x206>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a49      	ldr	r2, [pc, #292]	@ (8001ad4 <HAL_GPIO_Init+0x320>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d101      	bne.n	80019b6 <HAL_GPIO_Init+0x202>
 80019b2:	2306      	movs	r3, #6
 80019b4:	e00c      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019b6:	2307      	movs	r3, #7
 80019b8:	e00a      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019ba:	2305      	movs	r3, #5
 80019bc:	e008      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019be:	2304      	movs	r3, #4
 80019c0:	e006      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019c2:	2303      	movs	r3, #3
 80019c4:	e004      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019c6:	2302      	movs	r3, #2
 80019c8:	e002      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019ca:	2301      	movs	r3, #1
 80019cc:	e000      	b.n	80019d0 <HAL_GPIO_Init+0x21c>
 80019ce:	2300      	movs	r3, #0
 80019d0:	69fa      	ldr	r2, [r7, #28]
 80019d2:	f002 0203 	and.w	r2, r2, #3
 80019d6:	0092      	lsls	r2, r2, #2
 80019d8:	4093      	lsls	r3, r2
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e0:	4935      	ldr	r1, [pc, #212]	@ (8001ab8 <HAL_GPIO_Init+0x304>)
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	089b      	lsrs	r3, r3, #2
 80019e6:	3302      	adds	r3, #2
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ee:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4013      	ands	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a12:	4a31      	ldr	r2, [pc, #196]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a18:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a3c:	4a26      	ldr	r2, [pc, #152]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a42:	4b25      	ldr	r3, [pc, #148]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a66:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a90:	4a11      	ldr	r2, [pc, #68]	@ (8001ad8 <HAL_GPIO_Init+0x324>)
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	2b0f      	cmp	r3, #15
 8001aa0:	f67f ae96 	bls.w	80017d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
 8001aa8:	3724      	adds	r7, #36	@ 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40013800 	.word	0x40013800
 8001abc:	40020000 	.word	0x40020000
 8001ac0:	40020400 	.word	0x40020400
 8001ac4:	40020800 	.word	0x40020800
 8001ac8:	40020c00 	.word	0x40020c00
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40021400 	.word	0x40021400
 8001ad4:	40021800 	.word	0x40021800
 8001ad8:	40013c00 	.word	0x40013c00

08001adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	807b      	strh	r3, [r7, #2]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001aec:	787b      	ldrb	r3, [r7, #1]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001af2:	887a      	ldrh	r2, [r7, #2]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001af8:	e003      	b.n	8001b02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001afa:	887b      	ldrh	r3, [r7, #2]
 8001afc:	041a      	lsls	r2, r3, #16
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	619a      	str	r2, [r3, #24]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	603b      	str	r3, [r7, #0]
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_PWREx_EnableOverDrive+0x90>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba0 <HAL_PWREx_EnableOverDrive+0x90>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <HAL_PWREx_EnableOverDrive+0x90>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001b36:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba4 <HAL_PWREx_EnableOverDrive+0x94>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b3c:	f7ff fd48 	bl	80015d0 <HAL_GetTick>
 8001b40:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b42:	e009      	b.n	8001b58 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b44:	f7ff fd44 	bl	80015d0 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b52:	d901      	bls.n	8001b58 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e01f      	b.n	8001b98 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b58:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b64:	d1ee      	bne.n	8001b44 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001b66:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b6c:	f7ff fd30 	bl	80015d0 <HAL_GetTick>
 8001b70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b72:	e009      	b.n	8001b88 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b74:	f7ff fd2c 	bl	80015d0 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b82:	d901      	bls.n	8001b88 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e007      	b.n	8001b98 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b88:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b94:	d1ee      	bne.n	8001b74 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	420e0040 	.word	0x420e0040
 8001ba8:	40007000 	.word	0x40007000
 8001bac:	420e0044 	.word	0x420e0044

08001bb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e0cc      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b68      	ldr	r3, [pc, #416]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 030f 	and.w	r3, r3, #15
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d90c      	bls.n	8001bec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b65      	ldr	r3, [pc, #404]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bda:	4b63      	ldr	r3, [pc, #396]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0b8      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d020      	beq.n	8001c3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c04:	4b59      	ldr	r3, [pc, #356]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	4a58      	ldr	r2, [pc, #352]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c1c:	4b53      	ldr	r3, [pc, #332]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	4a52      	ldr	r2, [pc, #328]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c28:	4b50      	ldr	r3, [pc, #320]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	494d      	ldr	r1, [pc, #308]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d044      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d107      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d119      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e07f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d003      	beq.n	8001c6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d109      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e06f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e067      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8e:	4b37      	ldr	r3, [pc, #220]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f023 0203 	bic.w	r2, r3, #3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4934      	ldr	r1, [pc, #208]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ca0:	f7ff fc96 	bl	80015d0 <HAL_GetTick>
 8001ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca6:	e00a      	b.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca8:	f7ff fc92 	bl	80015d0 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e04f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 020c 	and.w	r2, r3, #12
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d1eb      	bne.n	8001ca8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b25      	ldr	r3, [pc, #148]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 030f 	and.w	r3, r3, #15
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d20c      	bcs.n	8001cf8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b22      	ldr	r3, [pc, #136]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d001      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e032      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d008      	beq.n	8001d16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d04:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	4916      	ldr	r1, [pc, #88]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d12:	4313      	orrs	r3, r2
 8001d14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d22:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	490e      	ldr	r1, [pc, #56]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d36:	f000 f855 	bl	8001de4 <HAL_RCC_GetSysClockFreq>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	091b      	lsrs	r3, r3, #4
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	490a      	ldr	r1, [pc, #40]	@ (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001d48:	5ccb      	ldrb	r3, [r1, r3]
 8001d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4e:	4a09      	ldr	r2, [pc, #36]	@ (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <HAL_RCC_ClockConfig+0x1c8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fbf6 	bl	8001548 <HAL_InitTick>

  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	08007d70 	.word	0x08007d70
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000004 	.word	0x20000004

08001d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d80:	4b03      	ldr	r3, [pc, #12]	@ (8001d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0a9b      	lsrs	r3, r3, #10
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4903      	ldr	r1, [pc, #12]	@ (8001db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	08007d80 	.word	0x08007d80

08001dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001dc0:	f7ff ffdc 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	0b5b      	lsrs	r3, r3, #13
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	4903      	ldr	r1, [pc, #12]	@ (8001de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd2:	5ccb      	ldrb	r3, [r1, r3]
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	08007d80 	.word	0x08007d80

08001de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001de8:	b0ae      	sub	sp, #184	@ 0xb8
 8001dea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e0a:	4bcb      	ldr	r3, [pc, #812]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	2b0c      	cmp	r3, #12
 8001e14:	f200 8206 	bhi.w	8002224 <HAL_RCC_GetSysClockFreq+0x440>
 8001e18:	a201      	add	r2, pc, #4	@ (adr r2, 8001e20 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1e:	bf00      	nop
 8001e20:	08001e55 	.word	0x08001e55
 8001e24:	08002225 	.word	0x08002225
 8001e28:	08002225 	.word	0x08002225
 8001e2c:	08002225 	.word	0x08002225
 8001e30:	08001e5d 	.word	0x08001e5d
 8001e34:	08002225 	.word	0x08002225
 8001e38:	08002225 	.word	0x08002225
 8001e3c:	08002225 	.word	0x08002225
 8001e40:	08001e65 	.word	0x08001e65
 8001e44:	08002225 	.word	0x08002225
 8001e48:	08002225 	.word	0x08002225
 8001e4c:	08002225 	.word	0x08002225
 8001e50:	08002055 	.word	0x08002055
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e54:	4bb9      	ldr	r3, [pc, #740]	@ (800213c <HAL_RCC_GetSysClockFreq+0x358>)
 8001e56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8001e5a:	e1e7      	b.n	800222c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e5c:	4bb8      	ldr	r3, [pc, #736]	@ (8002140 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e62:	e1e3      	b.n	800222c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e64:	4bb4      	ldr	r3, [pc, #720]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e70:	4bb1      	ldr	r3, [pc, #708]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d071      	beq.n	8001f60 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e7c:	4bae      	ldr	r3, [pc, #696]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	099b      	lsrs	r3, r3, #6
 8001e82:	2200      	movs	r2, #0
 8001e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e88:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001ea2:	4622      	mov	r2, r4
 8001ea4:	462b      	mov	r3, r5
 8001ea6:	f04f 0000 	mov.w	r0, #0
 8001eaa:	f04f 0100 	mov.w	r1, #0
 8001eae:	0159      	lsls	r1, r3, #5
 8001eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eb4:	0150      	lsls	r0, r2, #5
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4621      	mov	r1, r4
 8001ebc:	1a51      	subs	r1, r2, r1
 8001ebe:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	f04f 0300 	mov.w	r3, #0
 8001ed0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001ed4:	4649      	mov	r1, r9
 8001ed6:	018b      	lsls	r3, r1, #6
 8001ed8:	4641      	mov	r1, r8
 8001eda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ede:	4641      	mov	r1, r8
 8001ee0:	018a      	lsls	r2, r1, #6
 8001ee2:	4641      	mov	r1, r8
 8001ee4:	1a51      	subs	r1, r2, r1
 8001ee6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ee8:	4649      	mov	r1, r9
 8001eea:	eb63 0301 	sbc.w	r3, r3, r1
 8001eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	f04f 0300 	mov.w	r3, #0
 8001ef8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001efc:	4649      	mov	r1, r9
 8001efe:	00cb      	lsls	r3, r1, #3
 8001f00:	4641      	mov	r1, r8
 8001f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f06:	4641      	mov	r1, r8
 8001f08:	00ca      	lsls	r2, r1, #3
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4622      	mov	r2, r4
 8001f12:	189b      	adds	r3, r3, r2
 8001f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f16:	462b      	mov	r3, r5
 8001f18:	460a      	mov	r2, r1
 8001f1a:	eb42 0303 	adc.w	r3, r2, r3
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f2c:	4629      	mov	r1, r5
 8001f2e:	024b      	lsls	r3, r1, #9
 8001f30:	4621      	mov	r1, r4
 8001f32:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f36:	4621      	mov	r1, r4
 8001f38:	024a      	lsls	r2, r1, #9
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f42:	2200      	movs	r2, #0
 8001f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f48:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f4c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f50:	f7fe fe9a 	bl	8000c88 <__aeabi_uldivmod>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4613      	mov	r3, r2
 8001f5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f5e:	e067      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f60:	4b75      	ldr	r3, [pc, #468]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	099b      	lsrs	r3, r3, #6
 8001f66:	2200      	movs	r2, #0
 8001f68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f6c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f7e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001f82:	4622      	mov	r2, r4
 8001f84:	462b      	mov	r3, r5
 8001f86:	f04f 0000 	mov.w	r0, #0
 8001f8a:	f04f 0100 	mov.w	r1, #0
 8001f8e:	0159      	lsls	r1, r3, #5
 8001f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f94:	0150      	lsls	r0, r2, #5
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4621      	mov	r1, r4
 8001f9c:	1a51      	subs	r1, r2, r1
 8001f9e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001fa0:	4629      	mov	r1, r5
 8001fa2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001fb4:	4649      	mov	r1, r9
 8001fb6:	018b      	lsls	r3, r1, #6
 8001fb8:	4641      	mov	r1, r8
 8001fba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fbe:	4641      	mov	r1, r8
 8001fc0:	018a      	lsls	r2, r1, #6
 8001fc2:	4641      	mov	r1, r8
 8001fc4:	ebb2 0a01 	subs.w	sl, r2, r1
 8001fc8:	4649      	mov	r1, r9
 8001fca:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fda:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fde:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fe2:	4692      	mov	sl, r2
 8001fe4:	469b      	mov	fp, r3
 8001fe6:	4623      	mov	r3, r4
 8001fe8:	eb1a 0303 	adds.w	r3, sl, r3
 8001fec:	623b      	str	r3, [r7, #32]
 8001fee:	462b      	mov	r3, r5
 8001ff0:	eb4b 0303 	adc.w	r3, fp, r3
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002002:	4629      	mov	r1, r5
 8002004:	028b      	lsls	r3, r1, #10
 8002006:	4621      	mov	r1, r4
 8002008:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800200c:	4621      	mov	r1, r4
 800200e:	028a      	lsls	r2, r1, #10
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002018:	2200      	movs	r2, #0
 800201a:	673b      	str	r3, [r7, #112]	@ 0x70
 800201c:	677a      	str	r2, [r7, #116]	@ 0x74
 800201e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002022:	f7fe fe31 	bl	8000c88 <__aeabi_uldivmod>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4613      	mov	r3, r2
 800202c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002030:	4b41      	ldr	r3, [pc, #260]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	0c1b      	lsrs	r3, r3, #16
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	3301      	adds	r3, #1
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8002042:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002046:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800204a:	fbb2 f3f3 	udiv	r3, r2, r3
 800204e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002052:	e0eb      	b.n	800222c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002054:	4b38      	ldr	r3, [pc, #224]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800205c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002060:	4b35      	ldr	r3, [pc, #212]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d06b      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800206c:	4b32      	ldr	r3, [pc, #200]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x354>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	099b      	lsrs	r3, r3, #6
 8002072:	2200      	movs	r2, #0
 8002074:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002076:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002078:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800207a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800207e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002080:	2300      	movs	r3, #0
 8002082:	667b      	str	r3, [r7, #100]	@ 0x64
 8002084:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002088:	4622      	mov	r2, r4
 800208a:	462b      	mov	r3, r5
 800208c:	f04f 0000 	mov.w	r0, #0
 8002090:	f04f 0100 	mov.w	r1, #0
 8002094:	0159      	lsls	r1, r3, #5
 8002096:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800209a:	0150      	lsls	r0, r2, #5
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	4621      	mov	r1, r4
 80020a2:	1a51      	subs	r1, r2, r1
 80020a4:	61b9      	str	r1, [r7, #24]
 80020a6:	4629      	mov	r1, r5
 80020a8:	eb63 0301 	sbc.w	r3, r3, r1
 80020ac:	61fb      	str	r3, [r7, #28]
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80020ba:	4659      	mov	r1, fp
 80020bc:	018b      	lsls	r3, r1, #6
 80020be:	4651      	mov	r1, sl
 80020c0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020c4:	4651      	mov	r1, sl
 80020c6:	018a      	lsls	r2, r1, #6
 80020c8:	4651      	mov	r1, sl
 80020ca:	ebb2 0801 	subs.w	r8, r2, r1
 80020ce:	4659      	mov	r1, fp
 80020d0:	eb63 0901 	sbc.w	r9, r3, r1
 80020d4:	f04f 0200 	mov.w	r2, #0
 80020d8:	f04f 0300 	mov.w	r3, #0
 80020dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020e8:	4690      	mov	r8, r2
 80020ea:	4699      	mov	r9, r3
 80020ec:	4623      	mov	r3, r4
 80020ee:	eb18 0303 	adds.w	r3, r8, r3
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	462b      	mov	r3, r5
 80020f6:	eb49 0303 	adc.w	r3, r9, r3
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	f04f 0300 	mov.w	r3, #0
 8002104:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002108:	4629      	mov	r1, r5
 800210a:	024b      	lsls	r3, r1, #9
 800210c:	4621      	mov	r1, r4
 800210e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002112:	4621      	mov	r1, r4
 8002114:	024a      	lsls	r2, r1, #9
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800211e:	2200      	movs	r2, #0
 8002120:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002122:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002124:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002128:	f7fe fdae 	bl	8000c88 <__aeabi_uldivmod>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4613      	mov	r3, r2
 8002132:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002136:	e065      	b.n	8002204 <HAL_RCC_GetSysClockFreq+0x420>
 8002138:	40023800 	.word	0x40023800
 800213c:	00f42400 	.word	0x00f42400
 8002140:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002144:	4b3d      	ldr	r3, [pc, #244]	@ (800223c <HAL_RCC_GetSysClockFreq+0x458>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	099b      	lsrs	r3, r3, #6
 800214a:	2200      	movs	r2, #0
 800214c:	4618      	mov	r0, r3
 800214e:	4611      	mov	r1, r2
 8002150:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002154:	653b      	str	r3, [r7, #80]	@ 0x50
 8002156:	2300      	movs	r3, #0
 8002158:	657b      	str	r3, [r7, #84]	@ 0x54
 800215a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800215e:	4642      	mov	r2, r8
 8002160:	464b      	mov	r3, r9
 8002162:	f04f 0000 	mov.w	r0, #0
 8002166:	f04f 0100 	mov.w	r1, #0
 800216a:	0159      	lsls	r1, r3, #5
 800216c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002170:	0150      	lsls	r0, r2, #5
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4641      	mov	r1, r8
 8002178:	1a51      	subs	r1, r2, r1
 800217a:	60b9      	str	r1, [r7, #8]
 800217c:	4649      	mov	r1, r9
 800217e:	eb63 0301 	sbc.w	r3, r3, r1
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002190:	4659      	mov	r1, fp
 8002192:	018b      	lsls	r3, r1, #6
 8002194:	4651      	mov	r1, sl
 8002196:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800219a:	4651      	mov	r1, sl
 800219c:	018a      	lsls	r2, r1, #6
 800219e:	4651      	mov	r1, sl
 80021a0:	1a54      	subs	r4, r2, r1
 80021a2:	4659      	mov	r1, fp
 80021a4:	eb63 0501 	sbc.w	r5, r3, r1
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	f04f 0300 	mov.w	r3, #0
 80021b0:	00eb      	lsls	r3, r5, #3
 80021b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021b6:	00e2      	lsls	r2, r4, #3
 80021b8:	4614      	mov	r4, r2
 80021ba:	461d      	mov	r5, r3
 80021bc:	4643      	mov	r3, r8
 80021be:	18e3      	adds	r3, r4, r3
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	464b      	mov	r3, r9
 80021c4:	eb45 0303 	adc.w	r3, r5, r3
 80021c8:	607b      	str	r3, [r7, #4]
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021d6:	4629      	mov	r1, r5
 80021d8:	028b      	lsls	r3, r1, #10
 80021da:	4621      	mov	r1, r4
 80021dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021e0:	4621      	mov	r1, r4
 80021e2:	028a      	lsls	r2, r1, #10
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021ec:	2200      	movs	r2, #0
 80021ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021f0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80021f2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021f6:	f7fe fd47 	bl	8000c88 <__aeabi_uldivmod>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4613      	mov	r3, r2
 8002200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002204:	4b0d      	ldr	r3, [pc, #52]	@ (800223c <HAL_RCC_GetSysClockFreq+0x458>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	0f1b      	lsrs	r3, r3, #28
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8002212:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800221a:	fbb2 f3f3 	udiv	r3, r2, r3
 800221e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002222:	e003      	b.n	800222c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002224:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800222a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800222c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002230:	4618      	mov	r0, r3
 8002232:	37b8      	adds	r7, #184	@ 0xb8
 8002234:	46bd      	mov	sp, r7
 8002236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	00f42400 	.word	0x00f42400

08002244 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e28d      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 8083 	beq.w	800236a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002264:	4b94      	ldr	r3, [pc, #592]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 030c 	and.w	r3, r3, #12
 800226c:	2b04      	cmp	r3, #4
 800226e:	d019      	beq.n	80022a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002270:	4b91      	ldr	r3, [pc, #580]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002278:	2b08      	cmp	r3, #8
 800227a:	d106      	bne.n	800228a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800227c:	4b8e      	ldr	r3, [pc, #568]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002284:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002288:	d00c      	beq.n	80022a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800228a:	4b8b      	ldr	r3, [pc, #556]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002292:	2b0c      	cmp	r3, #12
 8002294:	d112      	bne.n	80022bc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002296:	4b88      	ldr	r3, [pc, #544]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800229e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022a2:	d10b      	bne.n	80022bc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a4:	4b84      	ldr	r3, [pc, #528]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d05b      	beq.n	8002368 <HAL_RCC_OscConfig+0x124>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d157      	bne.n	8002368 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e25a      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c4:	d106      	bne.n	80022d4 <HAL_RCC_OscConfig+0x90>
 80022c6:	4b7c      	ldr	r3, [pc, #496]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a7b      	ldr	r2, [pc, #492]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	e01d      	b.n	8002310 <HAL_RCC_OscConfig+0xcc>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022dc:	d10c      	bne.n	80022f8 <HAL_RCC_OscConfig+0xb4>
 80022de:	4b76      	ldr	r3, [pc, #472]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a75      	ldr	r2, [pc, #468]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	4b73      	ldr	r3, [pc, #460]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a72      	ldr	r2, [pc, #456]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	e00b      	b.n	8002310 <HAL_RCC_OscConfig+0xcc>
 80022f8:	4b6f      	ldr	r3, [pc, #444]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6e      	ldr	r2, [pc, #440]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80022fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	4b6c      	ldr	r3, [pc, #432]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a6b      	ldr	r2, [pc, #428]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800230a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800230e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d013      	beq.n	8002340 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002318:	f7ff f95a 	bl	80015d0 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002320:	f7ff f956 	bl	80015d0 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b64      	cmp	r3, #100	@ 0x64
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e21f      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002332:	4b61      	ldr	r3, [pc, #388]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d0f0      	beq.n	8002320 <HAL_RCC_OscConfig+0xdc>
 800233e:	e014      	b.n	800236a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002340:	f7ff f946 	bl	80015d0 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002348:	f7ff f942 	bl	80015d0 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b64      	cmp	r3, #100	@ 0x64
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e20b      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235a:	4b57      	ldr	r3, [pc, #348]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f0      	bne.n	8002348 <HAL_RCC_OscConfig+0x104>
 8002366:	e000      	b.n	800236a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d06f      	beq.n	8002456 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002376:	4b50      	ldr	r3, [pc, #320]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
 800237e:	2b00      	cmp	r3, #0
 8002380:	d017      	beq.n	80023b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002382:	4b4d      	ldr	r3, [pc, #308]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800238a:	2b08      	cmp	r3, #8
 800238c:	d105      	bne.n	800239a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800238e:	4b4a      	ldr	r3, [pc, #296]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00b      	beq.n	80023b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800239a:	4b47      	ldr	r3, [pc, #284]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80023a2:	2b0c      	cmp	r3, #12
 80023a4:	d11c      	bne.n	80023e0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023a6:	4b44      	ldr	r3, [pc, #272]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d116      	bne.n	80023e0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b2:	4b41      	ldr	r3, [pc, #260]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d005      	beq.n	80023ca <HAL_RCC_OscConfig+0x186>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d001      	beq.n	80023ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e1d3      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ca:	4b3b      	ldr	r3, [pc, #236]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4937      	ldr	r1, [pc, #220]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023de:	e03a      	b.n	8002456 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d020      	beq.n	800242a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e8:	4b34      	ldr	r3, [pc, #208]	@ (80024bc <HAL_RCC_OscConfig+0x278>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ee:	f7ff f8ef 	bl	80015d0 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f4:	e008      	b.n	8002408 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023f6:	f7ff f8eb 	bl	80015d0 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d901      	bls.n	8002408 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e1b4      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002408:	4b2b      	ldr	r3, [pc, #172]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d0f0      	beq.n	80023f6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002414:	4b28      	ldr	r3, [pc, #160]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	4925      	ldr	r1, [pc, #148]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002424:	4313      	orrs	r3, r2
 8002426:	600b      	str	r3, [r1, #0]
 8002428:	e015      	b.n	8002456 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800242a:	4b24      	ldr	r3, [pc, #144]	@ (80024bc <HAL_RCC_OscConfig+0x278>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7ff f8ce 	bl	80015d0 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002438:	f7ff f8ca 	bl	80015d0 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e193      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800244a:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b00      	cmp	r3, #0
 8002460:	d036      	beq.n	80024d0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d016      	beq.n	8002498 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <HAL_RCC_OscConfig+0x27c>)
 800246c:	2201      	movs	r2, #1
 800246e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002470:	f7ff f8ae 	bl	80015d0 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002478:	f7ff f8aa 	bl	80015d0 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e173      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800248a:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 800248c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x234>
 8002496:	e01b      	b.n	80024d0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002498:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <HAL_RCC_OscConfig+0x27c>)
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800249e:	f7ff f897 	bl	80015d0 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a4:	e00e      	b.n	80024c4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024a6:	f7ff f893 	bl	80015d0 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d907      	bls.n	80024c4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e15c      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
 80024b8:	40023800 	.word	0x40023800
 80024bc:	42470000 	.word	0x42470000
 80024c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c4:	4b8a      	ldr	r3, [pc, #552]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80024c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1ea      	bne.n	80024a6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 8097 	beq.w	800260c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024de:	2300      	movs	r3, #0
 80024e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e2:	4b83      	ldr	r3, [pc, #524]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10f      	bne.n	800250e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	4b7f      	ldr	r3, [pc, #508]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	4a7e      	ldr	r2, [pc, #504]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80024f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80024fe:	4b7c      	ldr	r3, [pc, #496]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800250a:	2301      	movs	r3, #1
 800250c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250e:	4b79      	ldr	r3, [pc, #484]	@ (80026f4 <HAL_RCC_OscConfig+0x4b0>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002516:	2b00      	cmp	r3, #0
 8002518:	d118      	bne.n	800254c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800251a:	4b76      	ldr	r3, [pc, #472]	@ (80026f4 <HAL_RCC_OscConfig+0x4b0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a75      	ldr	r2, [pc, #468]	@ (80026f4 <HAL_RCC_OscConfig+0x4b0>)
 8002520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002526:	f7ff f853 	bl	80015d0 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252e:	f7ff f84f 	bl	80015d0 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e118      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002540:	4b6c      	ldr	r3, [pc, #432]	@ (80026f4 <HAL_RCC_OscConfig+0x4b0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d106      	bne.n	8002562 <HAL_RCC_OscConfig+0x31e>
 8002554:	4b66      	ldr	r3, [pc, #408]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002558:	4a65      	ldr	r2, [pc, #404]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002560:	e01c      	b.n	800259c <HAL_RCC_OscConfig+0x358>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2b05      	cmp	r3, #5
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0x340>
 800256a:	4b61      	ldr	r3, [pc, #388]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 800256c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256e:	4a60      	ldr	r2, [pc, #384]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002570:	f043 0304 	orr.w	r3, r3, #4
 8002574:	6713      	str	r3, [r2, #112]	@ 0x70
 8002576:	4b5e      	ldr	r3, [pc, #376]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257a:	4a5d      	ldr	r2, [pc, #372]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6713      	str	r3, [r2, #112]	@ 0x70
 8002582:	e00b      	b.n	800259c <HAL_RCC_OscConfig+0x358>
 8002584:	4b5a      	ldr	r3, [pc, #360]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002588:	4a59      	ldr	r2, [pc, #356]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 800258a:	f023 0301 	bic.w	r3, r3, #1
 800258e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002590:	4b57      	ldr	r3, [pc, #348]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002594:	4a56      	ldr	r2, [pc, #344]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002596:	f023 0304 	bic.w	r3, r3, #4
 800259a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d015      	beq.n	80025d0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a4:	f7ff f814 	bl	80015d0 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025aa:	e00a      	b.n	80025c2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ac:	f7ff f810 	bl	80015d0 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e0d7      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c2:	4b4b      	ldr	r3, [pc, #300]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80025c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0ee      	beq.n	80025ac <HAL_RCC_OscConfig+0x368>
 80025ce:	e014      	b.n	80025fa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d0:	f7fe fffe 	bl	80015d0 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d6:	e00a      	b.n	80025ee <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025d8:	f7fe fffa 	bl	80015d0 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e0c1      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ee:	4b40      	ldr	r3, [pc, #256]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80025f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1ee      	bne.n	80025d8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025fa:	7dfb      	ldrb	r3, [r7, #23]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d105      	bne.n	800260c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002600:	4b3b      	ldr	r3, [pc, #236]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	4a3a      	ldr	r2, [pc, #232]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002606:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800260a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 80ad 	beq.w	8002770 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002616:	4b36      	ldr	r3, [pc, #216]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	2b08      	cmp	r3, #8
 8002620:	d060      	beq.n	80026e4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d145      	bne.n	80026b6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800262a:	4b33      	ldr	r3, [pc, #204]	@ (80026f8 <HAL_RCC_OscConfig+0x4b4>)
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002630:	f7fe ffce 	bl	80015d0 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002638:	f7fe ffca 	bl	80015d0 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e093      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800264a:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f0      	bne.n	8002638 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69da      	ldr	r2, [r3, #28]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002664:	019b      	lsls	r3, r3, #6
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	085b      	lsrs	r3, r3, #1
 800266e:	3b01      	subs	r3, #1
 8002670:	041b      	lsls	r3, r3, #16
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002678:	061b      	lsls	r3, r3, #24
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002680:	071b      	lsls	r3, r3, #28
 8002682:	491b      	ldr	r1, [pc, #108]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_RCC_OscConfig+0x4b4>)
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268e:	f7fe ff9f 	bl	80015d0 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002696:	f7fe ff9b 	bl	80015d0 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e064      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x452>
 80026b4:	e05c      	b.n	8002770 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <HAL_RCC_OscConfig+0x4b4>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026bc:	f7fe ff88 	bl	80015d0 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c4:	f7fe ff84 	bl	80015d0 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e04d      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_RCC_OscConfig+0x4ac>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x480>
 80026e2:	e045      	b.n	8002770 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d107      	bne.n	80026fc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e040      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40007000 	.word	0x40007000
 80026f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026fc:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <HAL_RCC_OscConfig+0x538>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d030      	beq.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d129      	bne.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002722:	429a      	cmp	r2, r3
 8002724:	d122      	bne.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800272c:	4013      	ands	r3, r2
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002734:	4293      	cmp	r3, r2
 8002736:	d119      	bne.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	085b      	lsrs	r3, r3, #1
 8002744:	3b01      	subs	r3, #1
 8002746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002748:	429a      	cmp	r2, r3
 800274a:	d10f      	bne.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002758:	429a      	cmp	r2, r3
 800275a:	d107      	bne.n	800276c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002768:	429a      	cmp	r2, r3
 800276a:	d001      	beq.n	8002770 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40023800 	.word	0x40023800

08002780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e042      	b.n	8002818 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d106      	bne.n	80027ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fe fd6c 	bl	8001284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2224      	movs	r2, #36	@ 0x24
 80027b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f973 	bl	8002ab0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695a      	ldr	r2, [r3, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2220      	movs	r2, #32
 800280c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	@ 0x28
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	4613      	mov	r3, r2
 800282e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b20      	cmp	r3, #32
 800283e:	d175      	bne.n	800292c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <HAL_UART_Transmit+0x2c>
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e06e      	b.n	800292e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2221      	movs	r2, #33	@ 0x21
 800285a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800285e:	f7fe feb7 	bl	80015d0 <HAL_GetTick>
 8002862:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	88fa      	ldrh	r2, [r7, #6]
 8002868:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	88fa      	ldrh	r2, [r7, #6]
 800286e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002878:	d108      	bne.n	800288c <HAL_UART_Transmit+0x6c>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d104      	bne.n	800288c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002882:	2300      	movs	r3, #0
 8002884:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	e003      	b.n	8002894 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002890:	2300      	movs	r3, #0
 8002892:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002894:	e02e      	b.n	80028f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2200      	movs	r2, #0
 800289e:	2180      	movs	r1, #128	@ 0x80
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 f848 	bl	8002936 <UART_WaitOnFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e03a      	b.n	800292e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10b      	bne.n	80028d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	3302      	adds	r3, #2
 80028d2:	61bb      	str	r3, [r7, #24]
 80028d4:	e007      	b.n	80028e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	781a      	ldrb	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	3301      	adds	r3, #1
 80028e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1cb      	bne.n	8002896 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2200      	movs	r2, #0
 8002906:	2140      	movs	r1, #64	@ 0x40
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 f814 	bl	8002936 <UART_WaitOnFlagUntilTimeout>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e006      	b.n	800292e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002928:	2300      	movs	r3, #0
 800292a:	e000      	b.n	800292e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800292c:	2302      	movs	r3, #2
  }
}
 800292e:	4618      	mov	r0, r3
 8002930:	3720      	adds	r7, #32
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b086      	sub	sp, #24
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	603b      	str	r3, [r7, #0]
 8002942:	4613      	mov	r3, r2
 8002944:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002946:	e03b      	b.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002948:	6a3b      	ldr	r3, [r7, #32]
 800294a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800294e:	d037      	beq.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002950:	f7fe fe3e 	bl	80015d0 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	6a3a      	ldr	r2, [r7, #32]
 800295c:	429a      	cmp	r2, r3
 800295e:	d302      	bcc.n	8002966 <UART_WaitOnFlagUntilTimeout+0x30>
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e03a      	b.n	80029e0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d023      	beq.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b80      	cmp	r3, #128	@ 0x80
 800297c:	d020      	beq.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	2b40      	cmp	r3, #64	@ 0x40
 8002982:	d01d      	beq.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0308 	and.w	r3, r3, #8
 800298e:	2b08      	cmp	r3, #8
 8002990:	d116      	bne.n	80029c0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	617b      	str	r3, [r7, #20]
 80029a6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f81d 	bl	80029e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2208      	movs	r2, #8
 80029b2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e00f      	b.n	80029e0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	4013      	ands	r3, r2
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	bf0c      	ite	eq
 80029d0:	2301      	moveq	r3, #1
 80029d2:	2300      	movne	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d0b4      	beq.n	8002948 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b095      	sub	sp, #84	@ 0x54
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	330c      	adds	r3, #12
 80029f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029fa:	e853 3f00 	ldrex	r3, [r3]
 80029fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	330c      	adds	r3, #12
 8002a0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a10:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e5      	bne.n	80029f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	3314      	adds	r3, #20
 8002a2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	e853 3f00 	ldrex	r3, [r3]
 8002a32:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f023 0301 	bic.w	r3, r3, #1
 8002a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3314      	adds	r3, #20
 8002a42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a4c:	e841 2300 	strex	r3, r2, [r1]
 8002a50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1e5      	bne.n	8002a24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d119      	bne.n	8002a94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	330c      	adds	r3, #12
 8002a66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	e853 3f00 	ldrex	r3, [r3]
 8002a6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f023 0310 	bic.w	r3, r3, #16
 8002a76:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a80:	61ba      	str	r2, [r7, #24]
 8002a82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a84:	6979      	ldr	r1, [r7, #20]
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	e841 2300 	strex	r3, r2, [r1]
 8002a8c:	613b      	str	r3, [r7, #16]
   return(result);
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e5      	bne.n	8002a60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002aa2:	bf00      	nop
 8002aa4:	3754      	adds	r7, #84	@ 0x54
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ab4:	b0c0      	sub	sp, #256	@ 0x100
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002acc:	68d9      	ldr	r1, [r3, #12]
 8002ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	ea40 0301 	orr.w	r3, r0, r1
 8002ad8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	431a      	orrs	r2, r3
 8002af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002b08:	f021 010c 	bic.w	r1, r1, #12
 8002b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b16:	430b      	orrs	r3, r1
 8002b18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2a:	6999      	ldr	r1, [r3, #24]
 8002b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	ea40 0301 	orr.w	r3, r0, r1
 8002b36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b8f      	ldr	r3, [pc, #572]	@ (8002d7c <UART_SetConfig+0x2cc>)
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d005      	beq.n	8002b50 <UART_SetConfig+0xa0>
 8002b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8002d80 <UART_SetConfig+0x2d0>)
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d104      	bne.n	8002b5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b50:	f7ff f934 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 8002b54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002b58:	e003      	b.n	8002b62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b5a:	f7ff f91b 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8002b5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b6c:	f040 810c 	bne.w	8002d88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b74:	2200      	movs	r2, #0
 8002b76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002b7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002b82:	4622      	mov	r2, r4
 8002b84:	462b      	mov	r3, r5
 8002b86:	1891      	adds	r1, r2, r2
 8002b88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b8a:	415b      	adcs	r3, r3
 8002b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b92:	4621      	mov	r1, r4
 8002b94:	eb12 0801 	adds.w	r8, r2, r1
 8002b98:	4629      	mov	r1, r5
 8002b9a:	eb43 0901 	adc.w	r9, r3, r1
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f04f 0300 	mov.w	r3, #0
 8002ba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002baa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bb2:	4690      	mov	r8, r2
 8002bb4:	4699      	mov	r9, r3
 8002bb6:	4623      	mov	r3, r4
 8002bb8:	eb18 0303 	adds.w	r3, r8, r3
 8002bbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002bc0:	462b      	mov	r3, r5
 8002bc2:	eb49 0303 	adc.w	r3, r9, r3
 8002bc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002bd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002bda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002bde:	460b      	mov	r3, r1
 8002be0:	18db      	adds	r3, r3, r3
 8002be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002be4:	4613      	mov	r3, r2
 8002be6:	eb42 0303 	adc.w	r3, r2, r3
 8002bea:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002bf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002bf4:	f7fe f848 	bl	8000c88 <__aeabi_uldivmod>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	4b61      	ldr	r3, [pc, #388]	@ (8002d84 <UART_SetConfig+0x2d4>)
 8002bfe:	fba3 2302 	umull	r2, r3, r3, r2
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	011c      	lsls	r4, r3, #4
 8002c06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c18:	4642      	mov	r2, r8
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	1891      	adds	r1, r2, r2
 8002c1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c20:	415b      	adcs	r3, r3
 8002c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c28:	4641      	mov	r1, r8
 8002c2a:	eb12 0a01 	adds.w	sl, r2, r1
 8002c2e:	4649      	mov	r1, r9
 8002c30:	eb43 0b01 	adc.w	fp, r3, r1
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c48:	4692      	mov	sl, r2
 8002c4a:	469b      	mov	fp, r3
 8002c4c:	4643      	mov	r3, r8
 8002c4e:	eb1a 0303 	adds.w	r3, sl, r3
 8002c52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c56:	464b      	mov	r3, r9
 8002c58:	eb4b 0303 	adc.w	r3, fp, r3
 8002c5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002c70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002c74:	460b      	mov	r3, r1
 8002c76:	18db      	adds	r3, r3, r3
 8002c78:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	eb42 0303 	adc.w	r3, r2, r3
 8002c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002c8a:	f7fd fffd 	bl	8000c88 <__aeabi_uldivmod>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4611      	mov	r1, r2
 8002c94:	4b3b      	ldr	r3, [pc, #236]	@ (8002d84 <UART_SetConfig+0x2d4>)
 8002c96:	fba3 2301 	umull	r2, r3, r3, r1
 8002c9a:	095b      	lsrs	r3, r3, #5
 8002c9c:	2264      	movs	r2, #100	@ 0x64
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ca2:	1acb      	subs	r3, r1, r3
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002caa:	4b36      	ldr	r3, [pc, #216]	@ (8002d84 <UART_SetConfig+0x2d4>)
 8002cac:	fba3 2302 	umull	r2, r3, r3, r2
 8002cb0:	095b      	lsrs	r3, r3, #5
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002cb8:	441c      	add	r4, r3
 8002cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002cc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ccc:	4642      	mov	r2, r8
 8002cce:	464b      	mov	r3, r9
 8002cd0:	1891      	adds	r1, r2, r2
 8002cd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002cd4:	415b      	adcs	r3, r3
 8002cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002cdc:	4641      	mov	r1, r8
 8002cde:	1851      	adds	r1, r2, r1
 8002ce0:	6339      	str	r1, [r7, #48]	@ 0x30
 8002ce2:	4649      	mov	r1, r9
 8002ce4:	414b      	adcs	r3, r1
 8002ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002cf4:	4659      	mov	r1, fp
 8002cf6:	00cb      	lsls	r3, r1, #3
 8002cf8:	4651      	mov	r1, sl
 8002cfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cfe:	4651      	mov	r1, sl
 8002d00:	00ca      	lsls	r2, r1, #3
 8002d02:	4610      	mov	r0, r2
 8002d04:	4619      	mov	r1, r3
 8002d06:	4603      	mov	r3, r0
 8002d08:	4642      	mov	r2, r8
 8002d0a:	189b      	adds	r3, r3, r2
 8002d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d10:	464b      	mov	r3, r9
 8002d12:	460a      	mov	r2, r1
 8002d14:	eb42 0303 	adc.w	r3, r2, r3
 8002d18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d30:	460b      	mov	r3, r1
 8002d32:	18db      	adds	r3, r3, r3
 8002d34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d36:	4613      	mov	r3, r2
 8002d38:	eb42 0303 	adc.w	r3, r2, r3
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002d46:	f7fd ff9f 	bl	8000c88 <__aeabi_uldivmod>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d84 <UART_SetConfig+0x2d4>)
 8002d50:	fba3 1302 	umull	r1, r3, r3, r2
 8002d54:	095b      	lsrs	r3, r3, #5
 8002d56:	2164      	movs	r1, #100	@ 0x64
 8002d58:	fb01 f303 	mul.w	r3, r1, r3
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	3332      	adds	r3, #50	@ 0x32
 8002d62:	4a08      	ldr	r2, [pc, #32]	@ (8002d84 <UART_SetConfig+0x2d4>)
 8002d64:	fba2 2303 	umull	r2, r3, r2, r3
 8002d68:	095b      	lsrs	r3, r3, #5
 8002d6a:	f003 0207 	and.w	r2, r3, #7
 8002d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4422      	add	r2, r4
 8002d76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d78:	e106      	b.n	8002f88 <UART_SetConfig+0x4d8>
 8002d7a:	bf00      	nop
 8002d7c:	40011000 	.word	0x40011000
 8002d80:	40011400 	.word	0x40011400
 8002d84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002d96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d9a:	4642      	mov	r2, r8
 8002d9c:	464b      	mov	r3, r9
 8002d9e:	1891      	adds	r1, r2, r2
 8002da0:	6239      	str	r1, [r7, #32]
 8002da2:	415b      	adcs	r3, r3
 8002da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002da6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002daa:	4641      	mov	r1, r8
 8002dac:	1854      	adds	r4, r2, r1
 8002dae:	4649      	mov	r1, r9
 8002db0:	eb43 0501 	adc.w	r5, r3, r1
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	00eb      	lsls	r3, r5, #3
 8002dbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dc2:	00e2      	lsls	r2, r4, #3
 8002dc4:	4614      	mov	r4, r2
 8002dc6:	461d      	mov	r5, r3
 8002dc8:	4643      	mov	r3, r8
 8002dca:	18e3      	adds	r3, r4, r3
 8002dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002dd0:	464b      	mov	r3, r9
 8002dd2:	eb45 0303 	adc.w	r3, r5, r3
 8002dd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002de6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	f04f 0300 	mov.w	r3, #0
 8002df2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002df6:	4629      	mov	r1, r5
 8002df8:	008b      	lsls	r3, r1, #2
 8002dfa:	4621      	mov	r1, r4
 8002dfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e00:	4621      	mov	r1, r4
 8002e02:	008a      	lsls	r2, r1, #2
 8002e04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002e08:	f7fd ff3e 	bl	8000c88 <__aeabi_uldivmod>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	460b      	mov	r3, r1
 8002e10:	4b60      	ldr	r3, [pc, #384]	@ (8002f94 <UART_SetConfig+0x4e4>)
 8002e12:	fba3 2302 	umull	r2, r3, r3, r2
 8002e16:	095b      	lsrs	r3, r3, #5
 8002e18:	011c      	lsls	r4, r3, #4
 8002e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002e2c:	4642      	mov	r2, r8
 8002e2e:	464b      	mov	r3, r9
 8002e30:	1891      	adds	r1, r2, r2
 8002e32:	61b9      	str	r1, [r7, #24]
 8002e34:	415b      	adcs	r3, r3
 8002e36:	61fb      	str	r3, [r7, #28]
 8002e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e3c:	4641      	mov	r1, r8
 8002e3e:	1851      	adds	r1, r2, r1
 8002e40:	6139      	str	r1, [r7, #16]
 8002e42:	4649      	mov	r1, r9
 8002e44:	414b      	adcs	r3, r1
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e54:	4659      	mov	r1, fp
 8002e56:	00cb      	lsls	r3, r1, #3
 8002e58:	4651      	mov	r1, sl
 8002e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e5e:	4651      	mov	r1, sl
 8002e60:	00ca      	lsls	r2, r1, #3
 8002e62:	4610      	mov	r0, r2
 8002e64:	4619      	mov	r1, r3
 8002e66:	4603      	mov	r3, r0
 8002e68:	4642      	mov	r2, r8
 8002e6a:	189b      	adds	r3, r3, r2
 8002e6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e70:	464b      	mov	r3, r9
 8002e72:	460a      	mov	r2, r1
 8002e74:	eb42 0303 	adc.w	r3, r2, r3
 8002e78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	f04f 0300 	mov.w	r3, #0
 8002e90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002e94:	4649      	mov	r1, r9
 8002e96:	008b      	lsls	r3, r1, #2
 8002e98:	4641      	mov	r1, r8
 8002e9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e9e:	4641      	mov	r1, r8
 8002ea0:	008a      	lsls	r2, r1, #2
 8002ea2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002ea6:	f7fd feef 	bl	8000c88 <__aeabi_uldivmod>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4611      	mov	r1, r2
 8002eb0:	4b38      	ldr	r3, [pc, #224]	@ (8002f94 <UART_SetConfig+0x4e4>)
 8002eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8002eb6:	095b      	lsrs	r3, r3, #5
 8002eb8:	2264      	movs	r2, #100	@ 0x64
 8002eba:	fb02 f303 	mul.w	r3, r2, r3
 8002ebe:	1acb      	subs	r3, r1, r3
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	3332      	adds	r3, #50	@ 0x32
 8002ec4:	4a33      	ldr	r2, [pc, #204]	@ (8002f94 <UART_SetConfig+0x4e4>)
 8002ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ed0:	441c      	add	r4, r3
 8002ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	673b      	str	r3, [r7, #112]	@ 0x70
 8002eda:	677a      	str	r2, [r7, #116]	@ 0x74
 8002edc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ee0:	4642      	mov	r2, r8
 8002ee2:	464b      	mov	r3, r9
 8002ee4:	1891      	adds	r1, r2, r2
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	415b      	adcs	r3, r3
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ef0:	4641      	mov	r1, r8
 8002ef2:	1851      	adds	r1, r2, r1
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	4649      	mov	r1, r9
 8002ef8:	414b      	adcs	r3, r1
 8002efa:	607b      	str	r3, [r7, #4]
 8002efc:	f04f 0200 	mov.w	r2, #0
 8002f00:	f04f 0300 	mov.w	r3, #0
 8002f04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f08:	4659      	mov	r1, fp
 8002f0a:	00cb      	lsls	r3, r1, #3
 8002f0c:	4651      	mov	r1, sl
 8002f0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f12:	4651      	mov	r1, sl
 8002f14:	00ca      	lsls	r2, r1, #3
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	4642      	mov	r2, r8
 8002f1e:	189b      	adds	r3, r3, r2
 8002f20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f22:	464b      	mov	r3, r9
 8002f24:	460a      	mov	r2, r1
 8002f26:	eb42 0303 	adc.w	r3, r2, r3
 8002f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f36:	667a      	str	r2, [r7, #100]	@ 0x64
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	f04f 0300 	mov.w	r3, #0
 8002f40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002f44:	4649      	mov	r1, r9
 8002f46:	008b      	lsls	r3, r1, #2
 8002f48:	4641      	mov	r1, r8
 8002f4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f4e:	4641      	mov	r1, r8
 8002f50:	008a      	lsls	r2, r1, #2
 8002f52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002f56:	f7fd fe97 	bl	8000c88 <__aeabi_uldivmod>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f94 <UART_SetConfig+0x4e4>)
 8002f60:	fba3 1302 	umull	r1, r3, r3, r2
 8002f64:	095b      	lsrs	r3, r3, #5
 8002f66:	2164      	movs	r1, #100	@ 0x64
 8002f68:	fb01 f303 	mul.w	r3, r1, r3
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	3332      	adds	r3, #50	@ 0x32
 8002f72:	4a08      	ldr	r2, [pc, #32]	@ (8002f94 <UART_SetConfig+0x4e4>)
 8002f74:	fba2 2303 	umull	r2, r3, r2, r3
 8002f78:	095b      	lsrs	r3, r3, #5
 8002f7a:	f003 020f 	and.w	r2, r3, #15
 8002f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4422      	add	r2, r4
 8002f86:	609a      	str	r2, [r3, #8]
}
 8002f88:	bf00      	nop
 8002f8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f94:	51eb851f 	.word	0x51eb851f

08002f98 <ai_log_err>:
extern UART_HandleTypeDef huart2;  // Usa huart2

int angle=0;

static void ai_log_err(const ai_error err, const char *fct)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b09e      	sub	sp, #120	@ 0x78
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  char buf[100];
  int buf_len = sprintf(buf, "Error (%s) - type=0x%02x code=0x%02x\r\n", fct, err.type, err.code);
 8002fa2:	793b      	ldrb	r3, [r7, #4]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002fac:	f107 0008 	add.w	r0, r7, #8
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	4908      	ldr	r1, [pc, #32]	@ (8002fd8 <ai_log_err+0x40>)
 8002fb8:	f002 fdcc 	bl	8005b54 <siprintf>
 8002fbc:	66f8      	str	r0, [r7, #108]	@ 0x6c
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);  // Usa huart2 per la trasmissione
 8002fbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	f107 0108 	add.w	r1, r7, #8
 8002fc6:	2364      	movs	r3, #100	@ 0x64
 8002fc8:	4804      	ldr	r0, [pc, #16]	@ (8002fdc <ai_log_err+0x44>)
 8002fca:	f7ff fc29 	bl	8002820 <HAL_UART_Transmit>
}
 8002fce:	bf00      	nop
 8002fd0:	3770      	adds	r7, #112	@ 0x70
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	08007c9c 	.word	0x08007c9c
 8002fdc:	2000089c 	.word	0x2000089c

08002fe0 <ai_boostrap>:

static int ai_boostrap(ai_handle *act_addr)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  ai_error err;

  err = ai_sine_model_create_and_init(&sine_model, act_addr, NULL);
 8002fe8:	2200      	movs	r2, #0
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	4828      	ldr	r0, [pc, #160]	@ (8003090 <ai_boostrap+0xb0>)
 8002fee:	f000 fa3f 	bl	8003470 <ai_sine_model_create_and_init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8002ff6:	7b3b      	ldrb	r3, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d006      	beq.n	800300a <ai_boostrap+0x2a>
    ai_log_err(err, "ai_sine_model_create_and_init");
 8002ffc:	4925      	ldr	r1, [pc, #148]	@ (8003094 <ai_boostrap+0xb4>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f7ff ffca 	bl	8002f98 <ai_log_err>
    return -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003008:	e03e      	b.n	8003088 <ai_boostrap+0xa8>
  }

  ai_input = ai_sine_model_inputs_get(sine_model, NULL);
 800300a:	4b21      	ldr	r3, [pc, #132]	@ (8003090 <ai_boostrap+0xb0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2100      	movs	r1, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f000 faab 	bl	800356c <ai_sine_model_inputs_get>
 8003016:	4603      	mov	r3, r0
 8003018:	4a1f      	ldr	r2, [pc, #124]	@ (8003098 <ai_boostrap+0xb8>)
 800301a:	6013      	str	r3, [r2, #0]
  ai_output = ai_sine_model_outputs_get(sine_model, NULL);
 800301c:	4b1c      	ldr	r3, [pc, #112]	@ (8003090 <ai_boostrap+0xb0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2100      	movs	r1, #0
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fabc 	bl	80035a0 <ai_sine_model_outputs_get>
 8003028:	4603      	mov	r3, r0
 800302a:	4a1c      	ldr	r2, [pc, #112]	@ (800309c <ai_boostrap+0xbc>)
 800302c:	6013      	str	r3, [r2, #0]

  for (int idx = 0; idx < AI_SINE_MODEL_IN_NUM; idx++) {
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	e00f      	b.n	8003054 <ai_boostrap+0x74>
    ai_input[idx].data = data_ins[idx];
 8003034:	4b18      	ldr	r3, [pc, #96]	@ (8003098 <ai_boostrap+0xb8>)
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	4613      	mov	r3, r2
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	4916      	ldr	r1, [pc, #88]	@ (80030a0 <ai_boostrap+0xc0>)
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800304c:	605a      	str	r2, [r3, #4]
  for (int idx = 0; idx < AI_SINE_MODEL_IN_NUM; idx++) {
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	3301      	adds	r3, #1
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2b00      	cmp	r3, #0
 8003058:	ddec      	ble.n	8003034 <ai_boostrap+0x54>
  }

  for (int idx = 0; idx < AI_SINE_MODEL_OUT_NUM; idx++) {
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	e00f      	b.n	8003080 <ai_boostrap+0xa0>
    ai_output[idx].data = data_outs[idx];
 8003060:	4b0e      	ldr	r3, [pc, #56]	@ (800309c <ai_boostrap+0xbc>)
 8003062:	6819      	ldr	r1, [r3, #0]
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4613      	mov	r3, r2
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	490c      	ldr	r1, [pc, #48]	@ (80030a4 <ai_boostrap+0xc4>)
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003078:	605a      	str	r2, [r3, #4]
  for (int idx = 0; idx < AI_SINE_MODEL_OUT_NUM; idx++) {
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	3301      	adds	r3, #1
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	2b00      	cmp	r3, #0
 8003084:	ddec      	ble.n	8003060 <ai_boostrap+0x80>
  }

  return 0;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200009c0 	.word	0x200009c0
 8003094:	08007cc4 	.word	0x08007cc4
 8003098:	200009c4 	.word	0x200009c4
 800309c:	200009c8 	.word	0x200009c8
 80030a0:	2000000c 	.word	0x2000000c
 80030a4:	20000010 	.word	0x20000010

080030a8 <ai_run>:

static int ai_run(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
  ai_i32 batch;
  batch = ai_sine_model_run(sine_model, ai_input, ai_output);
 80030ae:	4b0f      	ldr	r3, [pc, #60]	@ (80030ec <ai_run+0x44>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a0f      	ldr	r2, [pc, #60]	@ (80030f0 <ai_run+0x48>)
 80030b4:	6811      	ldr	r1, [r2, #0]
 80030b6:	4a0f      	ldr	r2, [pc, #60]	@ (80030f4 <ai_run+0x4c>)
 80030b8:	6812      	ldr	r2, [r2, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fac6 	bl	800364c <ai_sine_model_run>
 80030c0:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d00c      	beq.n	80030e2 <ai_run+0x3a>
    ai_log_err(ai_sine_model_get_error(sine_model), "ai_sine_model_run");
 80030c8:	4b08      	ldr	r3, [pc, #32]	@ (80030ec <ai_run+0x44>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 f9ad 	bl	800342c <ai_sine_model_get_error>
 80030d2:	4603      	mov	r3, r0
 80030d4:	4908      	ldr	r1, [pc, #32]	@ (80030f8 <ai_run+0x50>)
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff ff5e 	bl	8002f98 <ai_log_err>
    return -1;
 80030dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030e0:	e000      	b.n	80030e4 <ai_run+0x3c>
  }
  return 0;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	200009c0 	.word	0x200009c0
 80030f0:	200009c4 	.word	0x200009c4
 80030f4:	200009c8 	.word	0x200009c8
 80030f8:	08007ce4 	.word	0x08007ce4
 80030fc:	00000000 	.word	0x00000000

08003100 <acquire_and_process_data>:

int acquire_and_process_data(ai_i8* data[])
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  float radians = angle * (M_PI / 180.0);
 8003108:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <acquire_and_process_data+0x68>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd fa29 	bl	8000564 <__aeabi_i2d>
 8003112:	a313      	add	r3, pc, #76	@ (adr r3, 8003160 <acquire_and_process_data+0x60>)
 8003114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003118:	f7fd fa8e 	bl	8000638 <__aeabi_dmul>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4610      	mov	r0, r2
 8003122:	4619      	mov	r1, r3
 8003124:	f7fd fd60 	bl	8000be8 <__aeabi_d2f>
 8003128:	4603      	mov	r3, r0
 800312a:	60fb      	str	r3, [r7, #12]
  ((ai_float*)data[0])[0] = radians;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	601a      	str	r2, [r3, #0]

  angle = (angle + 1) % 360;
 8003134:	4b0c      	ldr	r3, [pc, #48]	@ (8003168 <acquire_and_process_data+0x68>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3301      	adds	r3, #1
 800313a:	4a0c      	ldr	r2, [pc, #48]	@ (800316c <acquire_and_process_data+0x6c>)
 800313c:	fb82 1203 	smull	r1, r2, r2, r3
 8003140:	441a      	add	r2, r3
 8003142:	1211      	asrs	r1, r2, #8
 8003144:	17da      	asrs	r2, r3, #31
 8003146:	1a8a      	subs	r2, r1, r2
 8003148:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800314c:	fb01 f202 	mul.w	r2, r1, r2
 8003150:	1a9a      	subs	r2, r3, r2
 8003152:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <acquire_and_process_data+0x68>)
 8003154:	601a      	str	r2, [r3, #0]
  return 0;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	a2529d39 	.word	0xa2529d39
 8003164:	3f91df46 	.word	0x3f91df46
 8003168:	200009cc 	.word	0x200009cc
 800316c:	b60b60b7 	.word	0xb60b60b7

08003170 <post_process>:

int post_process(ai_i8* data[])
{
 8003170:	b590      	push	{r4, r7, lr}
 8003172:	b095      	sub	sp, #84	@ 0x54
 8003174:	af02      	add	r7, sp, #8
 8003176:	6078      	str	r0, [r7, #4]
  float y_val = ((ai_float*)data[0])[0];
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	647b      	str	r3, [r7, #68]	@ 0x44
  char buf[50];
  int buf_len = sprintf(buf, "Seno(%d gradi) = %f\r\n", angle, y_val);
 8003180:	4b0e      	ldr	r3, [pc, #56]	@ (80031bc <post_process+0x4c>)
 8003182:	681c      	ldr	r4, [r3, #0]
 8003184:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003186:	f7fd f9ff 	bl	8000588 <__aeabi_f2d>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	f107 000c 	add.w	r0, r7, #12
 8003192:	e9cd 2300 	strd	r2, r3, [sp]
 8003196:	4622      	mov	r2, r4
 8003198:	4909      	ldr	r1, [pc, #36]	@ (80031c0 <post_process+0x50>)
 800319a:	f002 fcdb 	bl	8005b54 <siprintf>
 800319e:	6438      	str	r0, [r7, #64]	@ 0x40
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);  // Usa huart2
 80031a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	f107 010c 	add.w	r1, r7, #12
 80031a8:	2364      	movs	r3, #100	@ 0x64
 80031aa:	4806      	ldr	r0, [pc, #24]	@ (80031c4 <post_process+0x54>)
 80031ac:	f7ff fb38 	bl	8002820 <HAL_UART_Transmit>
  return 0;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	374c      	adds	r7, #76	@ 0x4c
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd90      	pop	{r4, r7, pc}
 80031ba:	bf00      	nop
 80031bc:	200009cc 	.word	0x200009cc
 80031c0:	08007cf8 	.word	0x08007cf8
 80031c4:	2000089c 	.word	0x2000089c

080031c8 <MX_X_CUBE_AI_Init>:

void MX_X_CUBE_AI_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  printf("AI Model Initialization\r\n");
 80031cc:	4803      	ldr	r0, [pc, #12]	@ (80031dc <MX_X_CUBE_AI_Init+0x14>)
 80031ce:	f002 fcb9 	bl	8005b44 <puts>
  ai_boostrap(data_activations0);
 80031d2:	4803      	ldr	r0, [pc, #12]	@ (80031e0 <MX_X_CUBE_AI_Init+0x18>)
 80031d4:	f7ff ff04 	bl	8002fe0 <ai_boostrap>
}
 80031d8:	bf00      	nop
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	08007d10 	.word	0x08007d10
 80031e0:	20000014 	.word	0x20000014

080031e4 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
  int res = -1;
 80031ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031ee:	607b      	str	r3, [r7, #4]

  if (sine_model) {
 80031f0:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <MX_X_CUBE_AI_Process+0x60>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d013      	beq.n	8003220 <MX_X_CUBE_AI_Process+0x3c>
    do {
      res = acquire_and_process_data(data_ins);  // Prepara i dati di input
 80031f8:	4813      	ldr	r0, [pc, #76]	@ (8003248 <MX_X_CUBE_AI_Process+0x64>)
 80031fa:	f7ff ff81 	bl	8003100 <acquire_and_process_data>
 80031fe:	6078      	str	r0, [r7, #4]
      if (res == 0)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <MX_X_CUBE_AI_Process+0x28>
        res = ai_run();  // Esegue l'inferenza
 8003206:	f7ff ff4f 	bl	80030a8 <ai_run>
 800320a:	6078      	str	r0, [r7, #4]
      if (res == 0)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d103      	bne.n	800321a <MX_X_CUBE_AI_Process+0x36>
        res = post_process(data_outs);  // Elabora i risultati
 8003212:	480e      	ldr	r0, [pc, #56]	@ (800324c <MX_X_CUBE_AI_Process+0x68>)
 8003214:	f7ff ffac 	bl	8003170 <post_process>
 8003218:	6078      	str	r0, [r7, #4]
    } while (res == 0);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0eb      	beq.n	80031f8 <MX_X_CUBE_AI_Process+0x14>
  }

  if (res) {
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8003226:	2311      	movs	r3, #17
 8003228:	703b      	strb	r3, [r7, #0]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2210      	movs	r2, #16
 800322e:	f362 231f 	bfi	r3, r2, #8, #24
 8003232:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8003234:	4906      	ldr	r1, [pc, #24]	@ (8003250 <MX_X_CUBE_AI_Process+0x6c>)
 8003236:	6838      	ldr	r0, [r7, #0]
 8003238:	f7ff feae 	bl	8002f98 <ai_log_err>
  }
}
 800323c:	bf00      	nop
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	200009c0 	.word	0x200009c0
 8003248:	2000000c 	.word	0x2000000c
 800324c:	20000010 	.word	0x20000010
 8003250:	08007d2c 	.word	0x08007d2c

08003254 <sine_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sine_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_sine_model_activations_map, 1, params)) {
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	2101      	movs	r1, #1
 8003262:	4825      	ldr	r0, [pc, #148]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 8003264:	f000 facc 	bl	8003800 <ai_platform_get_activations_map>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d039      	beq.n	80032e2 <sine_model_configure_activations+0x8e>
    /* Updating activations (byte) offsets */
    
    serving_default_dense_input0_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 60);
 800326e:	4b22      	ldr	r3, [pc, #136]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	333c      	adds	r3, #60	@ 0x3c
 8003274:	4a21      	ldr	r2, [pc, #132]	@ (80032fc <sine_model_configure_activations+0xa8>)
 8003276:	6093      	str	r3, [r2, #8]
    serving_default_dense_input0_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 60);
 8003278:	4b1f      	ldr	r3, [pc, #124]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	333c      	adds	r3, #60	@ 0x3c
 800327e:	4a1f      	ldr	r2, [pc, #124]	@ (80032fc <sine_model_configure_activations+0xa8>)
 8003280:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 8003282:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	3340      	adds	r3, #64	@ 0x40
 8003288:	4a1d      	ldr	r2, [pc, #116]	@ (8003300 <sine_model_configure_activations+0xac>)
 800328a:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 800328c:	4b1a      	ldr	r3, [pc, #104]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	3340      	adds	r3, #64	@ 0x40
 8003292:	4a1b      	ldr	r2, [pc, #108]	@ (8003300 <sine_model_configure_activations+0xac>)
 8003294:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 8003296:	4b18      	ldr	r3, [pc, #96]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	3340      	adds	r3, #64	@ 0x40
 800329c:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <sine_model_configure_activations+0xb0>)
 800329e:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 80032a0:	4b15      	ldr	r3, [pc, #84]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	3340      	adds	r3, #64	@ 0x40
 80032a6:	4a17      	ldr	r2, [pc, #92]	@ (8003304 <sine_model_configure_activations+0xb0>)
 80032a8:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 0);
 80032aa:	4b13      	ldr	r3, [pc, #76]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a16      	ldr	r2, [pc, #88]	@ (8003308 <sine_model_configure_activations+0xb4>)
 80032b0:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 0);
 80032b2:	4b11      	ldr	r3, [pc, #68]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a14      	ldr	r2, [pc, #80]	@ (8003308 <sine_model_configure_activations+0xb4>)
 80032b8:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 80032ba:	4b0f      	ldr	r3, [pc, #60]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3340      	adds	r3, #64	@ 0x40
 80032c0:	4a12      	ldr	r2, [pc, #72]	@ (800330c <sine_model_configure_activations+0xb8>)
 80032c2:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	3340      	adds	r3, #64	@ 0x40
 80032ca:	4a10      	ldr	r2, [pc, #64]	@ (800330c <sine_model_configure_activations+0xb8>)
 80032cc:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 0);
 80032ce:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a0f      	ldr	r2, [pc, #60]	@ (8003310 <sine_model_configure_activations+0xbc>)
 80032d4:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 0);
 80032d6:	4b08      	ldr	r3, [pc, #32]	@ (80032f8 <sine_model_configure_activations+0xa4>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <sine_model_configure_activations+0xbc>)
 80032dc:	60d3      	str	r3, [r2, #12]
    return true;
 80032de:	2301      	movs	r3, #1
 80032e0:	e005      	b.n	80032ee <sine_model_configure_activations+0x9a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80032e2:	2213      	movs	r2, #19
 80032e4:	2130      	movs	r1, #48	@ 0x30
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 fb0c 	bl	8003904 <ai_platform_network_set_error>
  return false;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	200009d0 	.word	0x200009d0
 80032fc:	20000018 	.word	0x20000018
 8003300:	20000028 	.word	0x20000028
 8003304:	20000038 	.word	0x20000038
 8003308:	20000048 	.word	0x20000048
 800330c:	20000058 	.word	0x20000058
 8003310:	20000068 	.word	0x20000068

08003314 <sine_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sine_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_sine_model_weights_map, 1, params)) {
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	483b      	ldr	r0, [pc, #236]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003324:	f000 fa18 	bl	8003758 <ai_platform_get_weights_map>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d065      	beq.n	80033fa <sine_model_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800332e:	4b39      	ldr	r3, [pc, #228]	@ (8003414 <sine_model_configure_weights+0x100>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003336:	4a37      	ldr	r2, [pc, #220]	@ (8003414 <sine_model_configure_weights+0x100>)
 8003338:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 0);
 800333a:	4b35      	ldr	r3, [pc, #212]	@ (8003410 <sine_model_configure_weights+0xfc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a35      	ldr	r2, [pc, #212]	@ (8003414 <sine_model_configure_weights+0x100>)
 8003340:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 0);
 8003342:	4b33      	ldr	r3, [pc, #204]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a33      	ldr	r2, [pc, #204]	@ (8003414 <sine_model_configure_weights+0x100>)
 8003348:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800334a:	4b33      	ldr	r3, [pc, #204]	@ (8003418 <sine_model_configure_weights+0x104>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003352:	4a31      	ldr	r2, [pc, #196]	@ (8003418 <sine_model_configure_weights+0x104>)
 8003354:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 64);
 8003356:	4b2e      	ldr	r3, [pc, #184]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3340      	adds	r3, #64	@ 0x40
 800335c:	4a2e      	ldr	r2, [pc, #184]	@ (8003418 <sine_model_configure_weights+0x104>)
 800335e:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 64);
 8003360:	4b2b      	ldr	r3, [pc, #172]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	3340      	adds	r3, #64	@ 0x40
 8003366:	4a2c      	ldr	r2, [pc, #176]	@ (8003418 <sine_model_configure_weights+0x104>)
 8003368:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800336a:	4b2c      	ldr	r3, [pc, #176]	@ (800341c <sine_model_configure_weights+0x108>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003372:	4a2a      	ldr	r2, [pc, #168]	@ (800341c <sine_model_configure_weights+0x108>)
 8003374:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 128);
 8003376:	4b26      	ldr	r3, [pc, #152]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3380      	adds	r3, #128	@ 0x80
 800337c:	4a27      	ldr	r2, [pc, #156]	@ (800341c <sine_model_configure_weights+0x108>)
 800337e:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 128);
 8003380:	4b23      	ldr	r3, [pc, #140]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	3380      	adds	r3, #128	@ 0x80
 8003386:	4a25      	ldr	r2, [pc, #148]	@ (800341c <sine_model_configure_weights+0x108>)
 8003388:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800338a:	4b25      	ldr	r3, [pc, #148]	@ (8003420 <sine_model_configure_weights+0x10c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003392:	4a23      	ldr	r2, [pc, #140]	@ (8003420 <sine_model_configure_weights+0x10c>)
 8003394:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 1152);
 8003396:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <sine_model_configure_weights+0xfc>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 800339e:	4a20      	ldr	r2, [pc, #128]	@ (8003420 <sine_model_configure_weights+0x10c>)
 80033a0:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1152);
 80033a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003410 <sine_model_configure_weights+0xfc>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 80033aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003420 <sine_model_configure_weights+0x10c>)
 80033ac:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80033ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003424 <sine_model_configure_weights+0x110>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80033b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003424 <sine_model_configure_weights+0x110>)
 80033b8:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 1216);
 80033ba:	4b15      	ldr	r3, [pc, #84]	@ (8003410 <sine_model_configure_weights+0xfc>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 80033c2:	4a18      	ldr	r2, [pc, #96]	@ (8003424 <sine_model_configure_weights+0x110>)
 80033c4:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1216);
 80033c6:	4b12      	ldr	r3, [pc, #72]	@ (8003410 <sine_model_configure_weights+0xfc>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 80033ce:	4a15      	ldr	r2, [pc, #84]	@ (8003424 <sine_model_configure_weights+0x110>)
 80033d0:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 80033d2:	4b15      	ldr	r3, [pc, #84]	@ (8003428 <sine_model_configure_weights+0x114>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80033da:	4a13      	ldr	r2, [pc, #76]	@ (8003428 <sine_model_configure_weights+0x114>)
 80033dc:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 1280);
 80033de:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <sine_model_configure_weights+0xfc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e6:	4a10      	ldr	r2, [pc, #64]	@ (8003428 <sine_model_configure_weights+0x114>)
 80033e8:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1280);
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <sine_model_configure_weights+0xfc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033f2:	4a0d      	ldr	r2, [pc, #52]	@ (8003428 <sine_model_configure_weights+0x114>)
 80033f4:	60d3      	str	r3, [r2, #12]
    return true;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e005      	b.n	8003406 <sine_model_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80033fa:	2212      	movs	r2, #18
 80033fc:	2130      	movs	r1, #48	@ 0x30
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fa80 	bl	8003904 <ai_platform_network_set_error>
  return false;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	200009d4 	.word	0x200009d4
 8003414:	20000078 	.word	0x20000078
 8003418:	20000088 	.word	0x20000088
 800341c:	20000098 	.word	0x20000098
 8003420:	200000a8 	.word	0x200000a8
 8003424:	200000b8 	.word	0x200000b8
 8003428:	200000c8 	.word	0x200000c8

0800342c <ai_sine_model_get_error>:
}


AI_API_ENTRY
ai_error ai_sine_model_get_error(ai_handle network)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 fa59 	bl	80038ec <ai_platform_network_get_error>
 800343a:	4603      	mov	r3, r0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <ai_sine_model_create>:


AI_API_ENTRY
ai_error ai_sine_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af02      	add	r7, sp, #8
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800344e:	2300      	movs	r3, #0
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	2305      	movs	r3, #5
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	2301      	movs	r3, #1
 8003458:	4a04      	ldr	r2, [pc, #16]	@ (800346c <ai_sine_model_create+0x28>)
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fb41 	bl	8003ae4 <ai_platform_network_create>
 8003462:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	200005fc 	.word	0x200005fc

08003470 <ai_sine_model_create_and_init>:


AI_API_ENTRY
ai_error ai_sine_model_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b094      	sub	sp, #80	@ 0x50
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_sine_model_create(network, AI_SINE_MODEL_DATA_CONFIG);
 800347c:	2100      	movs	r1, #0
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f7ff ffe0 	bl	8003444 <ai_sine_model_create>
 8003484:	4603      	mov	r3, r0
 8003486:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8003488:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <ai_sine_model_create_and_init+0x24>
    return err;
 8003490:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003492:	e067      	b.n	8003564 <ai_sine_model_create_and_init+0xf4>
  }
  
  if (ai_sine_model_data_params_get(&params) != true) {
 8003494:	f107 0310 	add.w	r3, r7, #16
 8003498:	4618      	mov	r0, r3
 800349a:	f000 f8e7 	bl	800366c <ai_sine_model_data_params_get>
 800349e:	4603      	mov	r3, r0
 80034a0:	f083 0301 	eor.w	r3, r3, #1
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d008      	beq.n	80034bc <ai_sine_model_create_and_init+0x4c>
    err = ai_sine_model_get_error(*network);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff ffbc 	bl	800342c <ai_sine_model_get_error>
 80034b4:	4603      	mov	r3, r0
 80034b6:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 80034b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034ba:	e053      	b.n	8003564 <ai_sine_model_create_and_init+0xf4>
  }
#if defined(AI_SINE_MODEL_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80034bc:	2300      	movs	r3, #0
 80034be:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80034c2:	e012      	b.n	80034ea <ai_sine_model_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80034c4:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 80034c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	4413      	add	r3, r2
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	f107 0310 	add.w	r3, r7, #16
 80034d8:	330c      	adds	r3, #12
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f92c 	bl	8003738 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80034e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80034e4:	3301      	adds	r3, #1
 80034e6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d004      	beq.n	80034fa <ai_sine_model_create_and_init+0x8a>
 80034f0:	8bfb      	ldrh	r3, [r7, #30]
 80034f2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d3e4      	bcc.n	80034c4 <ai_sine_model_create_and_init+0x54>
  }
#endif
#if defined(AI_SINE_MODEL_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8003500:	e012      	b.n	8003528 <ai_sine_model_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8003502:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8003506:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4413      	add	r3, r2
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	f107 0310 	add.w	r3, r7, #16
 8003516:	3304      	adds	r3, #4
 8003518:	4618      	mov	r0, r3
 800351a:	f000 f90d 	bl	8003738 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800351e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003522:	3301      	adds	r3, #1
 8003524:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d004      	beq.n	8003538 <ai_sine_model_create_and_init+0xc8>
 800352e:	8afb      	ldrh	r3, [r7, #22]
 8003530:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003534:	429a      	cmp	r2, r3
 8003536:	d3e4      	bcc.n	8003502 <ai_sine_model_create_and_init+0x92>
  }
#endif
  if (ai_sine_model_init(*network, &params) != true) {
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f107 0210 	add.w	r2, r7, #16
 8003540:	4611      	mov	r1, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f000 f846 	bl	80035d4 <ai_sine_model_init>
 8003548:	4603      	mov	r3, r0
 800354a:	f083 0301 	eor.w	r3, r3, #1
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d006      	beq.n	8003562 <ai_sine_model_create_and_init+0xf2>
    err = ai_sine_model_get_error(*network);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff ff67 	bl	800342c <ai_sine_model_get_error>
 800355e:	4603      	mov	r3, r0
 8003560:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 8003562:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003564:	4618      	mov	r0, r3
 8003566:	3750      	adds	r7, #80	@ 0x50
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <ai_sine_model_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_sine_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d104      	bne.n	8003586 <ai_sine_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800357c:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <ai_sine_model_inputs_get+0x2c>)
 800357e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a06      	ldr	r2, [pc, #24]	@ (800359c <ai_sine_model_inputs_get+0x30>)
 8003584:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003586:	6839      	ldr	r1, [r7, #0]
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f9c1 	bl	8003910 <ai_platform_inputs_get>
 800358e:	4603      	mov	r3, r0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	200005fc 	.word	0x200005fc
 800359c:	a1c00100 	.word	0xa1c00100

080035a0 <ai_sine_model_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_sine_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d104      	bne.n	80035ba <ai_sine_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <ai_sine_model_outputs_get+0x2c>)
 80035b2:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a06      	ldr	r2, [pc, #24]	@ (80035d0 <ai_sine_model_outputs_get+0x30>)
 80035b8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80035ba:	6839      	ldr	r1, [r7, #0]
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 fa1d 	bl	80039fc <ai_platform_outputs_get>
 80035c2:	4603      	mov	r3, r0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	200005fc 	.word	0x200005fc
 80035d0:	a1c00100 	.word	0xa1c00100

080035d4 <ai_sine_model_init>:


AI_API_ENTRY
ai_bool ai_sine_model_init(
  ai_handle network, const ai_network_params* params)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80035de:	6839      	ldr	r1, [r7, #0]
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fac1 	bl	8003b68 <ai_platform_network_init>
 80035e6:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 80035e8:	2301      	movs	r3, #1
 80035ea:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <ai_sine_model_init+0x22>
 80035f2:	2300      	movs	r3, #0
 80035f4:	e026      	b.n	8003644 <ai_sine_model_init+0x70>
  ok &= sine_model_configure_weights(net_ctx, params);
 80035f6:	6839      	ldr	r1, [r7, #0]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f7ff fe8b 	bl	8003314 <sine_model_configure_weights>
 80035fe:	4603      	mov	r3, r0
 8003600:	461a      	mov	r2, r3
 8003602:	7afb      	ldrb	r3, [r7, #11]
 8003604:	4013      	ands	r3, r2
 8003606:	2b00      	cmp	r3, #0
 8003608:	bf14      	ite	ne
 800360a:	2301      	movne	r3, #1
 800360c:	2300      	moveq	r3, #0
 800360e:	72fb      	strb	r3, [r7, #11]
  ok &= sine_model_configure_activations(net_ctx, params);
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f7ff fe1e 	bl	8003254 <sine_model_configure_activations>
 8003618:	4603      	mov	r3, r0
 800361a:	461a      	mov	r2, r3
 800361c:	7afb      	ldrb	r3, [r7, #11]
 800361e:	4013      	ands	r3, r2
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf14      	ite	ne
 8003624:	2301      	movne	r3, #1
 8003626:	2300      	moveq	r3, #0
 8003628:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fb6a 	bl	8003d04 <ai_platform_network_post_init>
 8003630:	4603      	mov	r3, r0
 8003632:	461a      	mov	r2, r3
 8003634:	7afb      	ldrb	r3, [r7, #11]
 8003636:	4013      	ands	r3, r2
 8003638:	2b00      	cmp	r3, #0
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	72fb      	strb	r3, [r7, #11]

  return ok;
 8003642:	7afb      	ldrb	r3, [r7, #11]
}
 8003644:	4618      	mov	r0, r3
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <ai_sine_model_run>:


AI_API_ENTRY
ai_i32 ai_sine_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	68b9      	ldr	r1, [r7, #8]
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 fb81 	bl	8003d64 <ai_platform_network_process>
 8003662:	4603      	mov	r3, r0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <ai_sine_model_data_params_get>:
 * @ingroup sine_model_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_sine_model_data_params_get(ai_network_params* params)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <ai_sine_model_data_params_get+0x12>
 800367a:	2300      	movs	r3, #0
 800367c:	e016      	b.n	80036ac <ai_sine_model_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800367e:	4a0d      	ldr	r2, [pc, #52]	@ (80036b4 <ai_sine_model_data_params_get+0x48>)
 8003680:	f107 0310 	add.w	r3, r7, #16
 8003684:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003688:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SINE_MODEL_DATA_ACTIVATIONS_COUNT, g_sine_model_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800368c:	4a0a      	ldr	r2, [pc, #40]	@ (80036b8 <ai_sine_model_data_params_get+0x4c>)
 800368e:	f107 0308 	add.w	r3, r7, #8
 8003692:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003696:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SINE_MODEL_DATA_WEIGHTS_COUNT, g_sine_model_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800369a:	f107 0210 	add.w	r2, r7, #16
 800369e:	f107 0308 	add.w	r3, r7, #8
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f8ff 	bl	80038a8 <ai_platform_bind_network_params>
 80036aa:	4603      	mov	r3, r0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	08007d60 	.word	0x08007d60
 80036b8:	08007d68 	.word	0x08007d68

080036bc <ai_buffer_get_size>:
 80036bc:	b378      	cbz	r0, 800371e <ai_buffer_get_size+0x62>
 80036be:	b410      	push	{r4}
 80036c0:	6803      	ldr	r3, [r0, #0]
 80036c2:	4a17      	ldr	r2, [pc, #92]	@ (8003720 <ai_buffer_get_size+0x64>)
 80036c4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80036c8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d01e      	beq.n	800370e <ai_buffer_get_size+0x52>
 80036d0:	6984      	ldr	r4, [r0, #24]
 80036d2:	6862      	ldr	r2, [r4, #4]
 80036d4:	7d03      	ldrb	r3, [r0, #20]
 80036d6:	6941      	ldr	r1, [r0, #20]
 80036d8:	f1a3 0301 	sub.w	r3, r3, #1
 80036dc:	fab3 f383 	clz	r3, r3
 80036e0:	095b      	lsrs	r3, r3, #5
 80036e2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80036e6:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80036ea:	da0b      	bge.n	8003704 <ai_buffer_get_size+0x48>
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d102      	bne.n	80036f6 <ai_buffer_get_size+0x3a>
 80036f0:	2802      	cmp	r0, #2
 80036f2:	d007      	beq.n	8003704 <ai_buffer_get_size+0x48>
 80036f4:	2302      	movs	r3, #2
 80036f6:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80036fa:	3301      	adds	r3, #1
 80036fc:	4298      	cmp	r0, r3
 80036fe:	fb01 f202 	mul.w	r2, r1, r2
 8003702:	d1f3      	bne.n	80036ec <ai_buffer_get_size+0x30>
 8003704:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003708:	f85d 4b04 	ldr.w	r4, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	2900      	cmp	r1, #0
 8003710:	d0de      	beq.n	80036d0 <ai_buffer_get_size+0x14>
 8003712:	6984      	ldr	r4, [r0, #24]
 8003714:	6862      	ldr	r2, [r4, #4]
 8003716:	321f      	adds	r2, #31
 8003718:	f022 021f 	bic.w	r2, r2, #31
 800371c:	e7da      	b.n	80036d4 <ai_buffer_get_size+0x18>
 800371e:	4770      	bx	lr
 8003720:	000400c0 	.word	0x000400c0

08003724 <ai_buffer_array_sane>:
 8003724:	b138      	cbz	r0, 8003736 <ai_buffer_array_sane+0x12>
 8003726:	6843      	ldr	r3, [r0, #4]
 8003728:	b123      	cbz	r3, 8003734 <ai_buffer_array_sane+0x10>
 800372a:	8840      	ldrh	r0, [r0, #2]
 800372c:	3800      	subs	r0, #0
 800372e:	bf18      	it	ne
 8003730:	2001      	movne	r0, #1
 8003732:	4770      	bx	lr
 8003734:	4618      	mov	r0, r3
 8003736:	4770      	bx	lr

08003738 <ai_buffer_array_item_set_address>:
 8003738:	b150      	cbz	r0, 8003750 <ai_buffer_array_item_set_address+0x18>
 800373a:	6843      	ldr	r3, [r0, #4]
 800373c:	b14b      	cbz	r3, 8003752 <ai_buffer_array_item_set_address+0x1a>
 800373e:	8840      	ldrh	r0, [r0, #2]
 8003740:	b900      	cbnz	r0, 8003744 <ai_buffer_array_item_set_address+0xc>
 8003742:	4770      	bx	lr
 8003744:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8003748:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800374c:	2001      	movs	r0, #1
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	4770      	bx	lr
 8003752:	4618      	mov	r0, r3
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop

08003758 <ai_platform_get_weights_map>:
 8003758:	2a00      	cmp	r2, #0
 800375a:	d037      	beq.n	80037cc <ai_platform_get_weights_map+0x74>
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	4604      	mov	r4, r0
 8003760:	b1a0      	cbz	r0, 800378c <ai_platform_get_weights_map+0x34>
 8003762:	460f      	mov	r7, r1
 8003764:	b191      	cbz	r1, 800378c <ai_platform_get_weights_map+0x34>
 8003766:	4b25      	ldr	r3, [pc, #148]	@ (80037fc <ai_platform_get_weights_map+0xa4>)
 8003768:	6810      	ldr	r0, [r2, #0]
 800376a:	4298      	cmp	r0, r3
 800376c:	4615      	mov	r5, r2
 800376e:	d00f      	beq.n	8003790 <ai_platform_get_weights_map+0x38>
 8003770:	6855      	ldr	r5, [r2, #4]
 8003772:	b15d      	cbz	r5, 800378c <ai_platform_get_weights_map+0x34>
 8003774:	682e      	ldr	r6, [r5, #0]
 8003776:	429e      	cmp	r6, r3
 8003778:	d02a      	beq.n	80037d0 <ai_platform_get_weights_map+0x78>
 800377a:	f1a1 0001 	sub.w	r0, r1, #1
 800377e:	6025      	str	r5, [r4, #0]
 8003780:	fab0 f080 	clz	r0, r0
 8003784:	0940      	lsrs	r0, r0, #5
 8003786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003788:	42a7      	cmp	r7, r4
 800378a:	d034      	beq.n	80037f6 <ai_platform_get_weights_map+0x9e>
 800378c:	2000      	movs	r0, #0
 800378e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003790:	1d10      	adds	r0, r2, #4
 8003792:	f7ff ffc7 	bl	8003724 <ai_buffer_array_sane>
 8003796:	2800      	cmp	r0, #0
 8003798:	d0f8      	beq.n	800378c <ai_platform_get_weights_map+0x34>
 800379a:	88eb      	ldrh	r3, [r5, #6]
 800379c:	429f      	cmp	r7, r3
 800379e:	d1f5      	bne.n	800378c <ai_platform_get_weights_map+0x34>
 80037a0:	f04f 0c00 	mov.w	ip, #0
 80037a4:	1f20      	subs	r0, r4, #4
 80037a6:	46e6      	mov	lr, ip
 80037a8:	68ab      	ldr	r3, [r5, #8]
 80037aa:	4463      	add	r3, ip
 80037ac:	f10c 0c1c 	add.w	ip, ip, #28
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	b12b      	cbz	r3, 80037c0 <ai_platform_get_weights_map+0x68>
 80037b4:	f10e 0e01 	add.w	lr, lr, #1
 80037b8:	4577      	cmp	r7, lr
 80037ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80037be:	d1f3      	bne.n	80037a8 <ai_platform_get_weights_map+0x50>
 80037c0:	eba7 000e 	sub.w	r0, r7, lr
 80037c4:	fab0 f080 	clz	r0, r0
 80037c8:	0940      	lsrs	r0, r0, #5
 80037ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037cc:	2000      	movs	r0, #0
 80037ce:	4770      	bx	lr
 80037d0:	1f20      	subs	r0, r4, #4
 80037d2:	462a      	mov	r2, r5
 80037d4:	2400      	movs	r4, #0
 80037d6:	e000      	b.n	80037da <ai_platform_get_weights_map+0x82>
 80037d8:	461c      	mov	r4, r3
 80037da:	f852 3f04 	ldr.w	r3, [r2, #4]!
 80037de:	42b3      	cmp	r3, r6
 80037e0:	d0d2      	beq.n	8003788 <ai_platform_get_weights_map+0x30>
 80037e2:	f840 3f04 	str.w	r3, [r0, #4]!
 80037e6:	1c63      	adds	r3, r4, #1
 80037e8:	429f      	cmp	r7, r3
 80037ea:	d1f5      	bne.n	80037d8 <ai_platform_get_weights_map+0x80>
 80037ec:	3402      	adds	r4, #2
 80037ee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80037f2:	42b3      	cmp	r3, r6
 80037f4:	d1ca      	bne.n	800378c <ai_platform_get_weights_map+0x34>
 80037f6:	2001      	movs	r0, #1
 80037f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037fa:	bf00      	nop
 80037fc:	a1facade 	.word	0xa1facade

08003800 <ai_platform_get_activations_map>:
 8003800:	2a00      	cmp	r2, #0
 8003802:	d038      	beq.n	8003876 <ai_platform_get_activations_map+0x76>
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003806:	4604      	mov	r4, r0
 8003808:	b1a0      	cbz	r0, 8003834 <ai_platform_get_activations_map+0x34>
 800380a:	460f      	mov	r7, r1
 800380c:	b191      	cbz	r1, 8003834 <ai_platform_get_activations_map+0x34>
 800380e:	4b25      	ldr	r3, [pc, #148]	@ (80038a4 <ai_platform_get_activations_map+0xa4>)
 8003810:	6810      	ldr	r0, [r2, #0]
 8003812:	4298      	cmp	r0, r3
 8003814:	4615      	mov	r5, r2
 8003816:	d00f      	beq.n	8003838 <ai_platform_get_activations_map+0x38>
 8003818:	6a15      	ldr	r5, [r2, #32]
 800381a:	b15d      	cbz	r5, 8003834 <ai_platform_get_activations_map+0x34>
 800381c:	682e      	ldr	r6, [r5, #0]
 800381e:	429e      	cmp	r6, r3
 8003820:	d02b      	beq.n	800387a <ai_platform_get_activations_map+0x7a>
 8003822:	f1a1 0001 	sub.w	r0, r1, #1
 8003826:	6025      	str	r5, [r4, #0]
 8003828:	fab0 f080 	clz	r0, r0
 800382c:	0940      	lsrs	r0, r0, #5
 800382e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003830:	42a7      	cmp	r7, r4
 8003832:	d035      	beq.n	80038a0 <ai_platform_get_activations_map+0xa0>
 8003834:	2000      	movs	r0, #0
 8003836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003838:	f102 000c 	add.w	r0, r2, #12
 800383c:	f7ff ff72 	bl	8003724 <ai_buffer_array_sane>
 8003840:	2800      	cmp	r0, #0
 8003842:	d0f7      	beq.n	8003834 <ai_platform_get_activations_map+0x34>
 8003844:	89eb      	ldrh	r3, [r5, #14]
 8003846:	429f      	cmp	r7, r3
 8003848:	d1f4      	bne.n	8003834 <ai_platform_get_activations_map+0x34>
 800384a:	f04f 0c00 	mov.w	ip, #0
 800384e:	1f20      	subs	r0, r4, #4
 8003850:	46e6      	mov	lr, ip
 8003852:	692b      	ldr	r3, [r5, #16]
 8003854:	4463      	add	r3, ip
 8003856:	f10c 0c1c 	add.w	ip, ip, #28
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	b12b      	cbz	r3, 800386a <ai_platform_get_activations_map+0x6a>
 800385e:	f10e 0e01 	add.w	lr, lr, #1
 8003862:	4577      	cmp	r7, lr
 8003864:	f840 3f04 	str.w	r3, [r0, #4]!
 8003868:	d1f3      	bne.n	8003852 <ai_platform_get_activations_map+0x52>
 800386a:	eba7 000e 	sub.w	r0, r7, lr
 800386e:	fab0 f080 	clz	r0, r0
 8003872:	0940      	lsrs	r0, r0, #5
 8003874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003876:	2000      	movs	r0, #0
 8003878:	4770      	bx	lr
 800387a:	1f20      	subs	r0, r4, #4
 800387c:	462a      	mov	r2, r5
 800387e:	2400      	movs	r4, #0
 8003880:	e000      	b.n	8003884 <ai_platform_get_activations_map+0x84>
 8003882:	461c      	mov	r4, r3
 8003884:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8003888:	42b3      	cmp	r3, r6
 800388a:	d0d1      	beq.n	8003830 <ai_platform_get_activations_map+0x30>
 800388c:	f840 3f04 	str.w	r3, [r0, #4]!
 8003890:	1c63      	adds	r3, r4, #1
 8003892:	429f      	cmp	r7, r3
 8003894:	d1f5      	bne.n	8003882 <ai_platform_get_activations_map+0x82>
 8003896:	3402      	adds	r4, #2
 8003898:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800389c:	42b3      	cmp	r3, r6
 800389e:	d1c9      	bne.n	8003834 <ai_platform_get_activations_map+0x34>
 80038a0:	2001      	movs	r0, #1
 80038a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038a4:	a1facade 	.word	0xa1facade

080038a8 <ai_platform_bind_network_params>:
 80038a8:	b1a0      	cbz	r0, 80038d4 <ai_platform_bind_network_params+0x2c>
 80038aa:	b1b1      	cbz	r1, 80038da <ai_platform_bind_network_params+0x32>
 80038ac:	b1c2      	cbz	r2, 80038e0 <ai_platform_bind_network_params+0x38>
 80038ae:	b410      	push	{r4}
 80038b0:	4603      	mov	r3, r0
 80038b2:	4c0d      	ldr	r4, [pc, #52]	@ (80038e8 <ai_platform_bind_network_params+0x40>)
 80038b4:	f843 4b04 	str.w	r4, [r3], #4
 80038b8:	f100 0c0c 	add.w	ip, r0, #12
 80038bc:	c903      	ldmia	r1, {r0, r1}
 80038be:	e883 0003 	stmia.w	r3, {r0, r1}
 80038c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80038c6:	e88c 0003 	stmia.w	ip, {r0, r1}
 80038ca:	2301      	movs	r3, #1
 80038cc:	4618      	mov	r0, r3
 80038ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038d2:	4770      	bx	lr
 80038d4:	4603      	mov	r3, r0
 80038d6:	4618      	mov	r0, r3
 80038d8:	4770      	bx	lr
 80038da:	460b      	mov	r3, r1
 80038dc:	4618      	mov	r0, r3
 80038de:	4770      	bx	lr
 80038e0:	4613      	mov	r3, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	a1facade 	.word	0xa1facade

080038ec <ai_platform_network_get_error>:
 80038ec:	4b04      	ldr	r3, [pc, #16]	@ (8003900 <ai_platform_network_get_error+0x14>)
 80038ee:	6802      	ldr	r2, [r0, #0]
 80038f0:	4393      	bics	r3, r2
 80038f2:	d102      	bne.n	80038fa <ai_platform_network_get_error+0xe>
 80038f4:	300c      	adds	r0, #12
 80038f6:	f000 bc77 	b.w	80041e8 <core_get_error>
 80038fa:	f241 0010 	movw	r0, #4112	@ 0x1010
 80038fe:	4770      	bx	lr
 8003900:	a1c00100 	.word	0xa1c00100

08003904 <ai_platform_network_set_error>:
 8003904:	b110      	cbz	r0, 800390c <ai_platform_network_set_error+0x8>
 8003906:	300c      	adds	r0, #12
 8003908:	f000 bc74 	b.w	80041f4 <core_set_error>
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop

08003910 <ai_platform_inputs_get>:
 8003910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003914:	4b38      	ldr	r3, [pc, #224]	@ (80039f8 <ai_platform_inputs_get+0xe8>)
 8003916:	6802      	ldr	r2, [r0, #0]
 8003918:	b085      	sub	sp, #20
 800391a:	4393      	bics	r3, r2
 800391c:	9003      	str	r0, [sp, #12]
 800391e:	9102      	str	r1, [sp, #8]
 8003920:	d160      	bne.n	80039e4 <ai_platform_inputs_get+0xd4>
 8003922:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8003924:	2b00      	cmp	r3, #0
 8003926:	d04f      	beq.n	80039c8 <ai_platform_inputs_get+0xb8>
 8003928:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 800392c:	f1ba 0f00 	cmp.w	sl, #0
 8003930:	d04a      	beq.n	80039c8 <ai_platform_inputs_get+0xb8>
 8003932:	f04f 0b00 	mov.w	fp, #0
 8003936:	465d      	mov	r5, fp
 8003938:	e016      	b.n	8003968 <ai_platform_inputs_get+0x58>
 800393a:	9901      	ldr	r1, [sp, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	507a      	str	r2, [r7, r1]
 8003940:	69b1      	ldr	r1, [r6, #24]
 8003942:	684e      	ldr	r6, [r1, #4]
 8003944:	60a3      	str	r3, [r4, #8]
 8003946:	f04f 0201 	mov.w	r2, #1
 800394a:	7522      	strb	r2, [r4, #20]
 800394c:	6961      	ldr	r1, [r4, #20]
 800394e:	6020      	str	r0, [r4, #0]
 8003950:	f369 211f 	bfi	r1, r9, #8, #24
 8003954:	2300      	movs	r3, #0
 8003956:	e9c4 3603 	strd	r3, r6, [r4, #12]
 800395a:	e9c4 1805 	strd	r1, r8, [r4, #20]
 800395e:	f8c4 c004 	str.w	ip, [r4, #4]
 8003962:	3501      	adds	r5, #1
 8003964:	f10b 0b1c 	add.w	fp, fp, #28
 8003968:	f8ba 3000 	ldrh.w	r3, [sl]
 800396c:	42ab      	cmp	r3, r5
 800396e:	b2aa      	uxth	r2, r5
 8003970:	d93c      	bls.n	80039ec <ai_platform_inputs_get+0xdc>
 8003972:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003976:	00e9      	lsls	r1, r5, #3
 8003978:	9101      	str	r1, [sp, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d036      	beq.n	80039ec <ai_platform_inputs_get+0xdc>
 800397e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8003982:	2e00      	cmp	r6, #0
 8003984:	d032      	beq.n	80039ec <ai_platform_inputs_get+0xdc>
 8003986:	f8da 3008 	ldr.w	r3, [sl, #8]
 800398a:	69b2      	ldr	r2, [r6, #24]
 800398c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8003990:	6810      	ldr	r0, [r2, #0]
 8003992:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003996:	68b3      	ldr	r3, [r6, #8]
 8003998:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800399c:	f001 f9b6 	bl	8004d0c <ai_array_to_buffer_fmt>
 80039a0:	69b1      	ldr	r1, [r6, #24]
 80039a2:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 80039a6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80039aa:	445c      	add	r4, fp
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0c8      	beq.n	8003942 <ai_platform_inputs_get+0x32>
 80039b0:	2100      	movs	r1, #0
 80039b2:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 80039b6:	6831      	ldr	r1, [r6, #0]
 80039b8:	6059      	str	r1, [r3, #4]
 80039ba:	b111      	cbz	r1, 80039c2 <ai_platform_inputs_get+0xb2>
 80039bc:	8849      	ldrh	r1, [r1, #2]
 80039be:	2900      	cmp	r1, #0
 80039c0:	d1bb      	bne.n	800393a <ai_platform_inputs_get+0x2a>
 80039c2:	69b1      	ldr	r1, [r6, #24]
 80039c4:	2300      	movs	r3, #0
 80039c6:	e7bc      	b.n	8003942 <ai_platform_inputs_get+0x32>
 80039c8:	9803      	ldr	r0, [sp, #12]
 80039ca:	2218      	movs	r2, #24
 80039cc:	2111      	movs	r1, #17
 80039ce:	300c      	adds	r0, #12
 80039d0:	f000 fc10 	bl	80041f4 <core_set_error>
 80039d4:	2200      	movs	r2, #0
 80039d6:	4610      	mov	r0, r2
 80039d8:	9b02      	ldr	r3, [sp, #8]
 80039da:	b103      	cbz	r3, 80039de <ai_platform_inputs_get+0xce>
 80039dc:	801a      	strh	r2, [r3, #0]
 80039de:	b005      	add	sp, #20
 80039e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039e4:	2000      	movs	r0, #0
 80039e6:	b005      	add	sp, #20
 80039e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ec:	2a00      	cmp	r2, #0
 80039ee:	d0eb      	beq.n	80039c8 <ai_platform_inputs_get+0xb8>
 80039f0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80039f4:	6858      	ldr	r0, [r3, #4]
 80039f6:	e7ef      	b.n	80039d8 <ai_platform_inputs_get+0xc8>
 80039f8:	a1c00100 	.word	0xa1c00100

080039fc <ai_platform_outputs_get>:
 80039fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a00:	4b37      	ldr	r3, [pc, #220]	@ (8003ae0 <ai_platform_outputs_get+0xe4>)
 8003a02:	6802      	ldr	r2, [r0, #0]
 8003a04:	b085      	sub	sp, #20
 8003a06:	4393      	bics	r3, r2
 8003a08:	9003      	str	r0, [sp, #12]
 8003a0a:	9102      	str	r1, [sp, #8]
 8003a0c:	d15d      	bne.n	8003aca <ai_platform_outputs_get+0xce>
 8003a0e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d94c      	bls.n	8003aae <ai_platform_outputs_get+0xb2>
 8003a14:	f04f 0b00 	mov.w	fp, #0
 8003a18:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8003a1c:	465d      	mov	r5, fp
 8003a1e:	46d8      	mov	r8, fp
 8003a20:	e016      	b.n	8003a50 <ai_platform_outputs_get+0x54>
 8003a22:	9a01      	ldr	r2, [sp, #4]
 8003a24:	2101      	movs	r1, #1
 8003a26:	50b9      	str	r1, [r7, r2]
 8003a28:	69b2      	ldr	r2, [r6, #24]
 8003a2a:	6856      	ldr	r6, [r2, #4]
 8003a2c:	6020      	str	r0, [r4, #0]
 8003a2e:	f04f 0201 	mov.w	r2, #1
 8003a32:	7522      	strb	r2, [r4, #20]
 8003a34:	6960      	ldr	r0, [r4, #20]
 8003a36:	f8c4 c004 	str.w	ip, [r4, #4]
 8003a3a:	f369 201f 	bfi	r0, r9, #8, #24
 8003a3e:	e9c4 6004 	strd	r6, r0, [r4, #16]
 8003a42:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8003a46:	9b00      	ldr	r3, [sp, #0]
 8003a48:	61a3      	str	r3, [r4, #24]
 8003a4a:	3501      	adds	r5, #1
 8003a4c:	f10b 0b1c 	add.w	fp, fp, #28
 8003a50:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003a54:	42ab      	cmp	r3, r5
 8003a56:	b2aa      	uxth	r2, r5
 8003a58:	d93b      	bls.n	8003ad2 <ai_platform_outputs_get+0xd6>
 8003a5a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003a5e:	00e9      	lsls	r1, r5, #3
 8003a60:	9101      	str	r1, [sp, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d035      	beq.n	8003ad2 <ai_platform_outputs_get+0xd6>
 8003a66:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8003a6a:	2e00      	cmp	r6, #0
 8003a6c:	d031      	beq.n	8003ad2 <ai_platform_outputs_get+0xd6>
 8003a6e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003a72:	69b2      	ldr	r2, [r6, #24]
 8003a74:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003a78:	68b3      	ldr	r3, [r6, #8]
 8003a7a:	6810      	ldr	r0, [r2, #0]
 8003a7c:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8003a80:	68f3      	ldr	r3, [r6, #12]
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	f001 f942 	bl	8004d0c <ai_array_to_buffer_fmt>
 8003a88:	69b2      	ldr	r2, [r6, #24]
 8003a8a:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8003a8e:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8003a92:	445c      	add	r4, fp
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d0c8      	beq.n	8003a2a <ai_platform_outputs_get+0x2e>
 8003a98:	f847 8035 	str.w	r8, [r7, r5, lsl #3]
 8003a9c:	6832      	ldr	r2, [r6, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	b112      	cbz	r2, 8003aa8 <ai_platform_outputs_get+0xac>
 8003aa2:	8852      	ldrh	r2, [r2, #2]
 8003aa4:	2a00      	cmp	r2, #0
 8003aa6:	d1bc      	bne.n	8003a22 <ai_platform_outputs_get+0x26>
 8003aa8:	69b2      	ldr	r2, [r6, #24]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	e7bd      	b.n	8003a2a <ai_platform_outputs_get+0x2e>
 8003aae:	9803      	ldr	r0, [sp, #12]
 8003ab0:	2218      	movs	r2, #24
 8003ab2:	2111      	movs	r1, #17
 8003ab4:	300c      	adds	r0, #12
 8003ab6:	f000 fb9d 	bl	80041f4 <core_set_error>
 8003aba:	2200      	movs	r2, #0
 8003abc:	4610      	mov	r0, r2
 8003abe:	9b02      	ldr	r3, [sp, #8]
 8003ac0:	b103      	cbz	r3, 8003ac4 <ai_platform_outputs_get+0xc8>
 8003ac2:	801a      	strh	r2, [r3, #0]
 8003ac4:	b005      	add	sp, #20
 8003ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aca:	2000      	movs	r0, #0
 8003acc:	b005      	add	sp, #20
 8003ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ad2:	2a00      	cmp	r2, #0
 8003ad4:	d0eb      	beq.n	8003aae <ai_platform_outputs_get+0xb2>
 8003ad6:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003ada:	6858      	ldr	r0, [r3, #4]
 8003adc:	e7ef      	b.n	8003abe <ai_platform_outputs_get+0xc2>
 8003ade:	bf00      	nop
 8003ae0:	a1c00100 	.word	0xa1c00100

08003ae4 <ai_platform_network_create>:
 8003ae4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	f89d 9028 	ldrb.w	r9, [sp, #40]	@ 0x28
 8003aee:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 8003af2:	b320      	cbz	r0, 8003b3e <ai_platform_network_create+0x5a>
 8003af4:	6002      	str	r2, [r0, #0]
 8003af6:	4616      	mov	r6, r2
 8003af8:	461f      	mov	r7, r3
 8003afa:	4604      	mov	r4, r0
 8003afc:	f000 fb72 	bl	80041e4 <core_init>
 8003b00:	b970      	cbnz	r0, 8003b20 <ai_platform_network_create+0x3c>
 8003b02:	2530      	movs	r5, #48	@ 0x30
 8003b04:	2300      	movs	r3, #0
 8003b06:	6023      	str	r3, [r4, #0]
 8003b08:	2410      	movs	r4, #16
 8003b0a:	4642      	mov	r2, r8
 8003b0c:	4649      	mov	r1, r9
 8003b0e:	4638      	mov	r0, r7
 8003b10:	f001 f9a6 	bl	8004e60 <ai_version_get>
 8003b14:	60b0      	str	r0, [r6, #8]
 8003b16:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003b1a:	b003      	add	sp, #12
 8003b1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b20:	2200      	movs	r2, #0
 8003b22:	4649      	mov	r1, r9
 8003b24:	4638      	mov	r0, r7
 8003b26:	f001 f99b 	bl	8004e60 <ai_version_get>
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	4605      	mov	r5, r0
 8003b2e:	2105      	movs	r1, #5
 8003b30:	2001      	movs	r0, #1
 8003b32:	f001 f995 	bl	8004e60 <ai_version_get>
 8003b36:	4285      	cmp	r5, r0
 8003b38:	d008      	beq.n	8003b4c <ai_platform_network_create+0x68>
 8003b3a:	2501      	movs	r5, #1
 8003b3c:	e7e2      	b.n	8003b04 <ai_platform_network_create+0x20>
 8003b3e:	2510      	movs	r5, #16
 8003b40:	462c      	mov	r4, r5
 8003b42:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003b46:	b003      	add	sp, #12
 8003b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b4c:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <ai_platform_network_create+0x80>)
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	a801      	add	r0, sp, #4
 8003b52:	f000 fb5b 	bl	800420c <ai_check_custom_types>
 8003b56:	b110      	cbz	r0, 8003b5e <ai_platform_network_create+0x7a>
 8003b58:	2400      	movs	r4, #0
 8003b5a:	4625      	mov	r5, r4
 8003b5c:	e7d5      	b.n	8003b0a <ai_platform_network_create+0x26>
 8003b5e:	2502      	movs	r5, #2
 8003b60:	e7d0      	b.n	8003b04 <ai_platform_network_create+0x20>
 8003b62:	bf00      	nop
 8003b64:	84048403 	.word	0x84048403

08003b68 <ai_platform_network_init>:
 8003b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b6c:	4b63      	ldr	r3, [pc, #396]	@ (8003cfc <ai_platform_network_init+0x194>)
 8003b6e:	6802      	ldr	r2, [r0, #0]
 8003b70:	4393      	bics	r3, r2
 8003b72:	b083      	sub	sp, #12
 8003b74:	d156      	bne.n	8003c24 <ai_platform_network_init+0xbc>
 8003b76:	4604      	mov	r4, r0
 8003b78:	460f      	mov	r7, r1
 8003b7a:	2900      	cmp	r1, #0
 8003b7c:	f000 80a9 	beq.w	8003cd2 <ai_platform_network_init+0x16a>
 8003b80:	680b      	ldr	r3, [r1, #0]
 8003b82:	495f      	ldr	r1, [pc, #380]	@ (8003d00 <ai_platform_network_init+0x198>)
 8003b84:	428b      	cmp	r3, r1
 8003b86:	d113      	bne.n	8003bb0 <ai_platform_network_init+0x48>
 8003b88:	495c      	ldr	r1, [pc, #368]	@ (8003cfc <ai_platform_network_init+0x194>)
 8003b8a:	89bd      	ldrh	r5, [r7, #12]
 8003b8c:	f8b7 a00e 	ldrh.w	sl, [r7, #14]
 8003b90:	f8d7 8010 	ldr.w	r8, [r7, #16]
 8003b94:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 8003b98:	f8b7 9006 	ldrh.w	r9, [r7, #6]
 8003b9c:	68be      	ldr	r6, [r7, #8]
 8003b9e:	428a      	cmp	r2, r1
 8003ba0:	d02c      	beq.n	8003bfc <ai_platform_network_init+0x94>
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	6123      	str	r3, [r4, #16]
 8003ba6:	4627      	mov	r7, r4
 8003ba8:	4638      	mov	r0, r7
 8003baa:	b003      	add	sp, #12
 8003bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	4638      	mov	r0, r7
 8003bb4:	9301      	str	r3, [sp, #4]
 8003bb6:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8003bba:	f7ff fd7f 	bl	80036bc <ai_buffer_get_size>
 8003bbe:	f107 081c 	add.w	r8, r7, #28
 8003bc2:	4605      	mov	r5, r0
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	463e      	mov	r6, r7
 8003bca:	6a3f      	ldr	r7, [r7, #32]
 8003bcc:	f7ff fd76 	bl	80036bc <ai_buffer_get_size>
 8003bd0:	2d00      	cmp	r5, #0
 8003bd2:	9b01      	ldr	r3, [sp, #4]
 8003bd4:	bf0a      	itet	eq
 8003bd6:	46a9      	moveq	r9, r5
 8003bd8:	f04f 0901 	movne.w	r9, #1
 8003bdc:	462e      	moveq	r6, r5
 8003bde:	b330      	cbz	r0, 8003c2e <ai_platform_network_init+0xc6>
 8003be0:	2f00      	cmp	r7, #0
 8003be2:	f000 8084 	beq.w	8003cee <ai_platform_network_init+0x186>
 8003be6:	f04f 0a01 	mov.w	sl, #1
 8003bea:	f1bb 0f00 	cmp.w	fp, #0
 8003bee:	d021      	beq.n	8003c34 <ai_platform_network_init+0xcc>
 8003bf0:	2500      	movs	r5, #0
 8003bf2:	6822      	ldr	r2, [r4, #0]
 8003bf4:	4941      	ldr	r1, [pc, #260]	@ (8003cfc <ai_platform_network_init+0x194>)
 8003bf6:	428a      	cmp	r2, r1
 8003bf8:	46ab      	mov	fp, r5
 8003bfa:	d1d2      	bne.n	8003ba2 <ai_platform_network_init+0x3a>
 8003bfc:	8c62      	ldrh	r2, [r4, #34]	@ 0x22
 8003bfe:	454a      	cmp	r2, r9
 8003c00:	4a3f      	ldr	r2, [pc, #252]	@ (8003d00 <ai_platform_network_init+0x198>)
 8003c02:	d221      	bcs.n	8003c48 <ai_platform_network_init+0xe0>
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d15c      	bne.n	8003cc2 <ai_platform_network_init+0x15a>
 8003c08:	6266      	str	r6, [r4, #36]	@ 0x24
 8003c0a:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8003c0e:	f8a4 b020 	strh.w	fp, [r4, #32]
 8003c12:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
 8003c16:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
 8003c1a:	8525      	strh	r5, [r4, #40]	@ 0x28
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f000 fb1f 	bl	8004260 <ai_layers_init_all>
 8003c22:	e7be      	b.n	8003ba2 <ai_platform_network_init+0x3a>
 8003c24:	2700      	movs	r7, #0
 8003c26:	4638      	mov	r0, r7
 8003c28:	b003      	add	sp, #12
 8003c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c2e:	4680      	mov	r8, r0
 8003c30:	4682      	mov	sl, r0
 8003c32:	e7da      	b.n	8003bea <ai_platform_network_init+0x82>
 8003c34:	2d00      	cmp	r5, #0
 8003c36:	d0dc      	beq.n	8003bf2 <ai_platform_network_init+0x8a>
 8003c38:	2212      	movs	r2, #18
 8003c3a:	2110      	movs	r1, #16
 8003c3c:	f104 000c 	add.w	r0, r4, #12
 8003c40:	f000 fad8 	bl	80041f4 <core_set_error>
 8003c44:	465f      	mov	r7, fp
 8003c46:	e7af      	b.n	8003ba8 <ai_platform_network_init+0x40>
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d0dd      	beq.n	8003c08 <ai_platform_network_init+0xa0>
 8003c4c:	f1b9 0f00 	cmp.w	r9, #0
 8003c50:	d018      	beq.n	8003c84 <ai_platform_network_init+0x11c>
 8003c52:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	f8cd 9004 	str.w	r9, [sp, #4]
 8003c5c:	2700      	movs	r7, #0
 8003c5e:	4699      	mov	r9, r3
 8003c60:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003c62:	eb06 0e07 	add.w	lr, r6, r7
 8003c66:	eb03 0c07 	add.w	ip, r3, r7
 8003c6a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003c6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003c72:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003c76:	371c      	adds	r7, #28
 8003c78:	45b9      	cmp	r9, r7
 8003c7a:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8003c7e:	d1ef      	bne.n	8003c60 <ai_platform_network_init+0xf8>
 8003c80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003c84:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003c86:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8003c8a:	4553      	cmp	r3, sl
 8003c8c:	f8a4 b020 	strh.w	fp, [r4, #32]
 8003c90:	d325      	bcc.n	8003cde <ai_platform_network_init+0x176>
 8003c92:	f1ba 0f00 	cmp.w	sl, #0
 8003c96:	d0be      	beq.n	8003c16 <ai_platform_network_init+0xae>
 8003c98:	ebca 0eca 	rsb	lr, sl, sl, lsl #3
 8003c9c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003ca0:	f04f 0c00 	mov.w	ip, #0
 8003ca4:	eb08 070c 	add.w	r7, r8, ip
 8003ca8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003caa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003cac:	4466      	add	r6, ip
 8003cae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003cb0:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003cb4:	f10c 0c1c 	add.w	ip, ip, #28
 8003cb8:	45f4      	cmp	ip, lr
 8003cba:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003cbe:	d1f1      	bne.n	8003ca4 <ai_platform_network_init+0x13c>
 8003cc0:	e7a9      	b.n	8003c16 <ai_platform_network_init+0xae>
 8003cc2:	2212      	movs	r2, #18
 8003cc4:	2116      	movs	r1, #22
 8003cc6:	f104 000c 	add.w	r0, r4, #12
 8003cca:	f000 fa93 	bl	80041f4 <core_set_error>
 8003cce:	2700      	movs	r7, #0
 8003cd0:	e76a      	b.n	8003ba8 <ai_platform_network_init+0x40>
 8003cd2:	2211      	movs	r2, #17
 8003cd4:	2110      	movs	r1, #16
 8003cd6:	300c      	adds	r0, #12
 8003cd8:	f000 fa8c 	bl	80041f4 <core_set_error>
 8003cdc:	e764      	b.n	8003ba8 <ai_platform_network_init+0x40>
 8003cde:	2213      	movs	r2, #19
 8003ce0:	2116      	movs	r1, #22
 8003ce2:	f104 000c 	add.w	r0, r4, #12
 8003ce6:	f000 fa85 	bl	80041f4 <core_set_error>
 8003cea:	2700      	movs	r7, #0
 8003cec:	e75c      	b.n	8003ba8 <ai_platform_network_init+0x40>
 8003cee:	2213      	movs	r2, #19
 8003cf0:	2110      	movs	r1, #16
 8003cf2:	f104 000c 	add.w	r0, r4, #12
 8003cf6:	f000 fa7d 	bl	80041f4 <core_set_error>
 8003cfa:	e755      	b.n	8003ba8 <ai_platform_network_init+0x40>
 8003cfc:	a1c00100 	.word	0xa1c00100
 8003d00:	a1facade 	.word	0xa1facade

08003d04 <ai_platform_network_post_init>:
 8003d04:	b538      	push	{r3, r4, r5, lr}
 8003d06:	4b16      	ldr	r3, [pc, #88]	@ (8003d60 <ai_platform_network_post_init+0x5c>)
 8003d08:	6802      	ldr	r2, [r0, #0]
 8003d0a:	ea02 0103 	and.w	r1, r2, r3
 8003d0e:	4393      	bics	r3, r2
 8003d10:	d108      	bne.n	8003d24 <ai_platform_network_post_init+0x20>
 8003d12:	6903      	ldr	r3, [r0, #16]
 8003d14:	f013 0502 	ands.w	r5, r3, #2
 8003d18:	4604      	mov	r4, r0
 8003d1a:	d005      	beq.n	8003d28 <ai_platform_network_post_init+0x24>
 8003d1c:	428a      	cmp	r2, r1
 8003d1e:	d00a      	beq.n	8003d36 <ai_platform_network_post_init+0x32>
 8003d20:	2001      	movs	r0, #1
 8003d22:	bd38      	pop	{r3, r4, r5, pc}
 8003d24:	2000      	movs	r0, #0
 8003d26:	bd38      	pop	{r3, r4, r5, pc}
 8003d28:	2210      	movs	r2, #16
 8003d2a:	2111      	movs	r1, #17
 8003d2c:	300c      	adds	r0, #12
 8003d2e:	f000 fa61 	bl	80041f4 <core_set_error>
 8003d32:	4628      	mov	r0, r5
 8003d34:	bd38      	pop	{r3, r4, r5, pc}
 8003d36:	f000 faa1 	bl	800427c <ai_layers_post_init_all>
 8003d3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0ef      	beq.n	8003d20 <ai_platform_network_post_init+0x1c>
 8003d40:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003d42:	e008      	b.n	8003d56 <ai_platform_network_post_init+0x52>
 8003d44:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 8003d48:	4798      	blx	r3
 8003d4a:	692b      	ldr	r3, [r5, #16]
 8003d4c:	42ab      	cmp	r3, r5
 8003d4e:	d0e7      	beq.n	8003d20 <ai_platform_network_post_init+0x1c>
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d0e5      	beq.n	8003d20 <ai_platform_network_post_init+0x1c>
 8003d54:	461d      	mov	r5, r3
 8003d56:	4629      	mov	r1, r5
 8003d58:	2000      	movs	r0, #0
 8003d5a:	2d00      	cmp	r5, #0
 8003d5c:	d1f2      	bne.n	8003d44 <ai_platform_network_post_init+0x40>
 8003d5e:	e7df      	b.n	8003d20 <ai_platform_network_post_init+0x1c>
 8003d60:	a1c00100 	.word	0xa1c00100

08003d64 <ai_platform_network_process>:
 8003d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d68:	4bb5      	ldr	r3, [pc, #724]	@ (8004040 <ai_platform_network_process+0x2dc>)
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	6800      	ldr	r0, [r0, #0]
 8003d6e:	b085      	sub	sp, #20
 8003d70:	4383      	bics	r3, r0
 8003d72:	9202      	str	r2, [sp, #8]
 8003d74:	f040 8140 	bne.w	8003ff8 <ai_platform_network_process+0x294>
 8003d78:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8125 	beq.w	8003fca <ai_platform_network_process+0x266>
 8003d80:	692b      	ldr	r3, [r5, #16]
 8003d82:	f8d5 a034 	ldr.w	sl, [r5, #52]	@ 0x34
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	2700      	movs	r7, #0
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	61af      	str	r7, [r5, #24]
 8003d90:	f040 8137 	bne.w	8004002 <ai_platform_network_process+0x29e>
 8003d94:	2900      	cmp	r1, #0
 8003d96:	f000 811e 	beq.w	8003fd6 <ai_platform_network_process+0x272>
 8003d9a:	f1ba 0f00 	cmp.w	sl, #0
 8003d9e:	f000 811a 	beq.w	8003fd6 <ai_platform_network_process+0x272>
 8003da2:	f8ba 3000 	ldrh.w	r3, [sl]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8115 	beq.w	8003fd6 <ai_platform_network_process+0x272>
 8003dac:	698b      	ldr	r3, [r1, #24]
 8003dae:	9503      	str	r5, [sp, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	9301      	str	r3, [sp, #4]
 8003db4:	460e      	mov	r6, r1
 8003db6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d072      	beq.n	8003ea4 <ai_platform_network_process+0x140>
 8003dbe:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8003dc2:	2c00      	cmp	r4, #0
 8003dc4:	d06e      	beq.n	8003ea4 <ai_platform_network_process+0x140>
 8003dc6:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003dca:	f8d3 9000 	ldr.w	r9, [r3]
 8003dce:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8003dd2:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8003dd6:	f000 81d3 	beq.w	8004180 <ai_platform_network_process+0x41c>
 8003dda:	69a3      	ldr	r3, [r4, #24]
 8003ddc:	2101      	movs	r1, #1
 8003dde:	4630      	mov	r0, r6
 8003de0:	685d      	ldr	r5, [r3, #4]
 8003de2:	f7ff fc6b 	bl	80036bc <ai_buffer_get_size>
 8003de6:	4285      	cmp	r5, r0
 8003de8:	f0c0 8116 	bcc.w	8004018 <ai_platform_network_process+0x2b4>
 8003dec:	68e0      	ldr	r0, [r4, #12]
 8003dee:	69b1      	ldr	r1, [r6, #24]
 8003df0:	68c2      	ldr	r2, [r0, #12]
 8003df2:	68cb      	ldr	r3, [r1, #12]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	f040 810f 	bne.w	8004018 <ai_platform_network_process+0x2b4>
 8003dfa:	6882      	ldr	r2, [r0, #8]
 8003dfc:	688b      	ldr	r3, [r1, #8]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	f040 810a 	bne.w	8004018 <ai_platform_network_process+0x2b4>
 8003e04:	6842      	ldr	r2, [r0, #4]
 8003e06:	684b      	ldr	r3, [r1, #4]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	f040 8105 	bne.w	8004018 <ai_platform_network_process+0x2b4>
 8003e0e:	69a3      	ldr	r3, [r4, #24]
 8003e10:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e14:	f001 f812 	bl	8004e3c <ai_array_get_data_byte_size>
 8003e18:	4605      	mov	r5, r0
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	f001 f826 	bl	8004e6c <get_tensor_byte_size>
 8003e20:	4285      	cmp	r5, r0
 8003e22:	f0c0 80f9 	bcc.w	8004018 <ai_platform_network_process+0x2b4>
 8003e26:	69a3      	ldr	r3, [r4, #24]
 8003e28:	6818      	ldr	r0, [r3, #0]
 8003e2a:	f000 ff6f 	bl	8004d0c <ai_array_to_buffer_fmt>
 8003e2e:	6833      	ldr	r3, [r6, #0]
 8003e30:	4058      	eors	r0, r3
 8003e32:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8003e36:	f040 81a5 	bne.w	8004184 <ai_platform_network_process+0x420>
 8003e3a:	6873      	ldr	r3, [r6, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 819f 	beq.w	8004180 <ai_platform_network_process+0x41c>
 8003e42:	69b3      	ldr	r3, [r6, #24]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 81a5 	beq.w	8004196 <ai_platform_network_process+0x432>
 8003e4c:	9a01      	ldr	r2, [sp, #4]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	bf38      	it	cc
 8003e52:	461a      	movcc	r2, r3
 8003e54:	4620      	mov	r0, r4
 8003e56:	9201      	str	r2, [sp, #4]
 8003e58:	f001 f808 	bl	8004e6c <get_tensor_byte_size>
 8003e5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8003e60:	69b3      	ldr	r3, [r6, #24]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	fb00 f303 	mul.w	r3, r0, r3
 8003e68:	f8c8 300c 	str.w	r3, [r8, #12]
 8003e6c:	6871      	ldr	r1, [r6, #4]
 8003e6e:	f8c8 1004 	str.w	r1, [r8, #4]
 8003e72:	440b      	add	r3, r1
 8003e74:	f849 300b 	str.w	r3, [r9, fp]
 8003e78:	69a0      	ldr	r0, [r4, #24]
 8003e7a:	6803      	ldr	r3, [r0, #0]
 8003e7c:	009a      	lsls	r2, r3, #2
 8003e7e:	f107 0701 	add.w	r7, r7, #1
 8003e82:	f106 061c 	add.w	r6, r6, #28
 8003e86:	f100 80b1 	bmi.w	8003fec <ai_platform_network_process+0x288>
 8003e8a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	4419      	add	r1, r3
 8003e92:	6081      	str	r1, [r0, #8]
 8003e94:	69a3      	ldr	r3, [r4, #24]
 8003e96:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003e9a:	60da      	str	r2, [r3, #12]
 8003e9c:	f8ba 3000 	ldrh.w	r3, [sl]
 8003ea0:	42bb      	cmp	r3, r7
 8003ea2:	d888      	bhi.n	8003db6 <ai_platform_network_process+0x52>
 8003ea4:	9d03      	ldr	r5, [sp, #12]
 8003ea6:	9b02      	ldr	r3, [sp, #8]
 8003ea8:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f000 817c 	beq.w	80041a8 <ai_platform_network_process+0x444>
 8003eb0:	2a01      	cmp	r2, #1
 8003eb2:	f240 80bd 	bls.w	8004030 <ai_platform_network_process+0x2cc>
 8003eb6:	f8d5 8034 	ldr.w	r8, [r5, #52]	@ 0x34
 8003eba:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 80b6 	beq.w	8004030 <ai_platform_network_process+0x2cc>
 8003ec4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003ec8:	2700      	movs	r7, #0
 8003eca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 80bd 	beq.w	800404e <ai_platform_network_process+0x2ea>
 8003ed4:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8003ed8:	2e00      	cmp	r6, #0
 8003eda:	f000 80b8 	beq.w	800404e <ai_platform_network_process+0x2ea>
 8003ede:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8003ee2:	681c      	ldr	r4, [r3, #0]
 8003ee4:	eb14 1907 	adds.w	r9, r4, r7, lsl #4
 8003ee8:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 8003eec:	f000 8160 	beq.w	80041b0 <ai_platform_network_process+0x44c>
 8003ef0:	69b3      	ldr	r3, [r6, #24]
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	9302      	str	r3, [sp, #8]
 8003ef8:	4658      	mov	r0, fp
 8003efa:	f7ff fbdf 	bl	80036bc <ai_buffer_get_size>
 8003efe:	9b02      	ldr	r3, [sp, #8]
 8003f00:	4283      	cmp	r3, r0
 8003f02:	f0c0 8095 	bcc.w	8004030 <ai_platform_network_process+0x2cc>
 8003f06:	68f0      	ldr	r0, [r6, #12]
 8003f08:	f8db 1018 	ldr.w	r1, [fp, #24]
 8003f0c:	68c2      	ldr	r2, [r0, #12]
 8003f0e:	68cb      	ldr	r3, [r1, #12]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	f040 808d 	bne.w	8004030 <ai_platform_network_process+0x2cc>
 8003f16:	6882      	ldr	r2, [r0, #8]
 8003f18:	688b      	ldr	r3, [r1, #8]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	f040 8088 	bne.w	8004030 <ai_platform_network_process+0x2cc>
 8003f20:	6842      	ldr	r2, [r0, #4]
 8003f22:	684b      	ldr	r3, [r1, #4]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	f040 8083 	bne.w	8004030 <ai_platform_network_process+0x2cc>
 8003f2a:	69b3      	ldr	r3, [r6, #24]
 8003f2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f30:	f000 ff84 	bl	8004e3c <ai_array_get_data_byte_size>
 8003f34:	9002      	str	r0, [sp, #8]
 8003f36:	4630      	mov	r0, r6
 8003f38:	f000 ff98 	bl	8004e6c <get_tensor_byte_size>
 8003f3c:	9b02      	ldr	r3, [sp, #8]
 8003f3e:	4283      	cmp	r3, r0
 8003f40:	d376      	bcc.n	8004030 <ai_platform_network_process+0x2cc>
 8003f42:	69b3      	ldr	r3, [r6, #24]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	f000 fee1 	bl	8004d0c <ai_array_to_buffer_fmt>
 8003f4a:	f8db 3000 	ldr.w	r3, [fp]
 8003f4e:	4058      	eors	r0, r3
 8003f50:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8003f54:	f040 8134 	bne.w	80041c0 <ai_platform_network_process+0x45c>
 8003f58:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 8127 	beq.w	80041b0 <ai_platform_network_process+0x44c>
 8003f62:	f8db 3018 	ldr.w	r3, [fp, #24]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 8133 	beq.w	80041d4 <ai_platform_network_process+0x470>
 8003f6e:	9a01      	ldr	r2, [sp, #4]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	bf38      	it	cc
 8003f74:	461a      	movcc	r2, r3
 8003f76:	4630      	mov	r0, r6
 8003f78:	9201      	str	r2, [sp, #4]
 8003f7a:	f000 ff77 	bl	8004e6c <get_tensor_byte_size>
 8003f7e:	f8c9 0008 	str.w	r0, [r9, #8]
 8003f82:	f8db 3018 	ldr.w	r3, [fp, #24]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	fb00 f303 	mul.w	r3, r0, r3
 8003f8c:	f8c9 300c 	str.w	r3, [r9, #12]
 8003f90:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003f94:	f8c9 1004 	str.w	r1, [r9, #4]
 8003f98:	440b      	add	r3, r1
 8003f9a:	f844 300a 	str.w	r3, [r4, sl]
 8003f9e:	69b0      	ldr	r0, [r6, #24]
 8003fa0:	6803      	ldr	r3, [r0, #0]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	f107 0701 	add.w	r7, r7, #1
 8003fa8:	f10b 0b1c 	add.w	fp, fp, #28
 8003fac:	d44a      	bmi.n	8004044 <ai_platform_network_process+0x2e0>
 8003fae:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003fb2:	1a9b      	subs	r3, r3, r2
 8003fb4:	4419      	add	r1, r3
 8003fb6:	6081      	str	r1, [r0, #8]
 8003fb8:	69b3      	ldr	r3, [r6, #24]
 8003fba:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8003fbe:	60da      	str	r2, [r3, #12]
 8003fc0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003fc4:	42bb      	cmp	r3, r7
 8003fc6:	d880      	bhi.n	8003eca <ai_platform_network_process+0x166>
 8003fc8:	e041      	b.n	800404e <ai_platform_network_process+0x2ea>
 8003fca:	692a      	ldr	r2, [r5, #16]
 8003fcc:	61ab      	str	r3, [r5, #24]
 8003fce:	f002 0203 	and.w	r2, r2, #3
 8003fd2:	2a03      	cmp	r2, #3
 8003fd4:	d115      	bne.n	8004002 <ai_platform_network_process+0x29e>
 8003fd6:	2217      	movs	r2, #23
 8003fd8:	2112      	movs	r1, #18
 8003fda:	f105 000c 	add.w	r0, r5, #12
 8003fde:	f000 f909 	bl	80041f4 <core_set_error>
 8003fe2:	2400      	movs	r4, #0
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	b005      	add	sp, #20
 8003fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fec:	f8ba 3000 	ldrh.w	r3, [sl]
 8003ff0:	429f      	cmp	r7, r3
 8003ff2:	f4ff aee0 	bcc.w	8003db6 <ai_platform_network_process+0x52>
 8003ff6:	e755      	b.n	8003ea4 <ai_platform_network_process+0x140>
 8003ff8:	2400      	movs	r4, #0
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	b005      	add	sp, #20
 8003ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004002:	2230      	movs	r2, #48	@ 0x30
 8004004:	2111      	movs	r1, #17
 8004006:	f105 000c 	add.w	r0, r5, #12
 800400a:	f000 f8f3 	bl	80041f4 <core_set_error>
 800400e:	2400      	movs	r4, #0
 8004010:	4620      	mov	r0, r4
 8004012:	b005      	add	sp, #20
 8004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004018:	9d03      	ldr	r5, [sp, #12]
 800401a:	2218      	movs	r2, #24
 800401c:	2112      	movs	r1, #18
 800401e:	f105 000c 	add.w	r0, r5, #12
 8004022:	f000 f8e7 	bl	80041f4 <core_set_error>
 8004026:	2400      	movs	r4, #0
 8004028:	4620      	mov	r0, r4
 800402a:	b005      	add	sp, #20
 800402c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004030:	2218      	movs	r2, #24
 8004032:	2113      	movs	r1, #19
 8004034:	f105 000c 	add.w	r0, r5, #12
 8004038:	f000 f8dc 	bl	80041f4 <core_set_error>
 800403c:	2400      	movs	r4, #0
 800403e:	e7d1      	b.n	8003fe4 <ai_platform_network_process+0x280>
 8004040:	a1c00100 	.word	0xa1c00100
 8004044:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004048:	429f      	cmp	r7, r3
 800404a:	f4ff af3e 	bcc.w	8003eca <ai_platform_network_process+0x166>
 800404e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004052:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 8004054:	832b      	strh	r3, [r5, #24]
 8004056:	2a00      	cmp	r2, #0
 8004058:	f040 808c 	bne.w	8004174 <ai_platform_network_process+0x410>
 800405c:	4616      	mov	r6, r2
 800405e:	4617      	mov	r7, r2
 8004060:	8b6c      	ldrh	r4, [r5, #26]
 8004062:	429c      	cmp	r4, r3
 8004064:	bf38      	it	cc
 8004066:	46ab      	movcc	fp, r5
 8004068:	d2bc      	bcs.n	8003fe4 <ai_platform_network_process+0x280>
 800406a:	2e00      	cmp	r6, #0
 800406c:	d030      	beq.n	80040d0 <ai_platform_network_process+0x36c>
 800406e:	f04f 0800 	mov.w	r8, #0
 8004072:	e014      	b.n	800409e <ai_platform_network_process+0x33a>
 8004074:	6882      	ldr	r2, [r0, #8]
 8004076:	68c5      	ldr	r5, [r0, #12]
 8004078:	6863      	ldr	r3, [r4, #4]
 800407a:	1b52      	subs	r2, r2, r5
 800407c:	4413      	add	r3, r2
 800407e:	6083      	str	r3, [r0, #8]
 8004080:	698b      	ldr	r3, [r1, #24]
 8004082:	6862      	ldr	r2, [r4, #4]
 8004084:	60da      	str	r2, [r3, #12]
 8004086:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800408a:	f859 200a 	ldr.w	r2, [r9, sl]
 800408e:	440b      	add	r3, r1
 8004090:	4293      	cmp	r3, r2
 8004092:	bf24      	itt	cs
 8004094:	68e3      	ldrcs	r3, [r4, #12]
 8004096:	1ad3      	subcs	r3, r2, r3
 8004098:	6063      	str	r3, [r4, #4]
 800409a:	f108 0801 	add.w	r8, r8, #1
 800409e:	8833      	ldrh	r3, [r6, #0]
 80040a0:	4543      	cmp	r3, r8
 80040a2:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80040a6:	d913      	bls.n	80040d0 <ai_platform_network_process+0x36c>
 80040a8:	6873      	ldr	r3, [r6, #4]
 80040aa:	b18b      	cbz	r3, 80040d0 <ai_platform_network_process+0x36c>
 80040ac:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80040b0:	b171      	cbz	r1, 80040d0 <ai_platform_network_process+0x36c>
 80040b2:	6988      	ldr	r0, [r1, #24]
 80040b4:	68b2      	ldr	r2, [r6, #8]
 80040b6:	6803      	ldr	r3, [r0, #0]
 80040b8:	f8d2 9000 	ldr.w	r9, [r2]
 80040bc:	009d      	lsls	r5, r3, #2
 80040be:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80040c2:	d5d7      	bpl.n	8004074 <ai_platform_network_process+0x310>
 80040c4:	6881      	ldr	r1, [r0, #8]
 80040c6:	68a2      	ldr	r2, [r4, #8]
 80040c8:	6860      	ldr	r0, [r4, #4]
 80040ca:	f000 fd99 	bl	8004c00 <st_int8_copy>
 80040ce:	e7da      	b.n	8004086 <ai_platform_network_process+0x322>
 80040d0:	4658      	mov	r0, fp
 80040d2:	f000 f8e7 	bl	80042a4 <ai_layers_forward_all>
 80040d6:	2f00      	cmp	r7, #0
 80040d8:	d03d      	beq.n	8004156 <ai_platform_network_process+0x3f2>
 80040da:	2400      	movs	r4, #0
 80040dc:	e016      	b.n	800410c <ai_platform_network_process+0x3a8>
 80040de:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80040e2:	f859 100a 	ldr.w	r1, [r9, sl]
 80040e6:	4413      	add	r3, r2
 80040e8:	428b      	cmp	r3, r1
 80040ea:	bf24      	itt	cs
 80040ec:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80040f0:	1acb      	subcs	r3, r1, r3
 80040f2:	f8c8 3004 	str.w	r3, [r8, #4]
 80040f6:	6981      	ldr	r1, [r0, #24]
 80040f8:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 80040fc:	1b52      	subs	r2, r2, r5
 80040fe:	4413      	add	r3, r2
 8004100:	608b      	str	r3, [r1, #8]
 8004102:	6983      	ldr	r3, [r0, #24]
 8004104:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004108:	60da      	str	r2, [r3, #12]
 800410a:	3401      	adds	r4, #1
 800410c:	883b      	ldrh	r3, [r7, #0]
 800410e:	42a3      	cmp	r3, r4
 8004110:	d921      	bls.n	8004156 <ai_platform_network_process+0x3f2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	b1fb      	cbz	r3, 8004156 <ai_platform_network_process+0x3f2>
 8004116:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800411a:	b1e0      	cbz	r0, 8004156 <ai_platform_network_process+0x3f2>
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	6983      	ldr	r3, [r0, #24]
 8004120:	f8d2 9000 	ldr.w	r9, [r2]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	0092      	lsls	r2, r2, #2
 8004128:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800412c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8004130:	d5d5      	bpl.n	80040de <ai_platform_network_process+0x37a>
 8004132:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8004136:	6898      	ldr	r0, [r3, #8]
 8004138:	f000 fd62 	bl	8004c00 <st_int8_copy>
 800413c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8004140:	f859 200a 	ldr.w	r2, [r9, sl]
 8004144:	440b      	add	r3, r1
 8004146:	4293      	cmp	r3, r2
 8004148:	bf24      	itt	cs
 800414a:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800414e:	1ad3      	subcs	r3, r2, r3
 8004150:	f8c8 3004 	str.w	r3, [r8, #4]
 8004154:	e7d9      	b.n	800410a <ai_platform_network_process+0x3a6>
 8004156:	f8bb 401a 	ldrh.w	r4, [fp, #26]
 800415a:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800415e:	3401      	adds	r4, #1
 8004160:	b2a4      	uxth	r4, r4
 8004162:	42a3      	cmp	r3, r4
 8004164:	f8ab 401a 	strh.w	r4, [fp, #26]
 8004168:	f63f af7f 	bhi.w	800406a <ai_platform_network_process+0x306>
 800416c:	4620      	mov	r0, r4
 800416e:	b005      	add	sp, #20
 8004170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004174:	2a01      	cmp	r2, #1
 8004176:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 8004178:	d02a      	beq.n	80041d0 <ai_platform_network_process+0x46c>
 800417a:	f106 070c 	add.w	r7, r6, #12
 800417e:	e76f      	b.n	8004060 <ai_platform_network_process+0x2fc>
 8004180:	9d03      	ldr	r5, [sp, #12]
 8004182:	e728      	b.n	8003fd6 <ai_platform_network_process+0x272>
 8004184:	9d03      	ldr	r5, [sp, #12]
 8004186:	2219      	movs	r2, #25
 8004188:	2112      	movs	r1, #18
 800418a:	f105 000c 	add.w	r0, r5, #12
 800418e:	f000 f831 	bl	80041f4 <core_set_error>
 8004192:	2400      	movs	r4, #0
 8004194:	e726      	b.n	8003fe4 <ai_platform_network_process+0x280>
 8004196:	9d03      	ldr	r5, [sp, #12]
 8004198:	4604      	mov	r4, r0
 800419a:	2221      	movs	r2, #33	@ 0x21
 800419c:	2112      	movs	r1, #18
 800419e:	f105 000c 	add.w	r0, r5, #12
 80041a2:	f000 f827 	bl	80041f4 <core_set_error>
 80041a6:	e71d      	b.n	8003fe4 <ai_platform_network_process+0x280>
 80041a8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80041ac:	832b      	strh	r3, [r5, #24]
 80041ae:	e752      	b.n	8004056 <ai_platform_network_process+0x2f2>
 80041b0:	2217      	movs	r2, #23
 80041b2:	2113      	movs	r1, #19
 80041b4:	f105 000c 	add.w	r0, r5, #12
 80041b8:	f000 f81c 	bl	80041f4 <core_set_error>
 80041bc:	2400      	movs	r4, #0
 80041be:	e711      	b.n	8003fe4 <ai_platform_network_process+0x280>
 80041c0:	2219      	movs	r2, #25
 80041c2:	2113      	movs	r1, #19
 80041c4:	f105 000c 	add.w	r0, r5, #12
 80041c8:	f000 f814 	bl	80041f4 <core_set_error>
 80041cc:	2400      	movs	r4, #0
 80041ce:	e709      	b.n	8003fe4 <ai_platform_network_process+0x280>
 80041d0:	2700      	movs	r7, #0
 80041d2:	e745      	b.n	8004060 <ai_platform_network_process+0x2fc>
 80041d4:	4604      	mov	r4, r0
 80041d6:	2221      	movs	r2, #33	@ 0x21
 80041d8:	2113      	movs	r1, #19
 80041da:	f105 000c 	add.w	r0, r5, #12
 80041de:	f000 f809 	bl	80041f4 <core_set_error>
 80041e2:	e6ff      	b.n	8003fe4 <ai_platform_network_process+0x280>

080041e4 <core_init>:
 80041e4:	2001      	movs	r0, #1
 80041e6:	4770      	bx	lr

080041e8 <core_get_error>:
 80041e8:	4603      	mov	r3, r0
 80041ea:	2200      	movs	r2, #0
 80041ec:	6800      	ldr	r0, [r0, #0]
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop

080041f4 <core_set_error>:
 80041f4:	4603      	mov	r3, r0
 80041f6:	7800      	ldrb	r0, [r0, #0]
 80041f8:	b108      	cbz	r0, 80041fe <core_set_error+0xa>
 80041fa:	2000      	movs	r0, #0
 80041fc:	4770      	bx	lr
 80041fe:	7019      	strb	r1, [r3, #0]
 8004200:	6819      	ldr	r1, [r3, #0]
 8004202:	f362 211f 	bfi	r1, r2, #8, #24
 8004206:	2001      	movs	r0, #1
 8004208:	6019      	str	r1, [r3, #0]
 800420a:	4770      	bx	lr

0800420c <ai_check_custom_types>:
 800420c:	b082      	sub	sp, #8
 800420e:	4b13      	ldr	r3, [pc, #76]	@ (800425c <ai_check_custom_types+0x50>)
 8004210:	9301      	str	r3, [sp, #4]
 8004212:	b118      	cbz	r0, 800421c <ai_check_custom_types+0x10>
 8004214:	7803      	ldrb	r3, [r0, #0]
 8004216:	2b03      	cmp	r3, #3
 8004218:	d002      	beq.n	8004220 <ai_check_custom_types+0x14>
 800421a:	2000      	movs	r0, #0
 800421c:	b002      	add	sp, #8
 800421e:	4770      	bx	lr
 8004220:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004224:	4293      	cmp	r3, r2
 8004226:	d004      	beq.n	8004232 <ai_check_custom_types+0x26>
 8004228:	2001      	movs	r0, #1
 800422a:	f080 0001 	eor.w	r0, r0, #1
 800422e:	b002      	add	sp, #8
 8004230:	4770      	bx	lr
 8004232:	7842      	ldrb	r2, [r0, #1]
 8004234:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004238:	429a      	cmp	r2, r3
 800423a:	f100 0001 	add.w	r0, r0, #1
 800423e:	d1f3      	bne.n	8004228 <ai_check_custom_types+0x1c>
 8004240:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8004244:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004248:	429a      	cmp	r2, r3
 800424a:	d1ed      	bne.n	8004228 <ai_check_custom_types+0x1c>
 800424c:	7842      	ldrb	r2, [r0, #1]
 800424e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004252:	429a      	cmp	r2, r3
 8004254:	d1e8      	bne.n	8004228 <ai_check_custom_types+0x1c>
 8004256:	2000      	movs	r0, #0
 8004258:	e7e7      	b.n	800422a <ai_check_custom_types+0x1e>
 800425a:	bf00      	nop
 800425c:	84048403 	.word	0x84048403

08004260 <ai_layers_init_all>:
 8004260:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004262:	2100      	movs	r1, #0
 8004264:	b143      	cbz	r3, 8004278 <ai_layers_init_all+0x18>
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	60d8      	str	r0, [r3, #12]
 800426a:	429a      	cmp	r2, r3
 800426c:	f101 0101 	add.w	r1, r1, #1
 8004270:	d002      	beq.n	8004278 <ai_layers_init_all+0x18>
 8004272:	b10a      	cbz	r2, 8004278 <ai_layers_init_all+0x18>
 8004274:	4613      	mov	r3, r2
 8004276:	e7f5      	b.n	8004264 <ai_layers_init_all+0x4>
 8004278:	4608      	mov	r0, r1
 800427a:	4770      	bx	lr

0800427c <ai_layers_post_init_all>:
 800427c:	b538      	push	{r3, r4, r5, lr}
 800427e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004280:	2500      	movs	r5, #0
 8004282:	b16c      	cbz	r4, 80042a0 <ai_layers_post_init_all+0x24>
 8004284:	6863      	ldr	r3, [r4, #4]
 8004286:	07db      	lsls	r3, r3, #31
 8004288:	d504      	bpl.n	8004294 <ai_layers_post_init_all+0x18>
 800428a:	6a23      	ldr	r3, [r4, #32]
 800428c:	4620      	mov	r0, r4
 800428e:	b10b      	cbz	r3, 8004294 <ai_layers_post_init_all+0x18>
 8004290:	4798      	blx	r3
 8004292:	3501      	adds	r5, #1
 8004294:	6923      	ldr	r3, [r4, #16]
 8004296:	42a3      	cmp	r3, r4
 8004298:	d002      	beq.n	80042a0 <ai_layers_post_init_all+0x24>
 800429a:	b10b      	cbz	r3, 80042a0 <ai_layers_post_init_all+0x24>
 800429c:	461c      	mov	r4, r3
 800429e:	e7f0      	b.n	8004282 <ai_layers_post_init_all+0x6>
 80042a0:	4628      	mov	r0, r5
 80042a2:	bd38      	pop	{r3, r4, r5, pc}

080042a4 <ai_layers_forward_all>:
 80042a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042a8:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 80042ac:	4604      	mov	r4, r0
 80042ae:	f1b8 0f00 	cmp.w	r8, #0
 80042b2:	d02b      	beq.n	800430c <ai_layers_forward_all+0x68>
 80042b4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80042b6:	63c1      	str	r1, [r0, #60]	@ 0x3c
 80042b8:	b321      	cbz	r1, 8004304 <ai_layers_forward_all+0x60>
 80042ba:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80042bc:	2001      	movs	r0, #1
 80042be:	47c0      	blx	r8
 80042c0:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80042c2:	b1fe      	cbz	r6, 8004304 <ai_layers_forward_all+0x60>
 80042c4:	2700      	movs	r7, #0
 80042c6:	4631      	mov	r1, r6
 80042c8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80042ca:	2002      	movs	r0, #2
 80042cc:	47c0      	blx	r8
 80042ce:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80042d0:	4628      	mov	r0, r5
 80042d2:	696b      	ldr	r3, [r5, #20]
 80042d4:	4798      	blx	r3
 80042d6:	692e      	ldr	r6, [r5, #16]
 80042d8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80042da:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80042dc:	42b5      	cmp	r5, r6
 80042de:	f04f 0003 	mov.w	r0, #3
 80042e2:	d007      	beq.n	80042f4 <ai_layers_forward_all+0x50>
 80042e4:	47c0      	blx	r8
 80042e6:	3701      	adds	r7, #1
 80042e8:	63e6      	str	r6, [r4, #60]	@ 0x3c
 80042ea:	2e00      	cmp	r6, #0
 80042ec:	d1eb      	bne.n	80042c6 <ai_layers_forward_all+0x22>
 80042ee:	4638      	mov	r0, r7
 80042f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042f4:	2003      	movs	r0, #3
 80042f6:	47c0      	blx	r8
 80042f8:	2300      	movs	r3, #0
 80042fa:	3701      	adds	r7, #1
 80042fc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80042fe:	4638      	mov	r0, r7
 8004300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004304:	2700      	movs	r7, #0
 8004306:	4638      	mov	r0, r7
 8004308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800430c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800430e:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8004310:	2d00      	cmp	r5, #0
 8004312:	d0f7      	beq.n	8004304 <ai_layers_forward_all+0x60>
 8004314:	4647      	mov	r7, r8
 8004316:	696b      	ldr	r3, [r5, #20]
 8004318:	4628      	mov	r0, r5
 800431a:	4798      	blx	r3
 800431c:	462b      	mov	r3, r5
 800431e:	692d      	ldr	r5, [r5, #16]
 8004320:	429d      	cmp	r5, r3
 8004322:	d004      	beq.n	800432e <ai_layers_forward_all+0x8a>
 8004324:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8004326:	3701      	adds	r7, #1
 8004328:	2d00      	cmp	r5, #0
 800432a:	d1f4      	bne.n	8004316 <ai_layers_forward_all+0x72>
 800432c:	e7df      	b.n	80042ee <ai_layers_forward_all+0x4a>
 800432e:	2300      	movs	r3, #0
 8004330:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004332:	3701      	adds	r7, #1
 8004334:	e7db      	b.n	80042ee <ai_layers_forward_all+0x4a>
 8004336:	bf00      	nop

08004338 <forward_dense>:
 8004338:	6983      	ldr	r3, [r0, #24]
 800433a:	881a      	ldrh	r2, [r3, #0]
 800433c:	2a00      	cmp	r2, #0
 800433e:	f000 80cc 	beq.w	80044da <forward_dense+0x1a2>
 8004342:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004346:	ed2d 8b02 	vpush	{d8}
 800434a:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800434e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8004352:	b09b      	sub	sp, #108	@ 0x6c
 8004354:	b104      	cbz	r4, 8004358 <forward_dense+0x20>
 8004356:	6824      	ldr	r4, [r4, #0]
 8004358:	2a01      	cmp	r2, #1
 800435a:	f000 81d7 	beq.w	800470c <forward_dense+0x3d4>
 800435e:	f8dc 5010 	ldr.w	r5, [ip, #16]
 8004362:	b105      	cbz	r5, 8004366 <forward_dense+0x2e>
 8004364:	682d      	ldr	r5, [r5, #0]
 8004366:	2a02      	cmp	r2, #2
 8004368:	f000 80b9 	beq.w	80044de <forward_dense+0x1a6>
 800436c:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8004370:	9308      	str	r3, [sp, #32]
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 81c1 	beq.w	80046fa <forward_dense+0x3c2>
 8004378:	4619      	mov	r1, r3
 800437a:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 800437e:	6809      	ldr	r1, [r1, #0]
 8004380:	910a      	str	r1, [sp, #40]	@ 0x28
 8004382:	2b01      	cmp	r3, #1
 8004384:	f240 81bb 	bls.w	80046fe <forward_dense+0x3c6>
 8004388:	9b08      	ldr	r3, [sp, #32]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	9308      	str	r3, [sp, #32]
 800438e:	460b      	mov	r3, r1
 8004390:	68e0      	ldr	r0, [r4, #12]
 8004392:	68ee      	ldr	r6, [r5, #12]
 8004394:	6840      	ldr	r0, [r0, #4]
 8004396:	6999      	ldr	r1, [r3, #24]
 8004398:	9010      	str	r0, [sp, #64]	@ 0x40
 800439a:	6870      	ldr	r0, [r6, #4]
 800439c:	680b      	ldr	r3, [r1, #0]
 800439e:	900f      	str	r0, [sp, #60]	@ 0x3c
 80043a0:	e9d6 7602 	ldrd	r7, r6, [r6, #8]
 80043a4:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 80043a8:	fb00 f707 	mul.w	r7, r0, r7
 80043ac:	f3c3 5041 	ubfx	r0, r3, #21, #2
 80043b0:	fa4e f000 	asr.w	r0, lr, r0
 80043b4:	2a03      	cmp	r2, #3
 80043b6:	900d      	str	r0, [sp, #52]	@ 0x34
 80043b8:	f000 81a5 	beq.w	8004706 <forward_dense+0x3ce>
 80043bc:	f8dc 8028 	ldr.w	r8, [ip, #40]	@ 0x28
 80043c0:	f1b8 0f00 	cmp.w	r8, #0
 80043c4:	d006      	beq.n	80043d4 <forward_dense+0x9c>
 80043c6:	f8d8 8000 	ldr.w	r8, [r8]
 80043ca:	f1b8 0f00 	cmp.w	r8, #0
 80043ce:	d001      	beq.n	80043d4 <forward_dense+0x9c>
 80043d0:	f8d8 8018 	ldr.w	r8, [r8, #24]
 80043d4:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80043d8:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 80043dc:	fa42 f303 	asr.w	r3, r2, r3
 80043e0:	07db      	lsls	r3, r3, #31
 80043e2:	f140 8177 	bpl.w	80046d4 <forward_dense+0x39c>
 80043e6:	f04f 0900 	mov.w	r9, #0
 80043ea:	69a3      	ldr	r3, [r4, #24]
 80043ec:	69aa      	ldr	r2, [r5, #24]
 80043ee:	6891      	ldr	r1, [r2, #8]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80043f4:	9102      	str	r1, [sp, #8]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	9303      	str	r3, [sp, #12]
 80043fc:	fb07 f606 	mul.w	r6, r7, r6
 8004400:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004402:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8004406:	009c      	lsls	r4, r3, #2
 8004408:	4281      	cmp	r1, r0
 800440a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800440c:	9409      	str	r4, [sp, #36]	@ 0x24
 800440e:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8004412:	d25d      	bcs.n	80044d0 <forward_dense+0x198>
 8004414:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004416:	ed9f 8abf 	vldr	s16, [pc, #764]	@ 8004714 <forward_dense+0x3dc>
 800441a:	08d9      	lsrs	r1, r3, #3
 800441c:	4693      	mov	fp, r2
 800441e:	eb02 0a83 	add.w	sl, r2, r3, lsl #2
 8004422:	461a      	mov	r2, r3
 8004424:	f023 0301 	bic.w	r3, r3, #1
 8004428:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 800442c:	9301      	str	r3, [sp, #4]
 800442e:	014b      	lsls	r3, r1, #5
 8004430:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8004434:	9311      	str	r3, [sp, #68]	@ 0x44
 8004436:	0093      	lsls	r3, r2, #2
 8004438:	930c      	str	r3, [sp, #48]	@ 0x30
 800443a:	f002 0301 	and.w	r3, r2, #1
 800443e:	464c      	mov	r4, r9
 8004440:	9104      	str	r1, [sp, #16]
 8004442:	9305      	str	r3, [sp, #20]
 8004444:	46c1      	mov	r9, r8
 8004446:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800444e:	9b08      	ldr	r3, [sp, #32]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d04a      	beq.n	80044ea <forward_dense+0x1b2>
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	689d      	ldr	r5, [r3, #8]
 8004458:	2c00      	cmp	r4, #0
 800445a:	d049      	beq.n	80044f0 <forward_dense+0x1b8>
 800445c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800445e:	2b04      	cmp	r3, #4
 8004460:	9b02      	ldr	r3, [sp, #8]
 8004462:	d057      	beq.n	8004514 <forward_dense+0x1dc>
 8004464:	4599      	cmp	r9, r3
 8004466:	d927      	bls.n	80044b8 <forward_dense+0x180>
 8004468:	9e03      	ldr	r6, [sp, #12]
 800446a:	4618      	mov	r0, r3
 800446c:	2d00      	cmp	r5, #0
 800446e:	d039      	beq.n	80044e4 <forward_dense+0x1ac>
 8004470:	ecb5 6a01 	vldmia	r5!, {s12}
 8004474:	45da      	cmp	sl, fp
 8004476:	d911      	bls.n	800449c <forward_dense+0x164>
 8004478:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8004714 <forward_dense+0x3dc>
 800447c:	465a      	mov	r2, fp
 800447e:	4661      	mov	r1, ip
 8004480:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004484:	ecb2 7a01 	vldmia	r2!, {s14}
 8004488:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800448c:	edd3 6a00 	vldr	s13, [r3]
 8004490:	4592      	cmp	sl, r2
 8004492:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004496:	d8f3      	bhi.n	8004480 <forward_dense+0x148>
 8004498:	ee36 6a27 	vadd.f32	s12, s12, s15
 800449c:	eca0 6a01 	vstmia	r0!, {s12}
 80044a0:	4548      	cmp	r0, r9
 80044a2:	44b4      	add	ip, r6
 80044a4:	d3e2      	bcc.n	800446c <forward_dense+0x134>
 80044a6:	9a02      	ldr	r2, [sp, #8]
 80044a8:	eba9 0302 	sub.w	r3, r9, r2
 80044ac:	3b01      	subs	r3, #1
 80044ae:	f023 0303 	bic.w	r3, r3, #3
 80044b2:	3304      	adds	r3, #4
 80044b4:	18d3      	adds	r3, r2, r3
 80044b6:	9302      	str	r3, [sp, #8]
 80044b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044ba:	9a01      	ldr	r2, [sp, #4]
 80044bc:	4499      	add	r9, r3
 80044be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80044c0:	441a      	add	r2, r3
 80044c2:	449a      	add	sl, r3
 80044c4:	449b      	add	fp, r3
 80044c6:	9201      	str	r2, [sp, #4]
 80044c8:	9b02      	ldr	r3, [sp, #8]
 80044ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d3ba      	bcc.n	8004446 <forward_dense+0x10e>
 80044d0:	b01b      	add	sp, #108	@ 0x6c
 80044d2:	ecbd 8b02 	vpop	{d8}
 80044d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044da:	6853      	ldr	r3, [r2, #4]
 80044dc:	deff      	udf	#255	@ 0xff
 80044de:	2300      	movs	r3, #0
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	deff      	udf	#255	@ 0xff
 80044e4:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 8004714 <forward_dense+0x3dc>
 80044e8:	e7c4      	b.n	8004474 <forward_dense+0x13c>
 80044ea:	461d      	mov	r5, r3
 80044ec:	2c00      	cmp	r4, #0
 80044ee:	d1b5      	bne.n	800445c <forward_dense+0x124>
 80044f0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80044f2:	9217      	str	r2, [sp, #92]	@ 0x5c
 80044f4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80044f6:	9b02      	ldr	r3, [sp, #8]
 80044f8:	9218      	str	r2, [sp, #96]	@ 0x60
 80044fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044fc:	e9cd 3b13 	strd	r3, fp, [sp, #76]	@ 0x4c
 8004500:	4413      	add	r3, r2
 8004502:	9302      	str	r3, [sp, #8]
 8004504:	a813      	add	r0, sp, #76	@ 0x4c
 8004506:	2301      	movs	r3, #1
 8004508:	e9cd c515 	strd	ip, r5, [sp, #84]	@ 0x54
 800450c:	9319      	str	r3, [sp, #100]	@ 0x64
 800450e:	f000 fa1d 	bl	800494c <forward_lite_dense_if32of32wf32>
 8004512:	e7d1      	b.n	80044b8 <forward_dense+0x180>
 8004514:	4599      	cmp	r9, r3
 8004516:	d9cf      	bls.n	80044b8 <forward_dense+0x180>
 8004518:	9a04      	ldr	r2, [sp, #16]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	1c57      	adds	r7, r2, #1
 800451e:	9b01      	ldr	r3, [sp, #4]
 8004520:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004522:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
 8004526:	4452      	add	r2, sl
 8004528:	3b01      	subs	r3, #1
 800452a:	eb0c 0787 	add.w	r7, ip, r7, lsl #2
 800452e:	9206      	str	r2, [sp, #24]
 8004530:	9307      	str	r3, [sp, #28]
 8004532:	2d00      	cmp	r5, #0
 8004534:	f000 80c3 	beq.w	80046be <forward_dense+0x386>
 8004538:	9b04      	ldr	r3, [sp, #16]
 800453a:	ecf5 2a01 	vldmia	r5!, {s5}
 800453e:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8004714 <forward_dense+0x3dc>
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 80c3 	beq.w	80046ce <forward_dense+0x396>
 8004548:	f10c 0204 	add.w	r2, ip, #4
 800454c:	f10b 0320 	add.w	r3, fp, #32
 8004550:	f812 0c04 	ldrb.w	r0, [r2, #-4]
 8004554:	ed13 2a07 	vldr	s4, [r3, #-28]	@ 0xffffffe4
 8004558:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 800455c:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8004560:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8004564:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8004568:	ed13 5a04 	vldr	s10, [r3, #-16]
 800456c:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004570:	ed13 6a02 	vldr	s12, [r3, #-8]
 8004574:	ed53 6a01 	vldr	s13, [r3, #-4]
 8004578:	f000 060f 	and.w	r6, r0, #15
 800457c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8004580:	edd6 7a00 	vldr	s15, [r6]
 8004584:	0900      	lsrs	r0, r0, #4
 8004586:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800458a:	ed90 3a00 	vldr	s6, [r0]
 800458e:	ee67 7a82 	vmul.f32	s15, s15, s4
 8004592:	0908      	lsrs	r0, r1, #4
 8004594:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004598:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800459c:	f001 010f 	and.w	r1, r1, #15
 80045a0:	edd0 3a00 	vldr	s7, [r0]
 80045a4:	f812 0c02 	ldrb.w	r0, [r2, #-2]
 80045a8:	eee3 7a84 	vfma.f32	s15, s7, s8
 80045ac:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80045b0:	0906      	lsrs	r6, r0, #4
 80045b2:	ed91 4a00 	vldr	s8, [r1]
 80045b6:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80045ba:	eee4 7a24 	vfma.f32	s15, s8, s9
 80045be:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80045c2:	f000 000f 	and.w	r0, r0, #15
 80045c6:	edd6 4a00 	vldr	s9, [r6]
 80045ca:	eee4 7a85 	vfma.f32	s15, s9, s10
 80045ce:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80045d2:	3204      	adds	r2, #4
 80045d4:	ed90 5a00 	vldr	s10, [r0]
 80045d8:	0908      	lsrs	r0, r1, #4
 80045da:	eee5 7a25 	vfma.f32	s15, s10, s11
 80045de:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80045e2:	f001 010f 	and.w	r1, r1, #15
 80045e6:	edd0 5a00 	vldr	s11, [r0]
 80045ea:	eee5 7a86 	vfma.f32	s15, s11, s12
 80045ee:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80045f2:	42ba      	cmp	r2, r7
 80045f4:	ed91 6a00 	vldr	s12, [r1]
 80045f8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80045fc:	f103 0320 	add.w	r3, r3, #32
 8004600:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004604:	d1a4      	bne.n	8004550 <forward_dense+0x218>
 8004606:	f8dd e018 	ldr.w	lr, [sp, #24]
 800460a:	f1a7 0804 	sub.w	r8, r7, #4
 800460e:	9b01      	ldr	r3, [sp, #4]
 8004610:	459e      	cmp	lr, r3
 8004612:	d22a      	bcs.n	800466a <forward_dense+0x332>
 8004614:	9b07      	ldr	r3, [sp, #28]
 8004616:	eba3 060e 	sub.w	r6, r3, lr
 800461a:	ea4f 0ad6 	mov.w	sl, r6, lsr #3
 800461e:	f10e 0208 	add.w	r2, lr, #8
 8004622:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 8004626:	eb08 06d6 	add.w	r6, r8, r6, lsr #3
 800462a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800462e:	ed52 5a01 	vldr	s11, [r2, #-4]
 8004632:	ed52 6a02 	vldr	s13, [r2, #-8]
 8004636:	f003 010f 	and.w	r1, r3, #15
 800463a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800463e:	edd1 7a00 	vldr	s15, [r1]
 8004642:	091b      	lsrs	r3, r3, #4
 8004644:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004648:	ed93 6a00 	vldr	s12, [r3]
 800464c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004650:	42b0      	cmp	r0, r6
 8004652:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004656:	f102 0208 	add.w	r2, r2, #8
 800465a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800465e:	d1e4      	bne.n	800462a <forward_dense+0x2f2>
 8004660:	f10a 0a01 	add.w	sl, sl, #1
 8004664:	44d0      	add	r8, sl
 8004666:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 800466a:	9b05      	ldr	r3, [sp, #20]
 800466c:	b1cb      	cbz	r3, 80046a2 <forward_dense+0x36a>
 800466e:	f898 3000 	ldrb.w	r3, [r8]
 8004672:	edde 7a00 	vldr	s15, [lr]
 8004676:	9a03      	ldr	r2, [sp, #12]
 8004678:	091b      	lsrs	r3, r3, #4
 800467a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800467e:	edd3 6a00 	vldr	s13, [r3]
 8004682:	9b00      	ldr	r3, [sp, #0]
 8004684:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004688:	4494      	add	ip, r2
 800468a:	4417      	add	r7, r2
 800468c:	ee32 7a87 	vadd.f32	s14, s5, s14
 8004690:	eca3 7a01 	vstmia	r3!, {s14}
 8004694:	4599      	cmp	r9, r3
 8004696:	9300      	str	r3, [sp, #0]
 8004698:	f63f af4b 	bhi.w	8004532 <forward_dense+0x1fa>
 800469c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80046a0:	e701      	b.n	80044a6 <forward_dense+0x16e>
 80046a2:	9b00      	ldr	r3, [sp, #0]
 80046a4:	9a03      	ldr	r2, [sp, #12]
 80046a6:	ee72 2a87 	vadd.f32	s5, s5, s14
 80046aa:	4494      	add	ip, r2
 80046ac:	ece3 2a01 	vstmia	r3!, {s5}
 80046b0:	454b      	cmp	r3, r9
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	4417      	add	r7, r2
 80046b6:	d2f1      	bcs.n	800469c <forward_dense+0x364>
 80046b8:	2d00      	cmp	r5, #0
 80046ba:	f47f af3d 	bne.w	8004538 <forward_dense+0x200>
 80046be:	9b04      	ldr	r3, [sp, #16]
 80046c0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004714 <forward_dense+0x3dc>
 80046c4:	eef0 2a48 	vmov.f32	s5, s16
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f47f af3d 	bne.w	8004548 <forward_dense+0x210>
 80046ce:	46de      	mov	lr, fp
 80046d0:	46e0      	mov	r8, ip
 80046d2:	e79c      	b.n	800460e <forward_dense+0x2d6>
 80046d4:	f8d1 900c 	ldr.w	r9, [r1, #12]
 80046d8:	f1b8 0f00 	cmp.w	r8, #0
 80046dc:	f43f ae85 	beq.w	80043ea <forward_dense+0xb2>
 80046e0:	e9d8 0100 	ldrd	r0, r1, [r8]
 80046e4:	f000 fb82 	bl	8004dec <ai_array_get_byte_size>
 80046e8:	f8d8 800c 	ldr.w	r8, [r8, #12]
 80046ec:	4602      	mov	r2, r0
 80046ee:	4641      	mov	r1, r8
 80046f0:	4648      	mov	r0, r9
 80046f2:	f000 fa85 	bl	8004c00 <st_int8_copy>
 80046f6:	46c1      	mov	r9, r8
 80046f8:	e677      	b.n	80043ea <forward_dense+0xb2>
 80046fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80046fc:	e648      	b.n	8004390 <forward_dense+0x58>
 80046fe:	2300      	movs	r3, #0
 8004700:	9308      	str	r3, [sp, #32]
 8004702:	460b      	mov	r3, r1
 8004704:	e644      	b.n	8004390 <forward_dense+0x58>
 8004706:	2300      	movs	r3, #0
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	deff      	udf	#255	@ 0xff
 800470c:	2300      	movs	r3, #0
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	deff      	udf	#255	@ 0xff
 8004712:	bf00      	nop
 8004714:	00000000 	.word	0x00000000

08004718 <forward_relu>:
 8004718:	6982      	ldr	r2, [r0, #24]
 800471a:	8813      	ldrh	r3, [r2, #0]
 800471c:	b323      	cbz	r3, 8004768 <forward_relu+0x50>
 800471e:	6851      	ldr	r1, [r2, #4]
 8004720:	684a      	ldr	r2, [r1, #4]
 8004722:	b102      	cbz	r2, 8004726 <forward_relu+0xe>
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	2b01      	cmp	r3, #1
 8004728:	f000 808d 	beq.w	8004846 <forward_relu+0x12e>
 800472c:	b470      	push	{r4, r5, r6}
 800472e:	6909      	ldr	r1, [r1, #16]
 8004730:	b101      	cbz	r1, 8004734 <forward_relu+0x1c>
 8004732:	6809      	ldr	r1, [r1, #0]
 8004734:	69c6      	ldr	r6, [r0, #28]
 8004736:	b1ce      	cbz	r6, 800476c <forward_relu+0x54>
 8004738:	6873      	ldr	r3, [r6, #4]
 800473a:	6988      	ldr	r0, [r1, #24]
 800473c:	6991      	ldr	r1, [r2, #24]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d044      	beq.n	80047cc <forward_relu+0xb4>
 8004742:	6893      	ldr	r3, [r2, #8]
 8004744:	6880      	ldr	r0, [r0, #8]
 8004746:	6889      	ldr	r1, [r1, #8]
 8004748:	0a1b      	lsrs	r3, r3, #8
 800474a:	d073      	beq.n	8004834 <forward_relu+0x11c>
 800474c:	68d5      	ldr	r5, [r2, #12]
 800474e:	2201      	movs	r2, #1
 8004750:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004754:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004758:	429d      	cmp	r5, r3
 800475a:	fb04 f202 	mul.w	r2, r4, r2
 800475e:	d1f9      	bne.n	8004754 <forward_relu+0x3c>
 8004760:	68b3      	ldr	r3, [r6, #8]
 8004762:	bc70      	pop	{r4, r5, r6}
 8004764:	f000 b874 	b.w	8004850 <forward_lite_nl_relu_generic_if32of32_kernel>
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	deff      	udf	#255	@ 0xff
 800476c:	6893      	ldr	r3, [r2, #8]
 800476e:	6989      	ldr	r1, [r1, #24]
 8004770:	6990      	ldr	r0, [r2, #24]
 8004772:	6889      	ldr	r1, [r1, #8]
 8004774:	6884      	ldr	r4, [r0, #8]
 8004776:	0a1b      	lsrs	r3, r3, #8
 8004778:	d05e      	beq.n	8004838 <forward_relu+0x120>
 800477a:	68d5      	ldr	r5, [r2, #12]
 800477c:	2201      	movs	r2, #1
 800477e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004782:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8004786:	429d      	cmp	r5, r3
 8004788:	fb00 f202 	mul.w	r2, r0, r2
 800478c:	d1f9      	bne.n	8004782 <forward_relu+0x6a>
 800478e:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8004792:	3b01      	subs	r3, #1
 8004794:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8004798:	4294      	cmp	r4, r2
 800479a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800479e:	d813      	bhi.n	80047c8 <forward_relu+0xb0>
 80047a0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800484c <forward_relu+0x134>
 80047a4:	3204      	adds	r2, #4
 80047a6:	3104      	adds	r1, #4
 80047a8:	4613      	mov	r3, r2
 80047aa:	ed72 7a01 	vldmdb	r2!, {s15}
 80047ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b6:	f1a3 0308 	sub.w	r3, r3, #8
 80047ba:	bfb8      	it	lt
 80047bc:	eef0 7a47 	vmovlt.f32	s15, s14
 80047c0:	429c      	cmp	r4, r3
 80047c2:	ed61 7a01 	vstmdb	r1!, {s15}
 80047c6:	d9ef      	bls.n	80047a8 <forward_relu+0x90>
 80047c8:	bc70      	pop	{r4, r5, r6}
 80047ca:	4770      	bx	lr
 80047cc:	688c      	ldr	r4, [r1, #8]
 80047ce:	6891      	ldr	r1, [r2, #8]
 80047d0:	6880      	ldr	r0, [r0, #8]
 80047d2:	0a09      	lsrs	r1, r1, #8
 80047d4:	d032      	beq.n	800483c <forward_relu+0x124>
 80047d6:	68d5      	ldr	r5, [r2, #12]
 80047d8:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 80047dc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80047e0:	4295      	cmp	r5, r2
 80047e2:	fb01 f303 	mul.w	r3, r1, r3
 80047e6:	d1f9      	bne.n	80047dc <forward_relu+0xc4>
 80047e8:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 80047ec:	3a01      	subs	r2, #1
 80047ee:	68b1      	ldr	r1, [r6, #8]
 80047f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80047f4:	429c      	cmp	r4, r3
 80047f6:	ed91 7a00 	vldr	s14, [r1]
 80047fa:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80047fe:	d8e3      	bhi.n	80047c8 <forward_relu+0xb0>
 8004800:	2500      	movs	r5, #0
 8004802:	3304      	adds	r3, #4
 8004804:	1d02      	adds	r2, r0, #4
 8004806:	ed53 7a01 	vldr	s15, [r3, #-4]
 800480a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800480e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004812:	f1a3 0104 	sub.w	r1, r3, #4
 8004816:	f1a3 0308 	sub.w	r3, r3, #8
 800481a:	d405      	bmi.n	8004828 <forward_relu+0x110>
 800481c:	429c      	cmp	r4, r3
 800481e:	f842 5d04 	str.w	r5, [r2, #-4]!
 8004822:	d8d1      	bhi.n	80047c8 <forward_relu+0xb0>
 8004824:	460b      	mov	r3, r1
 8004826:	e7ee      	b.n	8004806 <forward_relu+0xee>
 8004828:	429c      	cmp	r4, r3
 800482a:	ed62 7a01 	vstmdb	r2!, {s15}
 800482e:	d8cb      	bhi.n	80047c8 <forward_relu+0xb0>
 8004830:	460b      	mov	r3, r1
 8004832:	e7e8      	b.n	8004806 <forward_relu+0xee>
 8004834:	2201      	movs	r2, #1
 8004836:	e793      	b.n	8004760 <forward_relu+0x48>
 8004838:	4622      	mov	r2, r4
 800483a:	e7b1      	b.n	80047a0 <forward_relu+0x88>
 800483c:	68b2      	ldr	r2, [r6, #8]
 800483e:	4623      	mov	r3, r4
 8004840:	ed92 7a00 	vldr	s14, [r2]
 8004844:	e7dc      	b.n	8004800 <forward_relu+0xe8>
 8004846:	2300      	movs	r3, #0
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	deff      	udf	#255	@ 0xff
 800484c:	00000000 	.word	0x00000000

08004850 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8004850:	edd3 6a02 	vldr	s13, [r3, #8]
 8004854:	ed93 7a00 	vldr	s14, [r3]
 8004858:	ed93 6a01 	vldr	s12, [r3, #4]
 800485c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8004860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004864:	d42a      	bmi.n	80048bc <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8004866:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800486a:	3a01      	subs	r2, #1
 800486c:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8004870:	4561      	cmp	r1, ip
 8004872:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004876:	d85d      	bhi.n	8004934 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8004878:	1d11      	adds	r1, r2, #4
 800487a:	f10c 0304 	add.w	r3, ip, #4
 800487e:	4408      	add	r0, r1
 8004880:	ebac 0202 	sub.w	r2, ip, r2
 8004884:	e00c      	b.n	80048a0 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 8004886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488e:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8004892:	db01      	blt.n	8004898 <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 8004894:	ee65 7a86 	vmul.f32	s15, s11, s12
 8004898:	4293      	cmp	r3, r2
 800489a:	ed60 7a01 	vstmdb	r0!, {s15}
 800489e:	d00c      	beq.n	80048ba <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 80048a0:	ed73 7a01 	vldmdb	r3!, {s15}
 80048a4:	eef4 6ae7 	vcmpe.f32	s13, s15
 80048a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ac:	daeb      	bge.n	8004886 <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 80048ae:	eef0 7a66 	vmov.f32	s15, s13
 80048b2:	4293      	cmp	r3, r2
 80048b4:	ed60 7a01 	vstmdb	r0!, {s15}
 80048b8:	d1f2      	bne.n	80048a0 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 80048ba:	4770      	bx	lr
 80048bc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80048c0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80048c4:	3a01      	subs	r2, #1
 80048c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ca:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80048ce:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80048d2:	d017      	beq.n	8004904 <forward_lite_nl_relu_generic_if32of32_kernel+0xb4>
 80048d4:	4561      	cmp	r1, ip
 80048d6:	d82d      	bhi.n	8004934 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80048d8:	1d11      	adds	r1, r2, #4
 80048da:	f10c 0304 	add.w	r3, ip, #4
 80048de:	4401      	add	r1, r0
 80048e0:	ebac 0202 	sub.w	r2, ip, r2
 80048e4:	ed73 7a01 	vldmdb	r3!, {s15}
 80048e8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80048ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f4:	ee66 6a86 	vmul.f32	s13, s13, s12
 80048f8:	d81d      	bhi.n	8004936 <forward_lite_nl_relu_generic_if32of32_kernel+0xe6>
 80048fa:	4293      	cmp	r3, r2
 80048fc:	ed61 6a01 	vstmdb	r1!, {s13}
 8004900:	d1f0      	bne.n	80048e4 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 8004902:	4770      	bx	lr
 8004904:	4561      	cmp	r1, ip
 8004906:	d815      	bhi.n	8004934 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8004908:	1d11      	adds	r1, r2, #4
 800490a:	b500      	push	{lr}
 800490c:	f10c 0304 	add.w	r3, ip, #4
 8004910:	f04f 0e00 	mov.w	lr, #0
 8004914:	4401      	add	r1, r0
 8004916:	ebac 0202 	sub.w	r2, ip, r2
 800491a:	ed73 7a01 	vldmdb	r3!, {s15}
 800491e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004926:	d40b      	bmi.n	8004940 <forward_lite_nl_relu_generic_if32of32_kernel+0xf0>
 8004928:	4293      	cmp	r3, r2
 800492a:	f841 ed04 	str.w	lr, [r1, #-4]!
 800492e:	d1f4      	bne.n	800491a <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 8004930:	f85d fb04 	ldr.w	pc, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	4293      	cmp	r3, r2
 8004938:	ed61 7a01 	vstmdb	r1!, {s15}
 800493c:	d1d2      	bne.n	80048e4 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 800493e:	4770      	bx	lr
 8004940:	4293      	cmp	r3, r2
 8004942:	ed61 7a01 	vstmdb	r1!, {s15}
 8004946:	d1e8      	bne.n	800491a <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 8004948:	e7f2      	b.n	8004930 <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 800494a:	bf00      	nop

0800494c <forward_lite_dense_if32of32wf32>:
 800494c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004950:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8004954:	6801      	ldr	r1, [r0, #0]
 8004956:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800495a:	fb02 f303 	mul.w	r3, r2, r3
 800495e:	b083      	sub	sp, #12
 8004960:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8004964:	4299      	cmp	r1, r3
 8004966:	9100      	str	r1, [sp, #0]
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	f080 811e 	bcs.w	8004baa <forward_lite_dense_if32of32wf32+0x25e>
 800496e:	6904      	ldr	r4, [r0, #16]
 8004970:	4607      	mov	r7, r0
 8004972:	0096      	lsls	r6, r2, #2
 8004974:	9b00      	ldr	r3, [sp, #0]
 8004976:	68bd      	ldr	r5, [r7, #8]
 8004978:	eb03 0e06 	add.w	lr, r3, r6
 800497c:	459e      	cmp	lr, r3
 800497e:	461e      	mov	r6, r3
 8004980:	f240 8104 	bls.w	8004b8c <forward_lite_dense_if32of32wf32+0x240>
 8004984:	f1a4 0c10 	sub.w	ip, r4, #16
 8004988:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800498c:	f10c 0c01 	add.w	ip, ip, #1
 8004990:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 8004994:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8004998:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 800499c:	2c0f      	cmp	r4, #15
 800499e:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8004bfc <forward_lite_dense_if32of32wf32+0x2b0>
 80049a2:	f240 8105 	bls.w	8004bb0 <forward_lite_dense_if32of32wf32+0x264>
 80049a6:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 80049aa:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 80049ae:	4621      	mov	r1, r4
 80049b0:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 80049b4:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 80049b8:	ed12 6a10 	vldr	s12, [r2, #-64]	@ 0xffffffc0
 80049bc:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 80049c0:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 80049c4:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 80049c8:	ed12 3a0a 	vldr	s6, [r2, #-40]	@ 0xffffffd8
 80049cc:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 80049d0:	ed12 4a09 	vldr	s8, [r2, #-36]	@ 0xffffffdc
 80049d4:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 80049d8:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80049dc:	ed12 2a05 	vldr	s4, [r2, #-20]	@ 0xffffffec
 80049e0:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80049e4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80049e8:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 80049ec:	eee6 7a26 	vfma.f32	s15, s12, s13
 80049f0:	3910      	subs	r1, #16
 80049f2:	290f      	cmp	r1, #15
 80049f4:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 80049f8:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 80049fc:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004a00:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8004a04:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8004a08:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 8004a0c:	ed12 6a1b 	vldr	s12, [r2, #-108]	@ 0xffffff94
 8004a10:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8004a14:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 8004a18:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 8004a1c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a20:	ed12 5a18 	vldr	s10, [r2, #-96]	@ 0xffffffa0
 8004a24:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8004a28:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a2c:	ed12 6a17 	vldr	s12, [r2, #-92]	@ 0xffffffa4
 8004a30:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8004a34:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004a38:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 8004a3c:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8004a40:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004a44:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 8004a48:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8004a4c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a50:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 8004a54:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8004a58:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a5c:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 8004a60:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8004a64:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004a68:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004a6c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004a70:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004a74:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a78:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a80:	d896      	bhi.n	80049b0 <forward_lite_dense_if32of32wf32+0x64>
 8004a82:	eb05 020b 	add.w	r2, r5, fp
 8004a86:	f004 010f 	and.w	r1, r4, #15
 8004a8a:	4663      	mov	r3, ip
 8004a8c:	2903      	cmp	r1, #3
 8004a8e:	d95f      	bls.n	8004b50 <forward_lite_dense_if32of32wf32+0x204>
 8004a90:	edd2 6a01 	vldr	s13, [r2, #4]
 8004a94:	edd3 7a01 	vldr	s15, [r3, #4]
 8004a98:	ed93 6a00 	vldr	s12, [r3]
 8004a9c:	ed93 5a02 	vldr	s10, [r3, #8]
 8004aa0:	edd2 5a02 	vldr	s11, [r2, #8]
 8004aa4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004aa8:	edd2 6a00 	vldr	s13, [r2]
 8004aac:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004ab0:	1f08      	subs	r0, r1, #4
 8004ab2:	2803      	cmp	r0, #3
 8004ab4:	ed93 6a03 	vldr	s12, [r3, #12]
 8004ab8:	edd2 6a03 	vldr	s13, [r2, #12]
 8004abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ac0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004ac4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004ac8:	eeb0 7a67 	vmov.f32	s14, s15
 8004acc:	d938      	bls.n	8004b40 <forward_lite_dense_if32of32wf32+0x1f4>
 8004ace:	edd2 6a05 	vldr	s13, [r2, #20]
 8004ad2:	edd3 7a05 	vldr	s15, [r3, #20]
 8004ad6:	ed93 6a04 	vldr	s12, [r3, #16]
 8004ada:	ed93 5a06 	vldr	s10, [r3, #24]
 8004ade:	edd2 5a06 	vldr	s11, [r2, #24]
 8004ae2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004ae6:	edd2 6a04 	vldr	s13, [r2, #16]
 8004aea:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004aee:	f1a1 0a08 	sub.w	sl, r1, #8
 8004af2:	f1ba 0f03 	cmp.w	sl, #3
 8004af6:	ed93 6a07 	vldr	s12, [r3, #28]
 8004afa:	edd2 6a07 	vldr	s13, [r2, #28]
 8004afe:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004b02:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b0a:	d919      	bls.n	8004b40 <forward_lite_dense_if32of32wf32+0x1f4>
 8004b0c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8004b10:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 8004b14:	ed92 6a08 	vldr	s12, [r2, #32]
 8004b18:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 8004b1c:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004b20:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b24:	edd3 6a08 	vldr	s13, [r3, #32]
 8004b28:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b2c:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 8004b30:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004b34:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004b38:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b40:	0880      	lsrs	r0, r0, #2
 8004b42:	3001      	adds	r0, #1
 8004b44:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 8004b48:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8004b4c:	f001 0103 	and.w	r1, r1, #3
 8004b50:	b1a9      	cbz	r1, 8004b7e <forward_lite_dense_if32of32wf32+0x232>
 8004b52:	edd3 6a00 	vldr	s13, [r3]
 8004b56:	edd2 7a00 	vldr	s15, [r2]
 8004b5a:	3901      	subs	r1, #1
 8004b5c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b60:	d00d      	beq.n	8004b7e <forward_lite_dense_if32of32wf32+0x232>
 8004b62:	edd3 6a01 	vldr	s13, [r3, #4]
 8004b66:	edd2 7a01 	vldr	s15, [r2, #4]
 8004b6a:	2901      	cmp	r1, #1
 8004b6c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b70:	d005      	beq.n	8004b7e <forward_lite_dense_if32of32wf32+0x232>
 8004b72:	edd2 6a02 	vldr	s13, [r2, #8]
 8004b76:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b7a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b7e:	444d      	add	r5, r9
 8004b80:	eca6 7a01 	vstmia	r6!, {s14}
 8004b84:	45b6      	cmp	lr, r6
 8004b86:	f63f af09 	bhi.w	800499c <forward_lite_dense_if32of32wf32+0x50>
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	b99b      	cbnz	r3, 8004bb8 <forward_lite_dense_if32of32wf32+0x26c>
 8004b90:	9b00      	ldr	r3, [sp, #0]
 8004b92:	9901      	ldr	r1, [sp, #4]
 8004b94:	693c      	ldr	r4, [r7, #16]
 8004b96:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004b9a:	4299      	cmp	r1, r3
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8004ba2:	ea4f 0682 	mov.w	r6, r2, lsl #2
 8004ba6:	f63f aee5 	bhi.w	8004974 <forward_lite_dense_if32of32wf32+0x28>
 8004baa:	b003      	add	sp, #12
 8004bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	462a      	mov	r2, r5
 8004bb4:	4643      	mov	r3, r8
 8004bb6:	e769      	b.n	8004a8c <forward_lite_dense_if32of32wf32+0x140>
 8004bb8:	2a00      	cmp	r2, #0
 8004bba:	d0e9      	beq.n	8004b90 <forward_lite_dense_if32of32wf32+0x244>
 8004bbc:	9a00      	ldr	r2, [sp, #0]
 8004bbe:	ed93 7a00 	vldr	s14, [r3]
 8004bc2:	edd2 7a00 	vldr	s15, [r2]
 8004bc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004bca:	4613      	mov	r3, r2
 8004bcc:	edc2 7a00 	vstr	s15, [r2]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	2a01      	cmp	r2, #1
 8004bd4:	d9dc      	bls.n	8004b90 <forward_lite_dense_if32of32wf32+0x244>
 8004bd6:	1d19      	adds	r1, r3, #4
 8004bd8:	2301      	movs	r3, #1
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	ed91 7a00 	vldr	s14, [r1]
 8004be0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004be4:	edd2 7a00 	vldr	s15, [r2]
 8004be8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004bec:	3301      	adds	r3, #1
 8004bee:	ece1 7a01 	vstmia	r1!, {s15}
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d8f0      	bhi.n	8004bda <forward_lite_dense_if32of32wf32+0x28e>
 8004bf8:	e7ca      	b.n	8004b90 <forward_lite_dense_if32of32wf32+0x244>
 8004bfa:	bf00      	nop
 8004bfc:	00000000 	.word	0x00000000

08004c00 <st_int8_copy>:
 8004c00:	4288      	cmp	r0, r1
 8004c02:	d056      	beq.n	8004cb2 <st_int8_copy+0xb2>
 8004c04:	2a00      	cmp	r2, #0
 8004c06:	d054      	beq.n	8004cb2 <st_int8_copy+0xb2>
 8004c08:	4288      	cmp	r0, r1
 8004c0a:	d353      	bcc.n	8004cb4 <st_int8_copy+0xb4>
 8004c0c:	078b      	lsls	r3, r1, #30
 8004c0e:	d102      	bne.n	8004c16 <st_int8_copy+0x16>
 8004c10:	e009      	b.n	8004c26 <st_int8_copy+0x26>
 8004c12:	2a00      	cmp	r2, #0
 8004c14:	d05b      	beq.n	8004cce <st_int8_copy+0xce>
 8004c16:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8004c1a:	f801 3b01 	strb.w	r3, [r1], #1
 8004c1e:	078b      	lsls	r3, r1, #30
 8004c20:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 8004c24:	d1f5      	bne.n	8004c12 <st_int8_copy+0x12>
 8004c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c2a:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8004c2e:	d068      	beq.n	8004d02 <st_int8_copy+0x102>
 8004c30:	ea40 0301 	orr.w	r3, r0, r1
 8004c34:	075b      	lsls	r3, r3, #29
 8004c36:	d14b      	bne.n	8004cd0 <st_int8_copy+0xd0>
 8004c38:	f1be 0f01 	cmp.w	lr, #1
 8004c3c:	d048      	beq.n	8004cd0 <st_int8_copy+0xd0>
 8004c3e:	f100 0310 	add.w	r3, r0, #16
 8004c42:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8004c46:	f101 0c10 	add.w	ip, r1, #16
 8004c4a:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8004c4e:	ed13 6b04 	vldr	d6, [r3, #-16]
 8004c52:	ed13 7b02 	vldr	d7, [r3, #-8]
 8004c56:	3310      	adds	r3, #16
 8004c58:	4573      	cmp	r3, lr
 8004c5a:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8004c5e:	ed0c 7b02 	vstr	d7, [ip, #-8]
 8004c62:	f10c 0c10 	add.w	ip, ip, #16
 8004c66:	d1f2      	bne.n	8004c4e <st_int8_copy+0x4e>
 8004c68:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8004c6c:	4421      	add	r1, r4
 8004c6e:	4420      	add	r0, r4
 8004c70:	f002 0203 	and.w	r2, r2, #3
 8004c74:	b16b      	cbz	r3, 8004c92 <st_int8_copy+0x92>
 8004c76:	6804      	ldr	r4, [r0, #0]
 8004c78:	600c      	str	r4, [r1, #0]
 8004c7a:	1e5c      	subs	r4, r3, #1
 8004c7c:	d005      	beq.n	8004c8a <st_int8_copy+0x8a>
 8004c7e:	6845      	ldr	r5, [r0, #4]
 8004c80:	604d      	str	r5, [r1, #4]
 8004c82:	2c01      	cmp	r4, #1
 8004c84:	bf1c      	itt	ne
 8004c86:	6884      	ldrne	r4, [r0, #8]
 8004c88:	608c      	strne	r4, [r1, #8]
 8004c8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8004c8e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8004c92:	b162      	cbz	r2, 8004cae <st_int8_copy+0xae>
 8004c94:	f990 3000 	ldrsb.w	r3, [r0]
 8004c98:	700b      	strb	r3, [r1, #0]
 8004c9a:	3a01      	subs	r2, #1
 8004c9c:	d007      	beq.n	8004cae <st_int8_copy+0xae>
 8004c9e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8004ca2:	704b      	strb	r3, [r1, #1]
 8004ca4:	2a01      	cmp	r2, #1
 8004ca6:	bf1c      	itt	ne
 8004ca8:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 8004cac:	708b      	strbne	r3, [r1, #2]
 8004cae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cb2:	4770      	bx	lr
 8004cb4:	1883      	adds	r3, r0, r2
 8004cb6:	428b      	cmp	r3, r1
 8004cb8:	d9a8      	bls.n	8004c0c <st_int8_copy+0xc>
 8004cba:	4283      	cmp	r3, r0
 8004cbc:	440a      	add	r2, r1
 8004cbe:	d9f8      	bls.n	8004cb2 <st_int8_copy+0xb2>
 8004cc0:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8004cc4:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004cc8:	4283      	cmp	r3, r0
 8004cca:	d1f9      	bne.n	8004cc0 <st_int8_copy+0xc0>
 8004ccc:	4770      	bx	lr
 8004cce:	4770      	bx	lr
 8004cd0:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8004cda:	4684      	mov	ip, r0
 8004cdc:	f8dc 7000 	ldr.w	r7, [ip]
 8004ce0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8004ce4:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8004ce8:	f8dc 800c 	ldr.w	r8, [ip, #12]
 8004cec:	f8c3 800c 	str.w	r8, [r3, #12]
 8004cf0:	601f      	str	r7, [r3, #0]
 8004cf2:	605e      	str	r6, [r3, #4]
 8004cf4:	609d      	str	r5, [r3, #8]
 8004cf6:	3310      	adds	r3, #16
 8004cf8:	459e      	cmp	lr, r3
 8004cfa:	f10c 0c10 	add.w	ip, ip, #16
 8004cfe:	d1ed      	bne.n	8004cdc <st_int8_copy+0xdc>
 8004d00:	e7b2      	b.n	8004c68 <st_int8_copy+0x68>
 8004d02:	0893      	lsrs	r3, r2, #2
 8004d04:	f002 0203 	and.w	r2, r2, #3
 8004d08:	e7b4      	b.n	8004c74 <st_int8_copy+0x74>
 8004d0a:	bf00      	nop

08004d0c <ai_array_to_buffer_fmt>:
 8004d0c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d053      	beq.n	8004dbc <ai_array_to_buffer_fmt+0xb0>
 8004d14:	4a2c      	ldr	r2, [pc, #176]	@ (8004dc8 <ai_array_to_buffer_fmt+0xbc>)
 8004d16:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d010      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d1e:	dc21      	bgt.n	8004d64 <ai_array_to_buffer_fmt+0x58>
 8004d20:	4a2a      	ldr	r2, [pc, #168]	@ (8004dcc <ai_array_to_buffer_fmt+0xc0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00c      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d26:	dd0f      	ble.n	8004d48 <ai_array_to_buffer_fmt+0x3c>
 8004d28:	4a29      	ldr	r2, [pc, #164]	@ (8004dd0 <ai_array_to_buffer_fmt+0xc4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d008      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d2e:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d004      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d36:	4a27      	ldr	r2, [pc, #156]	@ (8004dd4 <ai_array_to_buffer_fmt+0xc8>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	bf0c      	ite	eq
 8004d3c:	4613      	moveq	r3, r2
 8004d3e:	2340      	movne	r3, #64	@ 0x40
 8004d40:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004d44:	4318      	orrs	r0, r3
 8004d46:	4770      	bx	lr
 8004d48:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d0f7      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d50:	dd2a      	ble.n	8004da8 <ai_array_to_buffer_fmt+0x9c>
 8004d52:	4a21      	ldr	r2, [pc, #132]	@ (8004dd8 <ai_array_to_buffer_fmt+0xcc>)
 8004d54:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	bf0c      	ite	eq
 8004d5c:	4613      	moveq	r3, r2
 8004d5e:	2340      	movne	r3, #64	@ 0x40
 8004d60:	4318      	orrs	r0, r3
 8004d62:	4770      	bx	lr
 8004d64:	4a1d      	ldr	r2, [pc, #116]	@ (8004ddc <ai_array_to_buffer_fmt+0xd0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d0ea      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d6a:	dd0f      	ble.n	8004d8c <ai_array_to_buffer_fmt+0x80>
 8004d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004de0 <ai_array_to_buffer_fmt+0xd4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d0e6      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d72:	f502 027e 	add.w	r2, r2, #16646144	@ 0xfe0000
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d0e2      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8004de4 <ai_array_to_buffer_fmt+0xd8>)
 8004d7c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004d80:	4293      	cmp	r3, r2
 8004d82:	bf0c      	ite	eq
 8004d84:	4613      	moveq	r3, r2
 8004d86:	2340      	movne	r3, #64	@ 0x40
 8004d88:	4318      	orrs	r0, r3
 8004d8a:	4770      	bx	lr
 8004d8c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d0d5      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d94:	3207      	adds	r2, #7
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d0d2      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004d9a:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	bf0c      	ite	eq
 8004da2:	4613      	moveq	r3, r2
 8004da4:	2340      	movne	r3, #64	@ 0x40
 8004da6:	e7cb      	b.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004da8:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d0c7      	beq.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004db0:	3280      	adds	r2, #128	@ 0x80
 8004db2:	4293      	cmp	r3, r2
 8004db4:	bf0c      	ite	eq
 8004db6:	4613      	moveq	r3, r2
 8004db8:	2340      	movne	r3, #64	@ 0x40
 8004dba:	e7c1      	b.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <ai_array_to_buffer_fmt+0xdc>)
 8004dbe:	4003      	ands	r3, r0
 8004dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dc4:	e7bc      	b.n	8004d40 <ai_array_to_buffer_fmt+0x34>
 8004dc6:	bf00      	nop
 8004dc8:	00840040 	.word	0x00840040
 8004dcc:	00040840 	.word	0x00040840
 8004dd0:	00041040 	.word	0x00041040
 8004dd4:	0004084f 	.word	0x0004084f
 8004dd8:	00040447 	.word	0x00040447
 8004ddc:	00840840 	.word	0x00840840
 8004de0:	00841040 	.word	0x00841040
 8004de4:	0084084f 	.word	0x0084084f
 8004de8:	00803fff 	.word	0x00803fff

08004dec <ai_array_get_byte_size>:
 8004dec:	b319      	cbz	r1, 8004e36 <ai_array_get_byte_size+0x4a>
 8004dee:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004df2:	fb01 f303 	mul.w	r3, r1, r3
 8004df6:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8004dfa:	3307      	adds	r3, #7
 8004dfc:	f3c0 5141 	ubfx	r1, r0, #21, #2
 8004e00:	f023 0307 	bic.w	r3, r3, #7
 8004e04:	2a04      	cmp	r2, #4
 8004e06:	ea4f 10e0 	mov.w	r0, r0, asr #7
 8004e0a:	fa23 f101 	lsr.w	r1, r3, r1
 8004e0e:	d00b      	beq.n	8004e28 <ai_array_get_byte_size+0x3c>
 8004e10:	2a08      	cmp	r2, #8
 8004e12:	d002      	beq.n	8004e1a <ai_array_get_byte_size+0x2e>
 8004e14:	3107      	adds	r1, #7
 8004e16:	08c8      	lsrs	r0, r1, #3
 8004e18:	4770      	bx	lr
 8004e1a:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8004e1e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8004e22:	3107      	adds	r1, #7
 8004e24:	08c8      	lsrs	r0, r1, #3
 8004e26:	4770      	bx	lr
 8004e28:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8004e2c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 8004e30:	3107      	adds	r1, #7
 8004e32:	08c8      	lsrs	r0, r1, #3
 8004e34:	4770      	bx	lr
 8004e36:	4608      	mov	r0, r1
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop

08004e3c <ai_array_get_data_byte_size>:
 8004e3c:	b169      	cbz	r1, 8004e5a <ai_array_get_data_byte_size+0x1e>
 8004e3e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004e42:	fb03 f101 	mul.w	r1, r3, r1
 8004e46:	1dcb      	adds	r3, r1, #7
 8004e48:	f023 0307 	bic.w	r3, r3, #7
 8004e4c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8004e50:	fa23 f000 	lsr.w	r0, r3, r0
 8004e54:	3007      	adds	r0, #7
 8004e56:	08c0      	lsrs	r0, r0, #3
 8004e58:	4770      	bx	lr
 8004e5a:	4608      	mov	r0, r1
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop

08004e60 <ai_version_get>:
 8004e60:	0212      	lsls	r2, r2, #8
 8004e62:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004e66:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8004e6a:	4770      	bx	lr

08004e6c <get_tensor_byte_size>:
 8004e6c:	b410      	push	{r4}
 8004e6e:	6983      	ldr	r3, [r0, #24]
 8004e70:	68c4      	ldr	r4, [r0, #12]
 8004e72:	6941      	ldr	r1, [r0, #20]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68e0      	ldr	r0, [r4, #12]
 8004e78:	4a07      	ldr	r2, [pc, #28]	@ (8004e98 <get_tensor_byte_size+0x2c>)
 8004e7a:	68c9      	ldr	r1, [r1, #12]
 8004e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e80:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004e84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004e88:	fb01 f000 	mul.w	r0, r1, r0
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	bf04      	itt	eq
 8004e90:	3007      	addeq	r0, #7
 8004e92:	08c0      	lsreq	r0, r0, #3
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	000400c0 	.word	0x000400c0

08004e9c <malloc>:
 8004e9c:	4b02      	ldr	r3, [pc, #8]	@ (8004ea8 <malloc+0xc>)
 8004e9e:	4601      	mov	r1, r0
 8004ea0:	6818      	ldr	r0, [r3, #0]
 8004ea2:	f000 b825 	b.w	8004ef0 <_malloc_r>
 8004ea6:	bf00      	nop
 8004ea8:	200006ac 	.word	0x200006ac

08004eac <sbrk_aligned>:
 8004eac:	b570      	push	{r4, r5, r6, lr}
 8004eae:	4e0f      	ldr	r6, [pc, #60]	@ (8004eec <sbrk_aligned+0x40>)
 8004eb0:	460c      	mov	r4, r1
 8004eb2:	6831      	ldr	r1, [r6, #0]
 8004eb4:	4605      	mov	r5, r0
 8004eb6:	b911      	cbnz	r1, 8004ebe <sbrk_aligned+0x12>
 8004eb8:	f000 ff84 	bl	8005dc4 <_sbrk_r>
 8004ebc:	6030      	str	r0, [r6, #0]
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	f000 ff7f 	bl	8005dc4 <_sbrk_r>
 8004ec6:	1c43      	adds	r3, r0, #1
 8004ec8:	d103      	bne.n	8004ed2 <sbrk_aligned+0x26>
 8004eca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004ece:	4620      	mov	r0, r4
 8004ed0:	bd70      	pop	{r4, r5, r6, pc}
 8004ed2:	1cc4      	adds	r4, r0, #3
 8004ed4:	f024 0403 	bic.w	r4, r4, #3
 8004ed8:	42a0      	cmp	r0, r4
 8004eda:	d0f8      	beq.n	8004ece <sbrk_aligned+0x22>
 8004edc:	1a21      	subs	r1, r4, r0
 8004ede:	4628      	mov	r0, r5
 8004ee0:	f000 ff70 	bl	8005dc4 <_sbrk_r>
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	d1f2      	bne.n	8004ece <sbrk_aligned+0x22>
 8004ee8:	e7ef      	b.n	8004eca <sbrk_aligned+0x1e>
 8004eea:	bf00      	nop
 8004eec:	20000a5c 	.word	0x20000a5c

08004ef0 <_malloc_r>:
 8004ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ef4:	1ccd      	adds	r5, r1, #3
 8004ef6:	f025 0503 	bic.w	r5, r5, #3
 8004efa:	3508      	adds	r5, #8
 8004efc:	2d0c      	cmp	r5, #12
 8004efe:	bf38      	it	cc
 8004f00:	250c      	movcc	r5, #12
 8004f02:	2d00      	cmp	r5, #0
 8004f04:	4606      	mov	r6, r0
 8004f06:	db01      	blt.n	8004f0c <_malloc_r+0x1c>
 8004f08:	42a9      	cmp	r1, r5
 8004f0a:	d904      	bls.n	8004f16 <_malloc_r+0x26>
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	6033      	str	r3, [r6, #0]
 8004f10:	2000      	movs	r0, #0
 8004f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fec <_malloc_r+0xfc>
 8004f1a:	f000 f869 	bl	8004ff0 <__malloc_lock>
 8004f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f22:	461c      	mov	r4, r3
 8004f24:	bb44      	cbnz	r4, 8004f78 <_malloc_r+0x88>
 8004f26:	4629      	mov	r1, r5
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f7ff ffbf 	bl	8004eac <sbrk_aligned>
 8004f2e:	1c43      	adds	r3, r0, #1
 8004f30:	4604      	mov	r4, r0
 8004f32:	d158      	bne.n	8004fe6 <_malloc_r+0xf6>
 8004f34:	f8d8 4000 	ldr.w	r4, [r8]
 8004f38:	4627      	mov	r7, r4
 8004f3a:	2f00      	cmp	r7, #0
 8004f3c:	d143      	bne.n	8004fc6 <_malloc_r+0xd6>
 8004f3e:	2c00      	cmp	r4, #0
 8004f40:	d04b      	beq.n	8004fda <_malloc_r+0xea>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	4639      	mov	r1, r7
 8004f46:	4630      	mov	r0, r6
 8004f48:	eb04 0903 	add.w	r9, r4, r3
 8004f4c:	f000 ff3a 	bl	8005dc4 <_sbrk_r>
 8004f50:	4581      	cmp	r9, r0
 8004f52:	d142      	bne.n	8004fda <_malloc_r+0xea>
 8004f54:	6821      	ldr	r1, [r4, #0]
 8004f56:	1a6d      	subs	r5, r5, r1
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	f7ff ffa6 	bl	8004eac <sbrk_aligned>
 8004f60:	3001      	adds	r0, #1
 8004f62:	d03a      	beq.n	8004fda <_malloc_r+0xea>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	442b      	add	r3, r5
 8004f68:	6023      	str	r3, [r4, #0]
 8004f6a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	bb62      	cbnz	r2, 8004fcc <_malloc_r+0xdc>
 8004f72:	f8c8 7000 	str.w	r7, [r8]
 8004f76:	e00f      	b.n	8004f98 <_malloc_r+0xa8>
 8004f78:	6822      	ldr	r2, [r4, #0]
 8004f7a:	1b52      	subs	r2, r2, r5
 8004f7c:	d420      	bmi.n	8004fc0 <_malloc_r+0xd0>
 8004f7e:	2a0b      	cmp	r2, #11
 8004f80:	d917      	bls.n	8004fb2 <_malloc_r+0xc2>
 8004f82:	1961      	adds	r1, r4, r5
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	6025      	str	r5, [r4, #0]
 8004f88:	bf18      	it	ne
 8004f8a:	6059      	strne	r1, [r3, #4]
 8004f8c:	6863      	ldr	r3, [r4, #4]
 8004f8e:	bf08      	it	eq
 8004f90:	f8c8 1000 	streq.w	r1, [r8]
 8004f94:	5162      	str	r2, [r4, r5]
 8004f96:	604b      	str	r3, [r1, #4]
 8004f98:	4630      	mov	r0, r6
 8004f9a:	f000 f82f 	bl	8004ffc <__malloc_unlock>
 8004f9e:	f104 000b 	add.w	r0, r4, #11
 8004fa2:	1d23      	adds	r3, r4, #4
 8004fa4:	f020 0007 	bic.w	r0, r0, #7
 8004fa8:	1ac2      	subs	r2, r0, r3
 8004faa:	bf1c      	itt	ne
 8004fac:	1a1b      	subne	r3, r3, r0
 8004fae:	50a3      	strne	r3, [r4, r2]
 8004fb0:	e7af      	b.n	8004f12 <_malloc_r+0x22>
 8004fb2:	6862      	ldr	r2, [r4, #4]
 8004fb4:	42a3      	cmp	r3, r4
 8004fb6:	bf0c      	ite	eq
 8004fb8:	f8c8 2000 	streq.w	r2, [r8]
 8004fbc:	605a      	strne	r2, [r3, #4]
 8004fbe:	e7eb      	b.n	8004f98 <_malloc_r+0xa8>
 8004fc0:	4623      	mov	r3, r4
 8004fc2:	6864      	ldr	r4, [r4, #4]
 8004fc4:	e7ae      	b.n	8004f24 <_malloc_r+0x34>
 8004fc6:	463c      	mov	r4, r7
 8004fc8:	687f      	ldr	r7, [r7, #4]
 8004fca:	e7b6      	b.n	8004f3a <_malloc_r+0x4a>
 8004fcc:	461a      	mov	r2, r3
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	42a3      	cmp	r3, r4
 8004fd2:	d1fb      	bne.n	8004fcc <_malloc_r+0xdc>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	6053      	str	r3, [r2, #4]
 8004fd8:	e7de      	b.n	8004f98 <_malloc_r+0xa8>
 8004fda:	230c      	movs	r3, #12
 8004fdc:	6033      	str	r3, [r6, #0]
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f000 f80c 	bl	8004ffc <__malloc_unlock>
 8004fe4:	e794      	b.n	8004f10 <_malloc_r+0x20>
 8004fe6:	6005      	str	r5, [r0, #0]
 8004fe8:	e7d6      	b.n	8004f98 <_malloc_r+0xa8>
 8004fea:	bf00      	nop
 8004fec:	20000a60 	.word	0x20000a60

08004ff0 <__malloc_lock>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	@ (8004ff8 <__malloc_lock+0x8>)
 8004ff2:	f000 bf34 	b.w	8005e5e <__retarget_lock_acquire_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	20000ba4 	.word	0x20000ba4

08004ffc <__malloc_unlock>:
 8004ffc:	4801      	ldr	r0, [pc, #4]	@ (8005004 <__malloc_unlock+0x8>)
 8004ffe:	f000 bf2f 	b.w	8005e60 <__retarget_lock_release_recursive>
 8005002:	bf00      	nop
 8005004:	20000ba4 	.word	0x20000ba4

08005008 <_realloc_r>:
 8005008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800500c:	4680      	mov	r8, r0
 800500e:	4615      	mov	r5, r2
 8005010:	460c      	mov	r4, r1
 8005012:	b921      	cbnz	r1, 800501e <_realloc_r+0x16>
 8005014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005018:	4611      	mov	r1, r2
 800501a:	f7ff bf69 	b.w	8004ef0 <_malloc_r>
 800501e:	b92a      	cbnz	r2, 800502c <_realloc_r+0x24>
 8005020:	f001 fd7a 	bl	8006b18 <_free_r>
 8005024:	2400      	movs	r4, #0
 8005026:	4620      	mov	r0, r4
 8005028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800502c:	f002 f940 	bl	80072b0 <_malloc_usable_size_r>
 8005030:	4285      	cmp	r5, r0
 8005032:	4606      	mov	r6, r0
 8005034:	d802      	bhi.n	800503c <_realloc_r+0x34>
 8005036:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800503a:	d8f4      	bhi.n	8005026 <_realloc_r+0x1e>
 800503c:	4629      	mov	r1, r5
 800503e:	4640      	mov	r0, r8
 8005040:	f7ff ff56 	bl	8004ef0 <_malloc_r>
 8005044:	4607      	mov	r7, r0
 8005046:	2800      	cmp	r0, #0
 8005048:	d0ec      	beq.n	8005024 <_realloc_r+0x1c>
 800504a:	42b5      	cmp	r5, r6
 800504c:	462a      	mov	r2, r5
 800504e:	4621      	mov	r1, r4
 8005050:	bf28      	it	cs
 8005052:	4632      	movcs	r2, r6
 8005054:	f000 ff05 	bl	8005e62 <memcpy>
 8005058:	4621      	mov	r1, r4
 800505a:	4640      	mov	r0, r8
 800505c:	f001 fd5c 	bl	8006b18 <_free_r>
 8005060:	463c      	mov	r4, r7
 8005062:	e7e0      	b.n	8005026 <_realloc_r+0x1e>

08005064 <__cvt>:
 8005064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005068:	ec57 6b10 	vmov	r6, r7, d0
 800506c:	2f00      	cmp	r7, #0
 800506e:	460c      	mov	r4, r1
 8005070:	4619      	mov	r1, r3
 8005072:	463b      	mov	r3, r7
 8005074:	bfbb      	ittet	lt
 8005076:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800507a:	461f      	movlt	r7, r3
 800507c:	2300      	movge	r3, #0
 800507e:	232d      	movlt	r3, #45	@ 0x2d
 8005080:	700b      	strb	r3, [r1, #0]
 8005082:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005084:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005088:	4691      	mov	r9, r2
 800508a:	f023 0820 	bic.w	r8, r3, #32
 800508e:	bfbc      	itt	lt
 8005090:	4632      	movlt	r2, r6
 8005092:	4616      	movlt	r6, r2
 8005094:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005098:	d005      	beq.n	80050a6 <__cvt+0x42>
 800509a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800509e:	d100      	bne.n	80050a2 <__cvt+0x3e>
 80050a0:	3401      	adds	r4, #1
 80050a2:	2102      	movs	r1, #2
 80050a4:	e000      	b.n	80050a8 <__cvt+0x44>
 80050a6:	2103      	movs	r1, #3
 80050a8:	ab03      	add	r3, sp, #12
 80050aa:	9301      	str	r3, [sp, #4]
 80050ac:	ab02      	add	r3, sp, #8
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	ec47 6b10 	vmov	d0, r6, r7
 80050b4:	4653      	mov	r3, sl
 80050b6:	4622      	mov	r2, r4
 80050b8:	f000 ff6a 	bl	8005f90 <_dtoa_r>
 80050bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80050c0:	4605      	mov	r5, r0
 80050c2:	d119      	bne.n	80050f8 <__cvt+0x94>
 80050c4:	f019 0f01 	tst.w	r9, #1
 80050c8:	d00e      	beq.n	80050e8 <__cvt+0x84>
 80050ca:	eb00 0904 	add.w	r9, r0, r4
 80050ce:	2200      	movs	r2, #0
 80050d0:	2300      	movs	r3, #0
 80050d2:	4630      	mov	r0, r6
 80050d4:	4639      	mov	r1, r7
 80050d6:	f7fb fd17 	bl	8000b08 <__aeabi_dcmpeq>
 80050da:	b108      	cbz	r0, 80050e0 <__cvt+0x7c>
 80050dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80050e0:	2230      	movs	r2, #48	@ 0x30
 80050e2:	9b03      	ldr	r3, [sp, #12]
 80050e4:	454b      	cmp	r3, r9
 80050e6:	d31e      	bcc.n	8005126 <__cvt+0xc2>
 80050e8:	9b03      	ldr	r3, [sp, #12]
 80050ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050ec:	1b5b      	subs	r3, r3, r5
 80050ee:	4628      	mov	r0, r5
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	b004      	add	sp, #16
 80050f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050fc:	eb00 0904 	add.w	r9, r0, r4
 8005100:	d1e5      	bne.n	80050ce <__cvt+0x6a>
 8005102:	7803      	ldrb	r3, [r0, #0]
 8005104:	2b30      	cmp	r3, #48	@ 0x30
 8005106:	d10a      	bne.n	800511e <__cvt+0xba>
 8005108:	2200      	movs	r2, #0
 800510a:	2300      	movs	r3, #0
 800510c:	4630      	mov	r0, r6
 800510e:	4639      	mov	r1, r7
 8005110:	f7fb fcfa 	bl	8000b08 <__aeabi_dcmpeq>
 8005114:	b918      	cbnz	r0, 800511e <__cvt+0xba>
 8005116:	f1c4 0401 	rsb	r4, r4, #1
 800511a:	f8ca 4000 	str.w	r4, [sl]
 800511e:	f8da 3000 	ldr.w	r3, [sl]
 8005122:	4499      	add	r9, r3
 8005124:	e7d3      	b.n	80050ce <__cvt+0x6a>
 8005126:	1c59      	adds	r1, r3, #1
 8005128:	9103      	str	r1, [sp, #12]
 800512a:	701a      	strb	r2, [r3, #0]
 800512c:	e7d9      	b.n	80050e2 <__cvt+0x7e>

0800512e <__exponent>:
 800512e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005130:	2900      	cmp	r1, #0
 8005132:	bfba      	itte	lt
 8005134:	4249      	neglt	r1, r1
 8005136:	232d      	movlt	r3, #45	@ 0x2d
 8005138:	232b      	movge	r3, #43	@ 0x2b
 800513a:	2909      	cmp	r1, #9
 800513c:	7002      	strb	r2, [r0, #0]
 800513e:	7043      	strb	r3, [r0, #1]
 8005140:	dd29      	ble.n	8005196 <__exponent+0x68>
 8005142:	f10d 0307 	add.w	r3, sp, #7
 8005146:	461d      	mov	r5, r3
 8005148:	270a      	movs	r7, #10
 800514a:	461a      	mov	r2, r3
 800514c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005150:	fb07 1416 	mls	r4, r7, r6, r1
 8005154:	3430      	adds	r4, #48	@ 0x30
 8005156:	f802 4c01 	strb.w	r4, [r2, #-1]
 800515a:	460c      	mov	r4, r1
 800515c:	2c63      	cmp	r4, #99	@ 0x63
 800515e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005162:	4631      	mov	r1, r6
 8005164:	dcf1      	bgt.n	800514a <__exponent+0x1c>
 8005166:	3130      	adds	r1, #48	@ 0x30
 8005168:	1e94      	subs	r4, r2, #2
 800516a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800516e:	1c41      	adds	r1, r0, #1
 8005170:	4623      	mov	r3, r4
 8005172:	42ab      	cmp	r3, r5
 8005174:	d30a      	bcc.n	800518c <__exponent+0x5e>
 8005176:	f10d 0309 	add.w	r3, sp, #9
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	42ac      	cmp	r4, r5
 800517e:	bf88      	it	hi
 8005180:	2300      	movhi	r3, #0
 8005182:	3302      	adds	r3, #2
 8005184:	4403      	add	r3, r0
 8005186:	1a18      	subs	r0, r3, r0
 8005188:	b003      	add	sp, #12
 800518a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800518c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005190:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005194:	e7ed      	b.n	8005172 <__exponent+0x44>
 8005196:	2330      	movs	r3, #48	@ 0x30
 8005198:	3130      	adds	r1, #48	@ 0x30
 800519a:	7083      	strb	r3, [r0, #2]
 800519c:	70c1      	strb	r1, [r0, #3]
 800519e:	1d03      	adds	r3, r0, #4
 80051a0:	e7f1      	b.n	8005186 <__exponent+0x58>
	...

080051a4 <_printf_float>:
 80051a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a8:	b08d      	sub	sp, #52	@ 0x34
 80051aa:	460c      	mov	r4, r1
 80051ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80051b0:	4616      	mov	r6, r2
 80051b2:	461f      	mov	r7, r3
 80051b4:	4605      	mov	r5, r0
 80051b6:	f000 fdcd 	bl	8005d54 <_localeconv_r>
 80051ba:	6803      	ldr	r3, [r0, #0]
 80051bc:	9304      	str	r3, [sp, #16]
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fb f876 	bl	80002b0 <strlen>
 80051c4:	2300      	movs	r3, #0
 80051c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80051c8:	f8d8 3000 	ldr.w	r3, [r8]
 80051cc:	9005      	str	r0, [sp, #20]
 80051ce:	3307      	adds	r3, #7
 80051d0:	f023 0307 	bic.w	r3, r3, #7
 80051d4:	f103 0208 	add.w	r2, r3, #8
 80051d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051dc:	f8d4 b000 	ldr.w	fp, [r4]
 80051e0:	f8c8 2000 	str.w	r2, [r8]
 80051e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051ec:	9307      	str	r3, [sp, #28]
 80051ee:	f8cd 8018 	str.w	r8, [sp, #24]
 80051f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051fa:	4b9c      	ldr	r3, [pc, #624]	@ (800546c <_printf_float+0x2c8>)
 80051fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005200:	f7fb fcb4 	bl	8000b6c <__aeabi_dcmpun>
 8005204:	bb70      	cbnz	r0, 8005264 <_printf_float+0xc0>
 8005206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800520a:	4b98      	ldr	r3, [pc, #608]	@ (800546c <_printf_float+0x2c8>)
 800520c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005210:	f7fb fc8e 	bl	8000b30 <__aeabi_dcmple>
 8005214:	bb30      	cbnz	r0, 8005264 <_printf_float+0xc0>
 8005216:	2200      	movs	r2, #0
 8005218:	2300      	movs	r3, #0
 800521a:	4640      	mov	r0, r8
 800521c:	4649      	mov	r1, r9
 800521e:	f7fb fc7d 	bl	8000b1c <__aeabi_dcmplt>
 8005222:	b110      	cbz	r0, 800522a <_printf_float+0x86>
 8005224:	232d      	movs	r3, #45	@ 0x2d
 8005226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800522a:	4a91      	ldr	r2, [pc, #580]	@ (8005470 <_printf_float+0x2cc>)
 800522c:	4b91      	ldr	r3, [pc, #580]	@ (8005474 <_printf_float+0x2d0>)
 800522e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005232:	bf94      	ite	ls
 8005234:	4690      	movls	r8, r2
 8005236:	4698      	movhi	r8, r3
 8005238:	2303      	movs	r3, #3
 800523a:	6123      	str	r3, [r4, #16]
 800523c:	f02b 0304 	bic.w	r3, fp, #4
 8005240:	6023      	str	r3, [r4, #0]
 8005242:	f04f 0900 	mov.w	r9, #0
 8005246:	9700      	str	r7, [sp, #0]
 8005248:	4633      	mov	r3, r6
 800524a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800524c:	4621      	mov	r1, r4
 800524e:	4628      	mov	r0, r5
 8005250:	f000 f9d2 	bl	80055f8 <_printf_common>
 8005254:	3001      	adds	r0, #1
 8005256:	f040 808d 	bne.w	8005374 <_printf_float+0x1d0>
 800525a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800525e:	b00d      	add	sp, #52	@ 0x34
 8005260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005264:	4642      	mov	r2, r8
 8005266:	464b      	mov	r3, r9
 8005268:	4640      	mov	r0, r8
 800526a:	4649      	mov	r1, r9
 800526c:	f7fb fc7e 	bl	8000b6c <__aeabi_dcmpun>
 8005270:	b140      	cbz	r0, 8005284 <_printf_float+0xe0>
 8005272:	464b      	mov	r3, r9
 8005274:	2b00      	cmp	r3, #0
 8005276:	bfbc      	itt	lt
 8005278:	232d      	movlt	r3, #45	@ 0x2d
 800527a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800527e:	4a7e      	ldr	r2, [pc, #504]	@ (8005478 <_printf_float+0x2d4>)
 8005280:	4b7e      	ldr	r3, [pc, #504]	@ (800547c <_printf_float+0x2d8>)
 8005282:	e7d4      	b.n	800522e <_printf_float+0x8a>
 8005284:	6863      	ldr	r3, [r4, #4]
 8005286:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800528a:	9206      	str	r2, [sp, #24]
 800528c:	1c5a      	adds	r2, r3, #1
 800528e:	d13b      	bne.n	8005308 <_printf_float+0x164>
 8005290:	2306      	movs	r3, #6
 8005292:	6063      	str	r3, [r4, #4]
 8005294:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005298:	2300      	movs	r3, #0
 800529a:	6022      	str	r2, [r4, #0]
 800529c:	9303      	str	r3, [sp, #12]
 800529e:	ab0a      	add	r3, sp, #40	@ 0x28
 80052a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80052a4:	ab09      	add	r3, sp, #36	@ 0x24
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	6861      	ldr	r1, [r4, #4]
 80052aa:	ec49 8b10 	vmov	d0, r8, r9
 80052ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80052b2:	4628      	mov	r0, r5
 80052b4:	f7ff fed6 	bl	8005064 <__cvt>
 80052b8:	9b06      	ldr	r3, [sp, #24]
 80052ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80052bc:	2b47      	cmp	r3, #71	@ 0x47
 80052be:	4680      	mov	r8, r0
 80052c0:	d129      	bne.n	8005316 <_printf_float+0x172>
 80052c2:	1cc8      	adds	r0, r1, #3
 80052c4:	db02      	blt.n	80052cc <_printf_float+0x128>
 80052c6:	6863      	ldr	r3, [r4, #4]
 80052c8:	4299      	cmp	r1, r3
 80052ca:	dd41      	ble.n	8005350 <_printf_float+0x1ac>
 80052cc:	f1aa 0a02 	sub.w	sl, sl, #2
 80052d0:	fa5f fa8a 	uxtb.w	sl, sl
 80052d4:	3901      	subs	r1, #1
 80052d6:	4652      	mov	r2, sl
 80052d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052dc:	9109      	str	r1, [sp, #36]	@ 0x24
 80052de:	f7ff ff26 	bl	800512e <__exponent>
 80052e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052e4:	1813      	adds	r3, r2, r0
 80052e6:	2a01      	cmp	r2, #1
 80052e8:	4681      	mov	r9, r0
 80052ea:	6123      	str	r3, [r4, #16]
 80052ec:	dc02      	bgt.n	80052f4 <_printf_float+0x150>
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	07d2      	lsls	r2, r2, #31
 80052f2:	d501      	bpl.n	80052f8 <_printf_float+0x154>
 80052f4:	3301      	adds	r3, #1
 80052f6:	6123      	str	r3, [r4, #16]
 80052f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0a2      	beq.n	8005246 <_printf_float+0xa2>
 8005300:	232d      	movs	r3, #45	@ 0x2d
 8005302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005306:	e79e      	b.n	8005246 <_printf_float+0xa2>
 8005308:	9a06      	ldr	r2, [sp, #24]
 800530a:	2a47      	cmp	r2, #71	@ 0x47
 800530c:	d1c2      	bne.n	8005294 <_printf_float+0xf0>
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1c0      	bne.n	8005294 <_printf_float+0xf0>
 8005312:	2301      	movs	r3, #1
 8005314:	e7bd      	b.n	8005292 <_printf_float+0xee>
 8005316:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800531a:	d9db      	bls.n	80052d4 <_printf_float+0x130>
 800531c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005320:	d118      	bne.n	8005354 <_printf_float+0x1b0>
 8005322:	2900      	cmp	r1, #0
 8005324:	6863      	ldr	r3, [r4, #4]
 8005326:	dd0b      	ble.n	8005340 <_printf_float+0x19c>
 8005328:	6121      	str	r1, [r4, #16]
 800532a:	b913      	cbnz	r3, 8005332 <_printf_float+0x18e>
 800532c:	6822      	ldr	r2, [r4, #0]
 800532e:	07d0      	lsls	r0, r2, #31
 8005330:	d502      	bpl.n	8005338 <_printf_float+0x194>
 8005332:	3301      	adds	r3, #1
 8005334:	440b      	add	r3, r1
 8005336:	6123      	str	r3, [r4, #16]
 8005338:	65a1      	str	r1, [r4, #88]	@ 0x58
 800533a:	f04f 0900 	mov.w	r9, #0
 800533e:	e7db      	b.n	80052f8 <_printf_float+0x154>
 8005340:	b913      	cbnz	r3, 8005348 <_printf_float+0x1a4>
 8005342:	6822      	ldr	r2, [r4, #0]
 8005344:	07d2      	lsls	r2, r2, #31
 8005346:	d501      	bpl.n	800534c <_printf_float+0x1a8>
 8005348:	3302      	adds	r3, #2
 800534a:	e7f4      	b.n	8005336 <_printf_float+0x192>
 800534c:	2301      	movs	r3, #1
 800534e:	e7f2      	b.n	8005336 <_printf_float+0x192>
 8005350:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005356:	4299      	cmp	r1, r3
 8005358:	db05      	blt.n	8005366 <_printf_float+0x1c2>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	6121      	str	r1, [r4, #16]
 800535e:	07d8      	lsls	r0, r3, #31
 8005360:	d5ea      	bpl.n	8005338 <_printf_float+0x194>
 8005362:	1c4b      	adds	r3, r1, #1
 8005364:	e7e7      	b.n	8005336 <_printf_float+0x192>
 8005366:	2900      	cmp	r1, #0
 8005368:	bfd4      	ite	le
 800536a:	f1c1 0202 	rsble	r2, r1, #2
 800536e:	2201      	movgt	r2, #1
 8005370:	4413      	add	r3, r2
 8005372:	e7e0      	b.n	8005336 <_printf_float+0x192>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	055a      	lsls	r2, r3, #21
 8005378:	d407      	bmi.n	800538a <_printf_float+0x1e6>
 800537a:	6923      	ldr	r3, [r4, #16]
 800537c:	4642      	mov	r2, r8
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	d12b      	bne.n	80053e0 <_printf_float+0x23c>
 8005388:	e767      	b.n	800525a <_printf_float+0xb6>
 800538a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800538e:	f240 80dd 	bls.w	800554c <_printf_float+0x3a8>
 8005392:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005396:	2200      	movs	r2, #0
 8005398:	2300      	movs	r3, #0
 800539a:	f7fb fbb5 	bl	8000b08 <__aeabi_dcmpeq>
 800539e:	2800      	cmp	r0, #0
 80053a0:	d033      	beq.n	800540a <_printf_float+0x266>
 80053a2:	4a37      	ldr	r2, [pc, #220]	@ (8005480 <_printf_float+0x2dc>)
 80053a4:	2301      	movs	r3, #1
 80053a6:	4631      	mov	r1, r6
 80053a8:	4628      	mov	r0, r5
 80053aa:	47b8      	blx	r7
 80053ac:	3001      	adds	r0, #1
 80053ae:	f43f af54 	beq.w	800525a <_printf_float+0xb6>
 80053b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80053b6:	4543      	cmp	r3, r8
 80053b8:	db02      	blt.n	80053c0 <_printf_float+0x21c>
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	07d8      	lsls	r0, r3, #31
 80053be:	d50f      	bpl.n	80053e0 <_printf_float+0x23c>
 80053c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053c4:	4631      	mov	r1, r6
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b8      	blx	r7
 80053ca:	3001      	adds	r0, #1
 80053cc:	f43f af45 	beq.w	800525a <_printf_float+0xb6>
 80053d0:	f04f 0900 	mov.w	r9, #0
 80053d4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80053d8:	f104 0a1a 	add.w	sl, r4, #26
 80053dc:	45c8      	cmp	r8, r9
 80053de:	dc09      	bgt.n	80053f4 <_printf_float+0x250>
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	079b      	lsls	r3, r3, #30
 80053e4:	f100 8103 	bmi.w	80055ee <_printf_float+0x44a>
 80053e8:	68e0      	ldr	r0, [r4, #12]
 80053ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053ec:	4298      	cmp	r0, r3
 80053ee:	bfb8      	it	lt
 80053f0:	4618      	movlt	r0, r3
 80053f2:	e734      	b.n	800525e <_printf_float+0xba>
 80053f4:	2301      	movs	r3, #1
 80053f6:	4652      	mov	r2, sl
 80053f8:	4631      	mov	r1, r6
 80053fa:	4628      	mov	r0, r5
 80053fc:	47b8      	blx	r7
 80053fe:	3001      	adds	r0, #1
 8005400:	f43f af2b 	beq.w	800525a <_printf_float+0xb6>
 8005404:	f109 0901 	add.w	r9, r9, #1
 8005408:	e7e8      	b.n	80053dc <_printf_float+0x238>
 800540a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800540c:	2b00      	cmp	r3, #0
 800540e:	dc39      	bgt.n	8005484 <_printf_float+0x2e0>
 8005410:	4a1b      	ldr	r2, [pc, #108]	@ (8005480 <_printf_float+0x2dc>)
 8005412:	2301      	movs	r3, #1
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f af1d 	beq.w	800525a <_printf_float+0xb6>
 8005420:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005424:	ea59 0303 	orrs.w	r3, r9, r3
 8005428:	d102      	bne.n	8005430 <_printf_float+0x28c>
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	07d9      	lsls	r1, r3, #31
 800542e:	d5d7      	bpl.n	80053e0 <_printf_float+0x23c>
 8005430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	47b8      	blx	r7
 800543a:	3001      	adds	r0, #1
 800543c:	f43f af0d 	beq.w	800525a <_printf_float+0xb6>
 8005440:	f04f 0a00 	mov.w	sl, #0
 8005444:	f104 0b1a 	add.w	fp, r4, #26
 8005448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800544a:	425b      	negs	r3, r3
 800544c:	4553      	cmp	r3, sl
 800544e:	dc01      	bgt.n	8005454 <_printf_float+0x2b0>
 8005450:	464b      	mov	r3, r9
 8005452:	e793      	b.n	800537c <_printf_float+0x1d8>
 8005454:	2301      	movs	r3, #1
 8005456:	465a      	mov	r2, fp
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	47b8      	blx	r7
 800545e:	3001      	adds	r0, #1
 8005460:	f43f aefb 	beq.w	800525a <_printf_float+0xb6>
 8005464:	f10a 0a01 	add.w	sl, sl, #1
 8005468:	e7ee      	b.n	8005448 <_printf_float+0x2a4>
 800546a:	bf00      	nop
 800546c:	7fefffff 	.word	0x7fefffff
 8005470:	080082c8 	.word	0x080082c8
 8005474:	080082cc 	.word	0x080082cc
 8005478:	080082d0 	.word	0x080082d0
 800547c:	080082d4 	.word	0x080082d4
 8005480:	080082d8 	.word	0x080082d8
 8005484:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005486:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800548a:	4553      	cmp	r3, sl
 800548c:	bfa8      	it	ge
 800548e:	4653      	movge	r3, sl
 8005490:	2b00      	cmp	r3, #0
 8005492:	4699      	mov	r9, r3
 8005494:	dc36      	bgt.n	8005504 <_printf_float+0x360>
 8005496:	f04f 0b00 	mov.w	fp, #0
 800549a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800549e:	f104 021a 	add.w	r2, r4, #26
 80054a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054a4:	9306      	str	r3, [sp, #24]
 80054a6:	eba3 0309 	sub.w	r3, r3, r9
 80054aa:	455b      	cmp	r3, fp
 80054ac:	dc31      	bgt.n	8005512 <_printf_float+0x36e>
 80054ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054b0:	459a      	cmp	sl, r3
 80054b2:	dc3a      	bgt.n	800552a <_printf_float+0x386>
 80054b4:	6823      	ldr	r3, [r4, #0]
 80054b6:	07da      	lsls	r2, r3, #31
 80054b8:	d437      	bmi.n	800552a <_printf_float+0x386>
 80054ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054bc:	ebaa 0903 	sub.w	r9, sl, r3
 80054c0:	9b06      	ldr	r3, [sp, #24]
 80054c2:	ebaa 0303 	sub.w	r3, sl, r3
 80054c6:	4599      	cmp	r9, r3
 80054c8:	bfa8      	it	ge
 80054ca:	4699      	movge	r9, r3
 80054cc:	f1b9 0f00 	cmp.w	r9, #0
 80054d0:	dc33      	bgt.n	800553a <_printf_float+0x396>
 80054d2:	f04f 0800 	mov.w	r8, #0
 80054d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054da:	f104 0b1a 	add.w	fp, r4, #26
 80054de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e0:	ebaa 0303 	sub.w	r3, sl, r3
 80054e4:	eba3 0309 	sub.w	r3, r3, r9
 80054e8:	4543      	cmp	r3, r8
 80054ea:	f77f af79 	ble.w	80053e0 <_printf_float+0x23c>
 80054ee:	2301      	movs	r3, #1
 80054f0:	465a      	mov	r2, fp
 80054f2:	4631      	mov	r1, r6
 80054f4:	4628      	mov	r0, r5
 80054f6:	47b8      	blx	r7
 80054f8:	3001      	adds	r0, #1
 80054fa:	f43f aeae 	beq.w	800525a <_printf_float+0xb6>
 80054fe:	f108 0801 	add.w	r8, r8, #1
 8005502:	e7ec      	b.n	80054de <_printf_float+0x33a>
 8005504:	4642      	mov	r2, r8
 8005506:	4631      	mov	r1, r6
 8005508:	4628      	mov	r0, r5
 800550a:	47b8      	blx	r7
 800550c:	3001      	adds	r0, #1
 800550e:	d1c2      	bne.n	8005496 <_printf_float+0x2f2>
 8005510:	e6a3      	b.n	800525a <_printf_float+0xb6>
 8005512:	2301      	movs	r3, #1
 8005514:	4631      	mov	r1, r6
 8005516:	4628      	mov	r0, r5
 8005518:	9206      	str	r2, [sp, #24]
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f ae9c 	beq.w	800525a <_printf_float+0xb6>
 8005522:	9a06      	ldr	r2, [sp, #24]
 8005524:	f10b 0b01 	add.w	fp, fp, #1
 8005528:	e7bb      	b.n	80054a2 <_printf_float+0x2fe>
 800552a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800552e:	4631      	mov	r1, r6
 8005530:	4628      	mov	r0, r5
 8005532:	47b8      	blx	r7
 8005534:	3001      	adds	r0, #1
 8005536:	d1c0      	bne.n	80054ba <_printf_float+0x316>
 8005538:	e68f      	b.n	800525a <_printf_float+0xb6>
 800553a:	9a06      	ldr	r2, [sp, #24]
 800553c:	464b      	mov	r3, r9
 800553e:	4442      	add	r2, r8
 8005540:	4631      	mov	r1, r6
 8005542:	4628      	mov	r0, r5
 8005544:	47b8      	blx	r7
 8005546:	3001      	adds	r0, #1
 8005548:	d1c3      	bne.n	80054d2 <_printf_float+0x32e>
 800554a:	e686      	b.n	800525a <_printf_float+0xb6>
 800554c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005550:	f1ba 0f01 	cmp.w	sl, #1
 8005554:	dc01      	bgt.n	800555a <_printf_float+0x3b6>
 8005556:	07db      	lsls	r3, r3, #31
 8005558:	d536      	bpl.n	80055c8 <_printf_float+0x424>
 800555a:	2301      	movs	r3, #1
 800555c:	4642      	mov	r2, r8
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	f43f ae78 	beq.w	800525a <_printf_float+0xb6>
 800556a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800556e:	4631      	mov	r1, r6
 8005570:	4628      	mov	r0, r5
 8005572:	47b8      	blx	r7
 8005574:	3001      	adds	r0, #1
 8005576:	f43f ae70 	beq.w	800525a <_printf_float+0xb6>
 800557a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800557e:	2200      	movs	r2, #0
 8005580:	2300      	movs	r3, #0
 8005582:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005586:	f7fb fabf 	bl	8000b08 <__aeabi_dcmpeq>
 800558a:	b9c0      	cbnz	r0, 80055be <_printf_float+0x41a>
 800558c:	4653      	mov	r3, sl
 800558e:	f108 0201 	add.w	r2, r8, #1
 8005592:	4631      	mov	r1, r6
 8005594:	4628      	mov	r0, r5
 8005596:	47b8      	blx	r7
 8005598:	3001      	adds	r0, #1
 800559a:	d10c      	bne.n	80055b6 <_printf_float+0x412>
 800559c:	e65d      	b.n	800525a <_printf_float+0xb6>
 800559e:	2301      	movs	r3, #1
 80055a0:	465a      	mov	r2, fp
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	f43f ae56 	beq.w	800525a <_printf_float+0xb6>
 80055ae:	f108 0801 	add.w	r8, r8, #1
 80055b2:	45d0      	cmp	r8, sl
 80055b4:	dbf3      	blt.n	800559e <_printf_float+0x3fa>
 80055b6:	464b      	mov	r3, r9
 80055b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80055bc:	e6df      	b.n	800537e <_printf_float+0x1da>
 80055be:	f04f 0800 	mov.w	r8, #0
 80055c2:	f104 0b1a 	add.w	fp, r4, #26
 80055c6:	e7f4      	b.n	80055b2 <_printf_float+0x40e>
 80055c8:	2301      	movs	r3, #1
 80055ca:	4642      	mov	r2, r8
 80055cc:	e7e1      	b.n	8005592 <_printf_float+0x3ee>
 80055ce:	2301      	movs	r3, #1
 80055d0:	464a      	mov	r2, r9
 80055d2:	4631      	mov	r1, r6
 80055d4:	4628      	mov	r0, r5
 80055d6:	47b8      	blx	r7
 80055d8:	3001      	adds	r0, #1
 80055da:	f43f ae3e 	beq.w	800525a <_printf_float+0xb6>
 80055de:	f108 0801 	add.w	r8, r8, #1
 80055e2:	68e3      	ldr	r3, [r4, #12]
 80055e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055e6:	1a5b      	subs	r3, r3, r1
 80055e8:	4543      	cmp	r3, r8
 80055ea:	dcf0      	bgt.n	80055ce <_printf_float+0x42a>
 80055ec:	e6fc      	b.n	80053e8 <_printf_float+0x244>
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	f104 0919 	add.w	r9, r4, #25
 80055f6:	e7f4      	b.n	80055e2 <_printf_float+0x43e>

080055f8 <_printf_common>:
 80055f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055fc:	4616      	mov	r6, r2
 80055fe:	4698      	mov	r8, r3
 8005600:	688a      	ldr	r2, [r1, #8]
 8005602:	690b      	ldr	r3, [r1, #16]
 8005604:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005608:	4293      	cmp	r3, r2
 800560a:	bfb8      	it	lt
 800560c:	4613      	movlt	r3, r2
 800560e:	6033      	str	r3, [r6, #0]
 8005610:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005614:	4607      	mov	r7, r0
 8005616:	460c      	mov	r4, r1
 8005618:	b10a      	cbz	r2, 800561e <_printf_common+0x26>
 800561a:	3301      	adds	r3, #1
 800561c:	6033      	str	r3, [r6, #0]
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	0699      	lsls	r1, r3, #26
 8005622:	bf42      	ittt	mi
 8005624:	6833      	ldrmi	r3, [r6, #0]
 8005626:	3302      	addmi	r3, #2
 8005628:	6033      	strmi	r3, [r6, #0]
 800562a:	6825      	ldr	r5, [r4, #0]
 800562c:	f015 0506 	ands.w	r5, r5, #6
 8005630:	d106      	bne.n	8005640 <_printf_common+0x48>
 8005632:	f104 0a19 	add.w	sl, r4, #25
 8005636:	68e3      	ldr	r3, [r4, #12]
 8005638:	6832      	ldr	r2, [r6, #0]
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	42ab      	cmp	r3, r5
 800563e:	dc26      	bgt.n	800568e <_printf_common+0x96>
 8005640:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005644:	6822      	ldr	r2, [r4, #0]
 8005646:	3b00      	subs	r3, #0
 8005648:	bf18      	it	ne
 800564a:	2301      	movne	r3, #1
 800564c:	0692      	lsls	r2, r2, #26
 800564e:	d42b      	bmi.n	80056a8 <_printf_common+0xb0>
 8005650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005654:	4641      	mov	r1, r8
 8005656:	4638      	mov	r0, r7
 8005658:	47c8      	blx	r9
 800565a:	3001      	adds	r0, #1
 800565c:	d01e      	beq.n	800569c <_printf_common+0xa4>
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	6922      	ldr	r2, [r4, #16]
 8005662:	f003 0306 	and.w	r3, r3, #6
 8005666:	2b04      	cmp	r3, #4
 8005668:	bf02      	ittt	eq
 800566a:	68e5      	ldreq	r5, [r4, #12]
 800566c:	6833      	ldreq	r3, [r6, #0]
 800566e:	1aed      	subeq	r5, r5, r3
 8005670:	68a3      	ldr	r3, [r4, #8]
 8005672:	bf0c      	ite	eq
 8005674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005678:	2500      	movne	r5, #0
 800567a:	4293      	cmp	r3, r2
 800567c:	bfc4      	itt	gt
 800567e:	1a9b      	subgt	r3, r3, r2
 8005680:	18ed      	addgt	r5, r5, r3
 8005682:	2600      	movs	r6, #0
 8005684:	341a      	adds	r4, #26
 8005686:	42b5      	cmp	r5, r6
 8005688:	d11a      	bne.n	80056c0 <_printf_common+0xc8>
 800568a:	2000      	movs	r0, #0
 800568c:	e008      	b.n	80056a0 <_printf_common+0xa8>
 800568e:	2301      	movs	r3, #1
 8005690:	4652      	mov	r2, sl
 8005692:	4641      	mov	r1, r8
 8005694:	4638      	mov	r0, r7
 8005696:	47c8      	blx	r9
 8005698:	3001      	adds	r0, #1
 800569a:	d103      	bne.n	80056a4 <_printf_common+0xac>
 800569c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a4:	3501      	adds	r5, #1
 80056a6:	e7c6      	b.n	8005636 <_printf_common+0x3e>
 80056a8:	18e1      	adds	r1, r4, r3
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	2030      	movs	r0, #48	@ 0x30
 80056ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056b2:	4422      	add	r2, r4
 80056b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056bc:	3302      	adds	r3, #2
 80056be:	e7c7      	b.n	8005650 <_printf_common+0x58>
 80056c0:	2301      	movs	r3, #1
 80056c2:	4622      	mov	r2, r4
 80056c4:	4641      	mov	r1, r8
 80056c6:	4638      	mov	r0, r7
 80056c8:	47c8      	blx	r9
 80056ca:	3001      	adds	r0, #1
 80056cc:	d0e6      	beq.n	800569c <_printf_common+0xa4>
 80056ce:	3601      	adds	r6, #1
 80056d0:	e7d9      	b.n	8005686 <_printf_common+0x8e>
	...

080056d4 <_printf_i>:
 80056d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056d8:	7e0f      	ldrb	r7, [r1, #24]
 80056da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056dc:	2f78      	cmp	r7, #120	@ 0x78
 80056de:	4691      	mov	r9, r2
 80056e0:	4680      	mov	r8, r0
 80056e2:	460c      	mov	r4, r1
 80056e4:	469a      	mov	sl, r3
 80056e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056ea:	d807      	bhi.n	80056fc <_printf_i+0x28>
 80056ec:	2f62      	cmp	r7, #98	@ 0x62
 80056ee:	d80a      	bhi.n	8005706 <_printf_i+0x32>
 80056f0:	2f00      	cmp	r7, #0
 80056f2:	f000 80d2 	beq.w	800589a <_printf_i+0x1c6>
 80056f6:	2f58      	cmp	r7, #88	@ 0x58
 80056f8:	f000 80b9 	beq.w	800586e <_printf_i+0x19a>
 80056fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005704:	e03a      	b.n	800577c <_printf_i+0xa8>
 8005706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800570a:	2b15      	cmp	r3, #21
 800570c:	d8f6      	bhi.n	80056fc <_printf_i+0x28>
 800570e:	a101      	add	r1, pc, #4	@ (adr r1, 8005714 <_printf_i+0x40>)
 8005710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005714:	0800576d 	.word	0x0800576d
 8005718:	08005781 	.word	0x08005781
 800571c:	080056fd 	.word	0x080056fd
 8005720:	080056fd 	.word	0x080056fd
 8005724:	080056fd 	.word	0x080056fd
 8005728:	080056fd 	.word	0x080056fd
 800572c:	08005781 	.word	0x08005781
 8005730:	080056fd 	.word	0x080056fd
 8005734:	080056fd 	.word	0x080056fd
 8005738:	080056fd 	.word	0x080056fd
 800573c:	080056fd 	.word	0x080056fd
 8005740:	08005881 	.word	0x08005881
 8005744:	080057ab 	.word	0x080057ab
 8005748:	0800583b 	.word	0x0800583b
 800574c:	080056fd 	.word	0x080056fd
 8005750:	080056fd 	.word	0x080056fd
 8005754:	080058a3 	.word	0x080058a3
 8005758:	080056fd 	.word	0x080056fd
 800575c:	080057ab 	.word	0x080057ab
 8005760:	080056fd 	.word	0x080056fd
 8005764:	080056fd 	.word	0x080056fd
 8005768:	08005843 	.word	0x08005843
 800576c:	6833      	ldr	r3, [r6, #0]
 800576e:	1d1a      	adds	r2, r3, #4
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6032      	str	r2, [r6, #0]
 8005774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800577c:	2301      	movs	r3, #1
 800577e:	e09d      	b.n	80058bc <_printf_i+0x1e8>
 8005780:	6833      	ldr	r3, [r6, #0]
 8005782:	6820      	ldr	r0, [r4, #0]
 8005784:	1d19      	adds	r1, r3, #4
 8005786:	6031      	str	r1, [r6, #0]
 8005788:	0606      	lsls	r6, r0, #24
 800578a:	d501      	bpl.n	8005790 <_printf_i+0xbc>
 800578c:	681d      	ldr	r5, [r3, #0]
 800578e:	e003      	b.n	8005798 <_printf_i+0xc4>
 8005790:	0645      	lsls	r5, r0, #25
 8005792:	d5fb      	bpl.n	800578c <_printf_i+0xb8>
 8005794:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005798:	2d00      	cmp	r5, #0
 800579a:	da03      	bge.n	80057a4 <_printf_i+0xd0>
 800579c:	232d      	movs	r3, #45	@ 0x2d
 800579e:	426d      	negs	r5, r5
 80057a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057a4:	4859      	ldr	r0, [pc, #356]	@ (800590c <_printf_i+0x238>)
 80057a6:	230a      	movs	r3, #10
 80057a8:	e011      	b.n	80057ce <_printf_i+0xfa>
 80057aa:	6821      	ldr	r1, [r4, #0]
 80057ac:	6833      	ldr	r3, [r6, #0]
 80057ae:	0608      	lsls	r0, r1, #24
 80057b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80057b4:	d402      	bmi.n	80057bc <_printf_i+0xe8>
 80057b6:	0649      	lsls	r1, r1, #25
 80057b8:	bf48      	it	mi
 80057ba:	b2ad      	uxthmi	r5, r5
 80057bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80057be:	4853      	ldr	r0, [pc, #332]	@ (800590c <_printf_i+0x238>)
 80057c0:	6033      	str	r3, [r6, #0]
 80057c2:	bf14      	ite	ne
 80057c4:	230a      	movne	r3, #10
 80057c6:	2308      	moveq	r3, #8
 80057c8:	2100      	movs	r1, #0
 80057ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057ce:	6866      	ldr	r6, [r4, #4]
 80057d0:	60a6      	str	r6, [r4, #8]
 80057d2:	2e00      	cmp	r6, #0
 80057d4:	bfa2      	ittt	ge
 80057d6:	6821      	ldrge	r1, [r4, #0]
 80057d8:	f021 0104 	bicge.w	r1, r1, #4
 80057dc:	6021      	strge	r1, [r4, #0]
 80057de:	b90d      	cbnz	r5, 80057e4 <_printf_i+0x110>
 80057e0:	2e00      	cmp	r6, #0
 80057e2:	d04b      	beq.n	800587c <_printf_i+0x1a8>
 80057e4:	4616      	mov	r6, r2
 80057e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80057ea:	fb03 5711 	mls	r7, r3, r1, r5
 80057ee:	5dc7      	ldrb	r7, [r0, r7]
 80057f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057f4:	462f      	mov	r7, r5
 80057f6:	42bb      	cmp	r3, r7
 80057f8:	460d      	mov	r5, r1
 80057fa:	d9f4      	bls.n	80057e6 <_printf_i+0x112>
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d10b      	bne.n	8005818 <_printf_i+0x144>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	07df      	lsls	r7, r3, #31
 8005804:	d508      	bpl.n	8005818 <_printf_i+0x144>
 8005806:	6923      	ldr	r3, [r4, #16]
 8005808:	6861      	ldr	r1, [r4, #4]
 800580a:	4299      	cmp	r1, r3
 800580c:	bfde      	ittt	le
 800580e:	2330      	movle	r3, #48	@ 0x30
 8005810:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005814:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005818:	1b92      	subs	r2, r2, r6
 800581a:	6122      	str	r2, [r4, #16]
 800581c:	f8cd a000 	str.w	sl, [sp]
 8005820:	464b      	mov	r3, r9
 8005822:	aa03      	add	r2, sp, #12
 8005824:	4621      	mov	r1, r4
 8005826:	4640      	mov	r0, r8
 8005828:	f7ff fee6 	bl	80055f8 <_printf_common>
 800582c:	3001      	adds	r0, #1
 800582e:	d14a      	bne.n	80058c6 <_printf_i+0x1f2>
 8005830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005834:	b004      	add	sp, #16
 8005836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800583a:	6823      	ldr	r3, [r4, #0]
 800583c:	f043 0320 	orr.w	r3, r3, #32
 8005840:	6023      	str	r3, [r4, #0]
 8005842:	4833      	ldr	r0, [pc, #204]	@ (8005910 <_printf_i+0x23c>)
 8005844:	2778      	movs	r7, #120	@ 0x78
 8005846:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800584a:	6823      	ldr	r3, [r4, #0]
 800584c:	6831      	ldr	r1, [r6, #0]
 800584e:	061f      	lsls	r7, r3, #24
 8005850:	f851 5b04 	ldr.w	r5, [r1], #4
 8005854:	d402      	bmi.n	800585c <_printf_i+0x188>
 8005856:	065f      	lsls	r7, r3, #25
 8005858:	bf48      	it	mi
 800585a:	b2ad      	uxthmi	r5, r5
 800585c:	6031      	str	r1, [r6, #0]
 800585e:	07d9      	lsls	r1, r3, #31
 8005860:	bf44      	itt	mi
 8005862:	f043 0320 	orrmi.w	r3, r3, #32
 8005866:	6023      	strmi	r3, [r4, #0]
 8005868:	b11d      	cbz	r5, 8005872 <_printf_i+0x19e>
 800586a:	2310      	movs	r3, #16
 800586c:	e7ac      	b.n	80057c8 <_printf_i+0xf4>
 800586e:	4827      	ldr	r0, [pc, #156]	@ (800590c <_printf_i+0x238>)
 8005870:	e7e9      	b.n	8005846 <_printf_i+0x172>
 8005872:	6823      	ldr	r3, [r4, #0]
 8005874:	f023 0320 	bic.w	r3, r3, #32
 8005878:	6023      	str	r3, [r4, #0]
 800587a:	e7f6      	b.n	800586a <_printf_i+0x196>
 800587c:	4616      	mov	r6, r2
 800587e:	e7bd      	b.n	80057fc <_printf_i+0x128>
 8005880:	6833      	ldr	r3, [r6, #0]
 8005882:	6825      	ldr	r5, [r4, #0]
 8005884:	6961      	ldr	r1, [r4, #20]
 8005886:	1d18      	adds	r0, r3, #4
 8005888:	6030      	str	r0, [r6, #0]
 800588a:	062e      	lsls	r6, r5, #24
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	d501      	bpl.n	8005894 <_printf_i+0x1c0>
 8005890:	6019      	str	r1, [r3, #0]
 8005892:	e002      	b.n	800589a <_printf_i+0x1c6>
 8005894:	0668      	lsls	r0, r5, #25
 8005896:	d5fb      	bpl.n	8005890 <_printf_i+0x1bc>
 8005898:	8019      	strh	r1, [r3, #0]
 800589a:	2300      	movs	r3, #0
 800589c:	6123      	str	r3, [r4, #16]
 800589e:	4616      	mov	r6, r2
 80058a0:	e7bc      	b.n	800581c <_printf_i+0x148>
 80058a2:	6833      	ldr	r3, [r6, #0]
 80058a4:	1d1a      	adds	r2, r3, #4
 80058a6:	6032      	str	r2, [r6, #0]
 80058a8:	681e      	ldr	r6, [r3, #0]
 80058aa:	6862      	ldr	r2, [r4, #4]
 80058ac:	2100      	movs	r1, #0
 80058ae:	4630      	mov	r0, r6
 80058b0:	f7fa fcae 	bl	8000210 <memchr>
 80058b4:	b108      	cbz	r0, 80058ba <_printf_i+0x1e6>
 80058b6:	1b80      	subs	r0, r0, r6
 80058b8:	6060      	str	r0, [r4, #4]
 80058ba:	6863      	ldr	r3, [r4, #4]
 80058bc:	6123      	str	r3, [r4, #16]
 80058be:	2300      	movs	r3, #0
 80058c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c4:	e7aa      	b.n	800581c <_printf_i+0x148>
 80058c6:	6923      	ldr	r3, [r4, #16]
 80058c8:	4632      	mov	r2, r6
 80058ca:	4649      	mov	r1, r9
 80058cc:	4640      	mov	r0, r8
 80058ce:	47d0      	blx	sl
 80058d0:	3001      	adds	r0, #1
 80058d2:	d0ad      	beq.n	8005830 <_printf_i+0x15c>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	079b      	lsls	r3, r3, #30
 80058d8:	d413      	bmi.n	8005902 <_printf_i+0x22e>
 80058da:	68e0      	ldr	r0, [r4, #12]
 80058dc:	9b03      	ldr	r3, [sp, #12]
 80058de:	4298      	cmp	r0, r3
 80058e0:	bfb8      	it	lt
 80058e2:	4618      	movlt	r0, r3
 80058e4:	e7a6      	b.n	8005834 <_printf_i+0x160>
 80058e6:	2301      	movs	r3, #1
 80058e8:	4632      	mov	r2, r6
 80058ea:	4649      	mov	r1, r9
 80058ec:	4640      	mov	r0, r8
 80058ee:	47d0      	blx	sl
 80058f0:	3001      	adds	r0, #1
 80058f2:	d09d      	beq.n	8005830 <_printf_i+0x15c>
 80058f4:	3501      	adds	r5, #1
 80058f6:	68e3      	ldr	r3, [r4, #12]
 80058f8:	9903      	ldr	r1, [sp, #12]
 80058fa:	1a5b      	subs	r3, r3, r1
 80058fc:	42ab      	cmp	r3, r5
 80058fe:	dcf2      	bgt.n	80058e6 <_printf_i+0x212>
 8005900:	e7eb      	b.n	80058da <_printf_i+0x206>
 8005902:	2500      	movs	r5, #0
 8005904:	f104 0619 	add.w	r6, r4, #25
 8005908:	e7f5      	b.n	80058f6 <_printf_i+0x222>
 800590a:	bf00      	nop
 800590c:	080082da 	.word	0x080082da
 8005910:	080082eb 	.word	0x080082eb

08005914 <std>:
 8005914:	2300      	movs	r3, #0
 8005916:	b510      	push	{r4, lr}
 8005918:	4604      	mov	r4, r0
 800591a:	e9c0 3300 	strd	r3, r3, [r0]
 800591e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005922:	6083      	str	r3, [r0, #8]
 8005924:	8181      	strh	r1, [r0, #12]
 8005926:	6643      	str	r3, [r0, #100]	@ 0x64
 8005928:	81c2      	strh	r2, [r0, #14]
 800592a:	6183      	str	r3, [r0, #24]
 800592c:	4619      	mov	r1, r3
 800592e:	2208      	movs	r2, #8
 8005930:	305c      	adds	r0, #92	@ 0x5c
 8005932:	f000 fa07 	bl	8005d44 <memset>
 8005936:	4b0d      	ldr	r3, [pc, #52]	@ (800596c <std+0x58>)
 8005938:	6263      	str	r3, [r4, #36]	@ 0x24
 800593a:	4b0d      	ldr	r3, [pc, #52]	@ (8005970 <std+0x5c>)
 800593c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800593e:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <std+0x60>)
 8005940:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005942:	4b0d      	ldr	r3, [pc, #52]	@ (8005978 <std+0x64>)
 8005944:	6323      	str	r3, [r4, #48]	@ 0x30
 8005946:	4b0d      	ldr	r3, [pc, #52]	@ (800597c <std+0x68>)
 8005948:	6224      	str	r4, [r4, #32]
 800594a:	429c      	cmp	r4, r3
 800594c:	d006      	beq.n	800595c <std+0x48>
 800594e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005952:	4294      	cmp	r4, r2
 8005954:	d002      	beq.n	800595c <std+0x48>
 8005956:	33d0      	adds	r3, #208	@ 0xd0
 8005958:	429c      	cmp	r4, r3
 800595a:	d105      	bne.n	8005968 <std+0x54>
 800595c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005964:	f000 ba7a 	b.w	8005e5c <__retarget_lock_init_recursive>
 8005968:	bd10      	pop	{r4, pc}
 800596a:	bf00      	nop
 800596c:	08005b95 	.word	0x08005b95
 8005970:	08005bb7 	.word	0x08005bb7
 8005974:	08005bef 	.word	0x08005bef
 8005978:	08005c13 	.word	0x08005c13
 800597c:	20000a64 	.word	0x20000a64

08005980 <stdio_exit_handler>:
 8005980:	4a02      	ldr	r2, [pc, #8]	@ (800598c <stdio_exit_handler+0xc>)
 8005982:	4903      	ldr	r1, [pc, #12]	@ (8005990 <stdio_exit_handler+0x10>)
 8005984:	4803      	ldr	r0, [pc, #12]	@ (8005994 <stdio_exit_handler+0x14>)
 8005986:	f000 b869 	b.w	8005a5c <_fwalk_sglue>
 800598a:	bf00      	nop
 800598c:	200006a0 	.word	0x200006a0
 8005990:	08007679 	.word	0x08007679
 8005994:	200006b0 	.word	0x200006b0

08005998 <cleanup_stdio>:
 8005998:	6841      	ldr	r1, [r0, #4]
 800599a:	4b0c      	ldr	r3, [pc, #48]	@ (80059cc <cleanup_stdio+0x34>)
 800599c:	4299      	cmp	r1, r3
 800599e:	b510      	push	{r4, lr}
 80059a0:	4604      	mov	r4, r0
 80059a2:	d001      	beq.n	80059a8 <cleanup_stdio+0x10>
 80059a4:	f001 fe68 	bl	8007678 <_fflush_r>
 80059a8:	68a1      	ldr	r1, [r4, #8]
 80059aa:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <cleanup_stdio+0x38>)
 80059ac:	4299      	cmp	r1, r3
 80059ae:	d002      	beq.n	80059b6 <cleanup_stdio+0x1e>
 80059b0:	4620      	mov	r0, r4
 80059b2:	f001 fe61 	bl	8007678 <_fflush_r>
 80059b6:	68e1      	ldr	r1, [r4, #12]
 80059b8:	4b06      	ldr	r3, [pc, #24]	@ (80059d4 <cleanup_stdio+0x3c>)
 80059ba:	4299      	cmp	r1, r3
 80059bc:	d004      	beq.n	80059c8 <cleanup_stdio+0x30>
 80059be:	4620      	mov	r0, r4
 80059c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c4:	f001 be58 	b.w	8007678 <_fflush_r>
 80059c8:	bd10      	pop	{r4, pc}
 80059ca:	bf00      	nop
 80059cc:	20000a64 	.word	0x20000a64
 80059d0:	20000acc 	.word	0x20000acc
 80059d4:	20000b34 	.word	0x20000b34

080059d8 <global_stdio_init.part.0>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	4b0b      	ldr	r3, [pc, #44]	@ (8005a08 <global_stdio_init.part.0+0x30>)
 80059dc:	4c0b      	ldr	r4, [pc, #44]	@ (8005a0c <global_stdio_init.part.0+0x34>)
 80059de:	4a0c      	ldr	r2, [pc, #48]	@ (8005a10 <global_stdio_init.part.0+0x38>)
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	4620      	mov	r0, r4
 80059e4:	2200      	movs	r2, #0
 80059e6:	2104      	movs	r1, #4
 80059e8:	f7ff ff94 	bl	8005914 <std>
 80059ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059f0:	2201      	movs	r2, #1
 80059f2:	2109      	movs	r1, #9
 80059f4:	f7ff ff8e 	bl	8005914 <std>
 80059f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059fc:	2202      	movs	r2, #2
 80059fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a02:	2112      	movs	r1, #18
 8005a04:	f7ff bf86 	b.w	8005914 <std>
 8005a08:	20000b9c 	.word	0x20000b9c
 8005a0c:	20000a64 	.word	0x20000a64
 8005a10:	08005981 	.word	0x08005981

08005a14 <__sfp_lock_acquire>:
 8005a14:	4801      	ldr	r0, [pc, #4]	@ (8005a1c <__sfp_lock_acquire+0x8>)
 8005a16:	f000 ba22 	b.w	8005e5e <__retarget_lock_acquire_recursive>
 8005a1a:	bf00      	nop
 8005a1c:	20000ba5 	.word	0x20000ba5

08005a20 <__sfp_lock_release>:
 8005a20:	4801      	ldr	r0, [pc, #4]	@ (8005a28 <__sfp_lock_release+0x8>)
 8005a22:	f000 ba1d 	b.w	8005e60 <__retarget_lock_release_recursive>
 8005a26:	bf00      	nop
 8005a28:	20000ba5 	.word	0x20000ba5

08005a2c <__sinit>:
 8005a2c:	b510      	push	{r4, lr}
 8005a2e:	4604      	mov	r4, r0
 8005a30:	f7ff fff0 	bl	8005a14 <__sfp_lock_acquire>
 8005a34:	6a23      	ldr	r3, [r4, #32]
 8005a36:	b11b      	cbz	r3, 8005a40 <__sinit+0x14>
 8005a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a3c:	f7ff bff0 	b.w	8005a20 <__sfp_lock_release>
 8005a40:	4b04      	ldr	r3, [pc, #16]	@ (8005a54 <__sinit+0x28>)
 8005a42:	6223      	str	r3, [r4, #32]
 8005a44:	4b04      	ldr	r3, [pc, #16]	@ (8005a58 <__sinit+0x2c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f5      	bne.n	8005a38 <__sinit+0xc>
 8005a4c:	f7ff ffc4 	bl	80059d8 <global_stdio_init.part.0>
 8005a50:	e7f2      	b.n	8005a38 <__sinit+0xc>
 8005a52:	bf00      	nop
 8005a54:	08005999 	.word	0x08005999
 8005a58:	20000b9c 	.word	0x20000b9c

08005a5c <_fwalk_sglue>:
 8005a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a60:	4607      	mov	r7, r0
 8005a62:	4688      	mov	r8, r1
 8005a64:	4614      	mov	r4, r2
 8005a66:	2600      	movs	r6, #0
 8005a68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a6c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a70:	d505      	bpl.n	8005a7e <_fwalk_sglue+0x22>
 8005a72:	6824      	ldr	r4, [r4, #0]
 8005a74:	2c00      	cmp	r4, #0
 8005a76:	d1f7      	bne.n	8005a68 <_fwalk_sglue+0xc>
 8005a78:	4630      	mov	r0, r6
 8005a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a7e:	89ab      	ldrh	r3, [r5, #12]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d907      	bls.n	8005a94 <_fwalk_sglue+0x38>
 8005a84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	d003      	beq.n	8005a94 <_fwalk_sglue+0x38>
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4638      	mov	r0, r7
 8005a90:	47c0      	blx	r8
 8005a92:	4306      	orrs	r6, r0
 8005a94:	3568      	adds	r5, #104	@ 0x68
 8005a96:	e7e9      	b.n	8005a6c <_fwalk_sglue+0x10>

08005a98 <_puts_r>:
 8005a98:	6a03      	ldr	r3, [r0, #32]
 8005a9a:	b570      	push	{r4, r5, r6, lr}
 8005a9c:	6884      	ldr	r4, [r0, #8]
 8005a9e:	4605      	mov	r5, r0
 8005aa0:	460e      	mov	r6, r1
 8005aa2:	b90b      	cbnz	r3, 8005aa8 <_puts_r+0x10>
 8005aa4:	f7ff ffc2 	bl	8005a2c <__sinit>
 8005aa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005aaa:	07db      	lsls	r3, r3, #31
 8005aac:	d405      	bmi.n	8005aba <_puts_r+0x22>
 8005aae:	89a3      	ldrh	r3, [r4, #12]
 8005ab0:	0598      	lsls	r0, r3, #22
 8005ab2:	d402      	bmi.n	8005aba <_puts_r+0x22>
 8005ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ab6:	f000 f9d2 	bl	8005e5e <__retarget_lock_acquire_recursive>
 8005aba:	89a3      	ldrh	r3, [r4, #12]
 8005abc:	0719      	lsls	r1, r3, #28
 8005abe:	d502      	bpl.n	8005ac6 <_puts_r+0x2e>
 8005ac0:	6923      	ldr	r3, [r4, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d135      	bne.n	8005b32 <_puts_r+0x9a>
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f000 f8e5 	bl	8005c98 <__swsetup_r>
 8005ace:	b380      	cbz	r0, 8005b32 <_puts_r+0x9a>
 8005ad0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005ad4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ad6:	07da      	lsls	r2, r3, #31
 8005ad8:	d405      	bmi.n	8005ae6 <_puts_r+0x4e>
 8005ada:	89a3      	ldrh	r3, [r4, #12]
 8005adc:	059b      	lsls	r3, r3, #22
 8005ade:	d402      	bmi.n	8005ae6 <_puts_r+0x4e>
 8005ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ae2:	f000 f9bd 	bl	8005e60 <__retarget_lock_release_recursive>
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	bd70      	pop	{r4, r5, r6, pc}
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	da04      	bge.n	8005af8 <_puts_r+0x60>
 8005aee:	69a2      	ldr	r2, [r4, #24]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	dc17      	bgt.n	8005b24 <_puts_r+0x8c>
 8005af4:	290a      	cmp	r1, #10
 8005af6:	d015      	beq.n	8005b24 <_puts_r+0x8c>
 8005af8:	6823      	ldr	r3, [r4, #0]
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	6022      	str	r2, [r4, #0]
 8005afe:	7019      	strb	r1, [r3, #0]
 8005b00:	68a3      	ldr	r3, [r4, #8]
 8005b02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b06:	3b01      	subs	r3, #1
 8005b08:	60a3      	str	r3, [r4, #8]
 8005b0a:	2900      	cmp	r1, #0
 8005b0c:	d1ed      	bne.n	8005aea <_puts_r+0x52>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	da11      	bge.n	8005b36 <_puts_r+0x9e>
 8005b12:	4622      	mov	r2, r4
 8005b14:	210a      	movs	r1, #10
 8005b16:	4628      	mov	r0, r5
 8005b18:	f000 f87f 	bl	8005c1a <__swbuf_r>
 8005b1c:	3001      	adds	r0, #1
 8005b1e:	d0d7      	beq.n	8005ad0 <_puts_r+0x38>
 8005b20:	250a      	movs	r5, #10
 8005b22:	e7d7      	b.n	8005ad4 <_puts_r+0x3c>
 8005b24:	4622      	mov	r2, r4
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 f877 	bl	8005c1a <__swbuf_r>
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d1e7      	bne.n	8005b00 <_puts_r+0x68>
 8005b30:	e7ce      	b.n	8005ad0 <_puts_r+0x38>
 8005b32:	3e01      	subs	r6, #1
 8005b34:	e7e4      	b.n	8005b00 <_puts_r+0x68>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	6022      	str	r2, [r4, #0]
 8005b3c:	220a      	movs	r2, #10
 8005b3e:	701a      	strb	r2, [r3, #0]
 8005b40:	e7ee      	b.n	8005b20 <_puts_r+0x88>
	...

08005b44 <puts>:
 8005b44:	4b02      	ldr	r3, [pc, #8]	@ (8005b50 <puts+0xc>)
 8005b46:	4601      	mov	r1, r0
 8005b48:	6818      	ldr	r0, [r3, #0]
 8005b4a:	f7ff bfa5 	b.w	8005a98 <_puts_r>
 8005b4e:	bf00      	nop
 8005b50:	200006ac 	.word	0x200006ac

08005b54 <siprintf>:
 8005b54:	b40e      	push	{r1, r2, r3}
 8005b56:	b500      	push	{lr}
 8005b58:	b09c      	sub	sp, #112	@ 0x70
 8005b5a:	ab1d      	add	r3, sp, #116	@ 0x74
 8005b5c:	9002      	str	r0, [sp, #8]
 8005b5e:	9006      	str	r0, [sp, #24]
 8005b60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b64:	4809      	ldr	r0, [pc, #36]	@ (8005b8c <siprintf+0x38>)
 8005b66:	9107      	str	r1, [sp, #28]
 8005b68:	9104      	str	r1, [sp, #16]
 8005b6a:	4909      	ldr	r1, [pc, #36]	@ (8005b90 <siprintf+0x3c>)
 8005b6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b70:	9105      	str	r1, [sp, #20]
 8005b72:	6800      	ldr	r0, [r0, #0]
 8005b74:	9301      	str	r3, [sp, #4]
 8005b76:	a902      	add	r1, sp, #8
 8005b78:	f001 fbfe 	bl	8007378 <_svfiprintf_r>
 8005b7c:	9b02      	ldr	r3, [sp, #8]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	701a      	strb	r2, [r3, #0]
 8005b82:	b01c      	add	sp, #112	@ 0x70
 8005b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b88:	b003      	add	sp, #12
 8005b8a:	4770      	bx	lr
 8005b8c:	200006ac 	.word	0x200006ac
 8005b90:	ffff0208 	.word	0xffff0208

08005b94 <__sread>:
 8005b94:	b510      	push	{r4, lr}
 8005b96:	460c      	mov	r4, r1
 8005b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b9c:	f000 f900 	bl	8005da0 <_read_r>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	bfab      	itete	ge
 8005ba4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ba6:	89a3      	ldrhlt	r3, [r4, #12]
 8005ba8:	181b      	addge	r3, r3, r0
 8005baa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005bae:	bfac      	ite	ge
 8005bb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005bb2:	81a3      	strhlt	r3, [r4, #12]
 8005bb4:	bd10      	pop	{r4, pc}

08005bb6 <__swrite>:
 8005bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bba:	461f      	mov	r7, r3
 8005bbc:	898b      	ldrh	r3, [r1, #12]
 8005bbe:	05db      	lsls	r3, r3, #23
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	4616      	mov	r6, r2
 8005bc6:	d505      	bpl.n	8005bd4 <__swrite+0x1e>
 8005bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bcc:	2302      	movs	r3, #2
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f000 f8d4 	bl	8005d7c <_lseek_r>
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bde:	81a3      	strh	r3, [r4, #12]
 8005be0:	4632      	mov	r2, r6
 8005be2:	463b      	mov	r3, r7
 8005be4:	4628      	mov	r0, r5
 8005be6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bea:	f000 b8fb 	b.w	8005de4 <_write_r>

08005bee <__sseek>:
 8005bee:	b510      	push	{r4, lr}
 8005bf0:	460c      	mov	r4, r1
 8005bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf6:	f000 f8c1 	bl	8005d7c <_lseek_r>
 8005bfa:	1c43      	adds	r3, r0, #1
 8005bfc:	89a3      	ldrh	r3, [r4, #12]
 8005bfe:	bf15      	itete	ne
 8005c00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c0a:	81a3      	strheq	r3, [r4, #12]
 8005c0c:	bf18      	it	ne
 8005c0e:	81a3      	strhne	r3, [r4, #12]
 8005c10:	bd10      	pop	{r4, pc}

08005c12 <__sclose>:
 8005c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c16:	f000 b8a1 	b.w	8005d5c <_close_r>

08005c1a <__swbuf_r>:
 8005c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1c:	460e      	mov	r6, r1
 8005c1e:	4614      	mov	r4, r2
 8005c20:	4605      	mov	r5, r0
 8005c22:	b118      	cbz	r0, 8005c2c <__swbuf_r+0x12>
 8005c24:	6a03      	ldr	r3, [r0, #32]
 8005c26:	b90b      	cbnz	r3, 8005c2c <__swbuf_r+0x12>
 8005c28:	f7ff ff00 	bl	8005a2c <__sinit>
 8005c2c:	69a3      	ldr	r3, [r4, #24]
 8005c2e:	60a3      	str	r3, [r4, #8]
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	071a      	lsls	r2, r3, #28
 8005c34:	d501      	bpl.n	8005c3a <__swbuf_r+0x20>
 8005c36:	6923      	ldr	r3, [r4, #16]
 8005c38:	b943      	cbnz	r3, 8005c4c <__swbuf_r+0x32>
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	f000 f82b 	bl	8005c98 <__swsetup_r>
 8005c42:	b118      	cbz	r0, 8005c4c <__swbuf_r+0x32>
 8005c44:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005c48:	4638      	mov	r0, r7
 8005c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	6922      	ldr	r2, [r4, #16]
 8005c50:	1a98      	subs	r0, r3, r2
 8005c52:	6963      	ldr	r3, [r4, #20]
 8005c54:	b2f6      	uxtb	r6, r6
 8005c56:	4283      	cmp	r3, r0
 8005c58:	4637      	mov	r7, r6
 8005c5a:	dc05      	bgt.n	8005c68 <__swbuf_r+0x4e>
 8005c5c:	4621      	mov	r1, r4
 8005c5e:	4628      	mov	r0, r5
 8005c60:	f001 fd0a 	bl	8007678 <_fflush_r>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d1ed      	bne.n	8005c44 <__swbuf_r+0x2a>
 8005c68:	68a3      	ldr	r3, [r4, #8]
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	60a3      	str	r3, [r4, #8]
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	701e      	strb	r6, [r3, #0]
 8005c76:	6962      	ldr	r2, [r4, #20]
 8005c78:	1c43      	adds	r3, r0, #1
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d004      	beq.n	8005c88 <__swbuf_r+0x6e>
 8005c7e:	89a3      	ldrh	r3, [r4, #12]
 8005c80:	07db      	lsls	r3, r3, #31
 8005c82:	d5e1      	bpl.n	8005c48 <__swbuf_r+0x2e>
 8005c84:	2e0a      	cmp	r6, #10
 8005c86:	d1df      	bne.n	8005c48 <__swbuf_r+0x2e>
 8005c88:	4621      	mov	r1, r4
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f001 fcf4 	bl	8007678 <_fflush_r>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	d0d9      	beq.n	8005c48 <__swbuf_r+0x2e>
 8005c94:	e7d6      	b.n	8005c44 <__swbuf_r+0x2a>
	...

08005c98 <__swsetup_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4b29      	ldr	r3, [pc, #164]	@ (8005d40 <__swsetup_r+0xa8>)
 8005c9c:	4605      	mov	r5, r0
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	b118      	cbz	r0, 8005cac <__swsetup_r+0x14>
 8005ca4:	6a03      	ldr	r3, [r0, #32]
 8005ca6:	b90b      	cbnz	r3, 8005cac <__swsetup_r+0x14>
 8005ca8:	f7ff fec0 	bl	8005a2c <__sinit>
 8005cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cb0:	0719      	lsls	r1, r3, #28
 8005cb2:	d422      	bmi.n	8005cfa <__swsetup_r+0x62>
 8005cb4:	06da      	lsls	r2, r3, #27
 8005cb6:	d407      	bmi.n	8005cc8 <__swsetup_r+0x30>
 8005cb8:	2209      	movs	r2, #9
 8005cba:	602a      	str	r2, [r5, #0]
 8005cbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cc0:	81a3      	strh	r3, [r4, #12]
 8005cc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cc6:	e033      	b.n	8005d30 <__swsetup_r+0x98>
 8005cc8:	0758      	lsls	r0, r3, #29
 8005cca:	d512      	bpl.n	8005cf2 <__swsetup_r+0x5a>
 8005ccc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cce:	b141      	cbz	r1, 8005ce2 <__swsetup_r+0x4a>
 8005cd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cd4:	4299      	cmp	r1, r3
 8005cd6:	d002      	beq.n	8005cde <__swsetup_r+0x46>
 8005cd8:	4628      	mov	r0, r5
 8005cda:	f000 ff1d 	bl	8006b18 <_free_r>
 8005cde:	2300      	movs	r3, #0
 8005ce0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ce8:	81a3      	strh	r3, [r4, #12]
 8005cea:	2300      	movs	r3, #0
 8005cec:	6063      	str	r3, [r4, #4]
 8005cee:	6923      	ldr	r3, [r4, #16]
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	89a3      	ldrh	r3, [r4, #12]
 8005cf4:	f043 0308 	orr.w	r3, r3, #8
 8005cf8:	81a3      	strh	r3, [r4, #12]
 8005cfa:	6923      	ldr	r3, [r4, #16]
 8005cfc:	b94b      	cbnz	r3, 8005d12 <__swsetup_r+0x7a>
 8005cfe:	89a3      	ldrh	r3, [r4, #12]
 8005d00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d08:	d003      	beq.n	8005d12 <__swsetup_r+0x7a>
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	f001 fd01 	bl	8007714 <__smakebuf_r>
 8005d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d16:	f013 0201 	ands.w	r2, r3, #1
 8005d1a:	d00a      	beq.n	8005d32 <__swsetup_r+0x9a>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	60a2      	str	r2, [r4, #8]
 8005d20:	6962      	ldr	r2, [r4, #20]
 8005d22:	4252      	negs	r2, r2
 8005d24:	61a2      	str	r2, [r4, #24]
 8005d26:	6922      	ldr	r2, [r4, #16]
 8005d28:	b942      	cbnz	r2, 8005d3c <__swsetup_r+0xa4>
 8005d2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d2e:	d1c5      	bne.n	8005cbc <__swsetup_r+0x24>
 8005d30:	bd38      	pop	{r3, r4, r5, pc}
 8005d32:	0799      	lsls	r1, r3, #30
 8005d34:	bf58      	it	pl
 8005d36:	6962      	ldrpl	r2, [r4, #20]
 8005d38:	60a2      	str	r2, [r4, #8]
 8005d3a:	e7f4      	b.n	8005d26 <__swsetup_r+0x8e>
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	e7f7      	b.n	8005d30 <__swsetup_r+0x98>
 8005d40:	200006ac 	.word	0x200006ac

08005d44 <memset>:
 8005d44:	4402      	add	r2, r0
 8005d46:	4603      	mov	r3, r0
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d100      	bne.n	8005d4e <memset+0xa>
 8005d4c:	4770      	bx	lr
 8005d4e:	f803 1b01 	strb.w	r1, [r3], #1
 8005d52:	e7f9      	b.n	8005d48 <memset+0x4>

08005d54 <_localeconv_r>:
 8005d54:	4800      	ldr	r0, [pc, #0]	@ (8005d58 <_localeconv_r+0x4>)
 8005d56:	4770      	bx	lr
 8005d58:	200007ec 	.word	0x200007ec

08005d5c <_close_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4d06      	ldr	r5, [pc, #24]	@ (8005d78 <_close_r+0x1c>)
 8005d60:	2300      	movs	r3, #0
 8005d62:	4604      	mov	r4, r0
 8005d64:	4608      	mov	r0, r1
 8005d66:	602b      	str	r3, [r5, #0]
 8005d68:	f001 ff3c 	bl	8007be4 <_close>
 8005d6c:	1c43      	adds	r3, r0, #1
 8005d6e:	d102      	bne.n	8005d76 <_close_r+0x1a>
 8005d70:	682b      	ldr	r3, [r5, #0]
 8005d72:	b103      	cbz	r3, 8005d76 <_close_r+0x1a>
 8005d74:	6023      	str	r3, [r4, #0]
 8005d76:	bd38      	pop	{r3, r4, r5, pc}
 8005d78:	20000ba0 	.word	0x20000ba0

08005d7c <_lseek_r>:
 8005d7c:	b538      	push	{r3, r4, r5, lr}
 8005d7e:	4d07      	ldr	r5, [pc, #28]	@ (8005d9c <_lseek_r+0x20>)
 8005d80:	4604      	mov	r4, r0
 8005d82:	4608      	mov	r0, r1
 8005d84:	4611      	mov	r1, r2
 8005d86:	2200      	movs	r2, #0
 8005d88:	602a      	str	r2, [r5, #0]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	f001 ff52 	bl	8007c34 <_lseek>
 8005d90:	1c43      	adds	r3, r0, #1
 8005d92:	d102      	bne.n	8005d9a <_lseek_r+0x1e>
 8005d94:	682b      	ldr	r3, [r5, #0]
 8005d96:	b103      	cbz	r3, 8005d9a <_lseek_r+0x1e>
 8005d98:	6023      	str	r3, [r4, #0]
 8005d9a:	bd38      	pop	{r3, r4, r5, pc}
 8005d9c:	20000ba0 	.word	0x20000ba0

08005da0 <_read_r>:
 8005da0:	b538      	push	{r3, r4, r5, lr}
 8005da2:	4d07      	ldr	r5, [pc, #28]	@ (8005dc0 <_read_r+0x20>)
 8005da4:	4604      	mov	r4, r0
 8005da6:	4608      	mov	r0, r1
 8005da8:	4611      	mov	r1, r2
 8005daa:	2200      	movs	r2, #0
 8005dac:	602a      	str	r2, [r5, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f001 ff48 	bl	8007c44 <_read>
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	d102      	bne.n	8005dbe <_read_r+0x1e>
 8005db8:	682b      	ldr	r3, [r5, #0]
 8005dba:	b103      	cbz	r3, 8005dbe <_read_r+0x1e>
 8005dbc:	6023      	str	r3, [r4, #0]
 8005dbe:	bd38      	pop	{r3, r4, r5, pc}
 8005dc0:	20000ba0 	.word	0x20000ba0

08005dc4 <_sbrk_r>:
 8005dc4:	b538      	push	{r3, r4, r5, lr}
 8005dc6:	4d06      	ldr	r5, [pc, #24]	@ (8005de0 <_sbrk_r+0x1c>)
 8005dc8:	2300      	movs	r3, #0
 8005dca:	4604      	mov	r4, r0
 8005dcc:	4608      	mov	r0, r1
 8005dce:	602b      	str	r3, [r5, #0]
 8005dd0:	f7fb fb26 	bl	8001420 <_sbrk>
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d102      	bne.n	8005dde <_sbrk_r+0x1a>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b103      	cbz	r3, 8005dde <_sbrk_r+0x1a>
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	20000ba0 	.word	0x20000ba0

08005de4 <_write_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	4d07      	ldr	r5, [pc, #28]	@ (8005e04 <_write_r+0x20>)
 8005de8:	4604      	mov	r4, r0
 8005dea:	4608      	mov	r0, r1
 8005dec:	4611      	mov	r1, r2
 8005dee:	2200      	movs	r2, #0
 8005df0:	602a      	str	r2, [r5, #0]
 8005df2:	461a      	mov	r2, r3
 8005df4:	f001 ff2e 	bl	8007c54 <_write>
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d102      	bne.n	8005e02 <_write_r+0x1e>
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	b103      	cbz	r3, 8005e02 <_write_r+0x1e>
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	bd38      	pop	{r3, r4, r5, pc}
 8005e04:	20000ba0 	.word	0x20000ba0

08005e08 <__errno>:
 8005e08:	4b01      	ldr	r3, [pc, #4]	@ (8005e10 <__errno+0x8>)
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	200006ac 	.word	0x200006ac

08005e14 <__libc_init_array>:
 8005e14:	b570      	push	{r4, r5, r6, lr}
 8005e16:	4d0d      	ldr	r5, [pc, #52]	@ (8005e4c <__libc_init_array+0x38>)
 8005e18:	4c0d      	ldr	r4, [pc, #52]	@ (8005e50 <__libc_init_array+0x3c>)
 8005e1a:	1b64      	subs	r4, r4, r5
 8005e1c:	10a4      	asrs	r4, r4, #2
 8005e1e:	2600      	movs	r6, #0
 8005e20:	42a6      	cmp	r6, r4
 8005e22:	d109      	bne.n	8005e38 <__libc_init_array+0x24>
 8005e24:	4d0b      	ldr	r5, [pc, #44]	@ (8005e54 <__libc_init_array+0x40>)
 8005e26:	4c0c      	ldr	r4, [pc, #48]	@ (8005e58 <__libc_init_array+0x44>)
 8005e28:	f001 ff1e 	bl	8007c68 <_init>
 8005e2c:	1b64      	subs	r4, r4, r5
 8005e2e:	10a4      	asrs	r4, r4, #2
 8005e30:	2600      	movs	r6, #0
 8005e32:	42a6      	cmp	r6, r4
 8005e34:	d105      	bne.n	8005e42 <__libc_init_array+0x2e>
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e3c:	4798      	blx	r3
 8005e3e:	3601      	adds	r6, #1
 8005e40:	e7ee      	b.n	8005e20 <__libc_init_array+0xc>
 8005e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e46:	4798      	blx	r3
 8005e48:	3601      	adds	r6, #1
 8005e4a:	e7f2      	b.n	8005e32 <__libc_init_array+0x1e>
 8005e4c:	08008640 	.word	0x08008640
 8005e50:	08008640 	.word	0x08008640
 8005e54:	08008640 	.word	0x08008640
 8005e58:	08008644 	.word	0x08008644

08005e5c <__retarget_lock_init_recursive>:
 8005e5c:	4770      	bx	lr

08005e5e <__retarget_lock_acquire_recursive>:
 8005e5e:	4770      	bx	lr

08005e60 <__retarget_lock_release_recursive>:
 8005e60:	4770      	bx	lr

08005e62 <memcpy>:
 8005e62:	440a      	add	r2, r1
 8005e64:	4291      	cmp	r1, r2
 8005e66:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005e6a:	d100      	bne.n	8005e6e <memcpy+0xc>
 8005e6c:	4770      	bx	lr
 8005e6e:	b510      	push	{r4, lr}
 8005e70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e78:	4291      	cmp	r1, r2
 8005e7a:	d1f9      	bne.n	8005e70 <memcpy+0xe>
 8005e7c:	bd10      	pop	{r4, pc}

08005e7e <quorem>:
 8005e7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e82:	6903      	ldr	r3, [r0, #16]
 8005e84:	690c      	ldr	r4, [r1, #16]
 8005e86:	42a3      	cmp	r3, r4
 8005e88:	4607      	mov	r7, r0
 8005e8a:	db7e      	blt.n	8005f8a <quorem+0x10c>
 8005e8c:	3c01      	subs	r4, #1
 8005e8e:	f101 0814 	add.w	r8, r1, #20
 8005e92:	00a3      	lsls	r3, r4, #2
 8005e94:	f100 0514 	add.w	r5, r0, #20
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e9e:	9301      	str	r3, [sp, #4]
 8005ea0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ea4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ea8:	3301      	adds	r3, #1
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005eb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005eb4:	d32e      	bcc.n	8005f14 <quorem+0x96>
 8005eb6:	f04f 0a00 	mov.w	sl, #0
 8005eba:	46c4      	mov	ip, r8
 8005ebc:	46ae      	mov	lr, r5
 8005ebe:	46d3      	mov	fp, sl
 8005ec0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ec4:	b298      	uxth	r0, r3
 8005ec6:	fb06 a000 	mla	r0, r6, r0, sl
 8005eca:	0c02      	lsrs	r2, r0, #16
 8005ecc:	0c1b      	lsrs	r3, r3, #16
 8005ece:	fb06 2303 	mla	r3, r6, r3, r2
 8005ed2:	f8de 2000 	ldr.w	r2, [lr]
 8005ed6:	b280      	uxth	r0, r0
 8005ed8:	b292      	uxth	r2, r2
 8005eda:	1a12      	subs	r2, r2, r0
 8005edc:	445a      	add	r2, fp
 8005ede:	f8de 0000 	ldr.w	r0, [lr]
 8005ee2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005eec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ef0:	b292      	uxth	r2, r2
 8005ef2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ef6:	45e1      	cmp	r9, ip
 8005ef8:	f84e 2b04 	str.w	r2, [lr], #4
 8005efc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f00:	d2de      	bcs.n	8005ec0 <quorem+0x42>
 8005f02:	9b00      	ldr	r3, [sp, #0]
 8005f04:	58eb      	ldr	r3, [r5, r3]
 8005f06:	b92b      	cbnz	r3, 8005f14 <quorem+0x96>
 8005f08:	9b01      	ldr	r3, [sp, #4]
 8005f0a:	3b04      	subs	r3, #4
 8005f0c:	429d      	cmp	r5, r3
 8005f0e:	461a      	mov	r2, r3
 8005f10:	d32f      	bcc.n	8005f72 <quorem+0xf4>
 8005f12:	613c      	str	r4, [r7, #16]
 8005f14:	4638      	mov	r0, r7
 8005f16:	f001 f8c3 	bl	80070a0 <__mcmp>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	db25      	blt.n	8005f6a <quorem+0xec>
 8005f1e:	4629      	mov	r1, r5
 8005f20:	2000      	movs	r0, #0
 8005f22:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f26:	f8d1 c000 	ldr.w	ip, [r1]
 8005f2a:	fa1f fe82 	uxth.w	lr, r2
 8005f2e:	fa1f f38c 	uxth.w	r3, ip
 8005f32:	eba3 030e 	sub.w	r3, r3, lr
 8005f36:	4403      	add	r3, r0
 8005f38:	0c12      	lsrs	r2, r2, #16
 8005f3a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005f3e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f48:	45c1      	cmp	r9, r8
 8005f4a:	f841 3b04 	str.w	r3, [r1], #4
 8005f4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f52:	d2e6      	bcs.n	8005f22 <quorem+0xa4>
 8005f54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f5c:	b922      	cbnz	r2, 8005f68 <quorem+0xea>
 8005f5e:	3b04      	subs	r3, #4
 8005f60:	429d      	cmp	r5, r3
 8005f62:	461a      	mov	r2, r3
 8005f64:	d30b      	bcc.n	8005f7e <quorem+0x100>
 8005f66:	613c      	str	r4, [r7, #16]
 8005f68:	3601      	adds	r6, #1
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	b003      	add	sp, #12
 8005f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f72:	6812      	ldr	r2, [r2, #0]
 8005f74:	3b04      	subs	r3, #4
 8005f76:	2a00      	cmp	r2, #0
 8005f78:	d1cb      	bne.n	8005f12 <quorem+0x94>
 8005f7a:	3c01      	subs	r4, #1
 8005f7c:	e7c6      	b.n	8005f0c <quorem+0x8e>
 8005f7e:	6812      	ldr	r2, [r2, #0]
 8005f80:	3b04      	subs	r3, #4
 8005f82:	2a00      	cmp	r2, #0
 8005f84:	d1ef      	bne.n	8005f66 <quorem+0xe8>
 8005f86:	3c01      	subs	r4, #1
 8005f88:	e7ea      	b.n	8005f60 <quorem+0xe2>
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	e7ee      	b.n	8005f6c <quorem+0xee>
	...

08005f90 <_dtoa_r>:
 8005f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f94:	69c7      	ldr	r7, [r0, #28]
 8005f96:	b099      	sub	sp, #100	@ 0x64
 8005f98:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005f9c:	ec55 4b10 	vmov	r4, r5, d0
 8005fa0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005fa2:	9109      	str	r1, [sp, #36]	@ 0x24
 8005fa4:	4683      	mov	fp, r0
 8005fa6:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fa8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005faa:	b97f      	cbnz	r7, 8005fcc <_dtoa_r+0x3c>
 8005fac:	2010      	movs	r0, #16
 8005fae:	f7fe ff75 	bl	8004e9c <malloc>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	f8cb 001c 	str.w	r0, [fp, #28]
 8005fb8:	b920      	cbnz	r0, 8005fc4 <_dtoa_r+0x34>
 8005fba:	4ba7      	ldr	r3, [pc, #668]	@ (8006258 <_dtoa_r+0x2c8>)
 8005fbc:	21ef      	movs	r1, #239	@ 0xef
 8005fbe:	48a7      	ldr	r0, [pc, #668]	@ (800625c <_dtoa_r+0x2cc>)
 8005fc0:	f001 fc20 	bl	8007804 <__assert_func>
 8005fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005fc8:	6007      	str	r7, [r0, #0]
 8005fca:	60c7      	str	r7, [r0, #12]
 8005fcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005fd0:	6819      	ldr	r1, [r3, #0]
 8005fd2:	b159      	cbz	r1, 8005fec <_dtoa_r+0x5c>
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	604a      	str	r2, [r1, #4]
 8005fd8:	2301      	movs	r3, #1
 8005fda:	4093      	lsls	r3, r2
 8005fdc:	608b      	str	r3, [r1, #8]
 8005fde:	4658      	mov	r0, fp
 8005fe0:	f000 fe24 	bl	8006c2c <_Bfree>
 8005fe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	1e2b      	subs	r3, r5, #0
 8005fee:	bfb9      	ittee	lt
 8005ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ff4:	9303      	strlt	r3, [sp, #12]
 8005ff6:	2300      	movge	r3, #0
 8005ff8:	6033      	strge	r3, [r6, #0]
 8005ffa:	9f03      	ldr	r7, [sp, #12]
 8005ffc:	4b98      	ldr	r3, [pc, #608]	@ (8006260 <_dtoa_r+0x2d0>)
 8005ffe:	bfbc      	itt	lt
 8006000:	2201      	movlt	r2, #1
 8006002:	6032      	strlt	r2, [r6, #0]
 8006004:	43bb      	bics	r3, r7
 8006006:	d112      	bne.n	800602e <_dtoa_r+0x9e>
 8006008:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800600a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800600e:	6013      	str	r3, [r2, #0]
 8006010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006014:	4323      	orrs	r3, r4
 8006016:	f000 854d 	beq.w	8006ab4 <_dtoa_r+0xb24>
 800601a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800601c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006274 <_dtoa_r+0x2e4>
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 854f 	beq.w	8006ac4 <_dtoa_r+0xb34>
 8006026:	f10a 0303 	add.w	r3, sl, #3
 800602a:	f000 bd49 	b.w	8006ac0 <_dtoa_r+0xb30>
 800602e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006032:	2200      	movs	r2, #0
 8006034:	ec51 0b17 	vmov	r0, r1, d7
 8006038:	2300      	movs	r3, #0
 800603a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800603e:	f7fa fd63 	bl	8000b08 <__aeabi_dcmpeq>
 8006042:	4680      	mov	r8, r0
 8006044:	b158      	cbz	r0, 800605e <_dtoa_r+0xce>
 8006046:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006048:	2301      	movs	r3, #1
 800604a:	6013      	str	r3, [r2, #0]
 800604c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800604e:	b113      	cbz	r3, 8006056 <_dtoa_r+0xc6>
 8006050:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006052:	4b84      	ldr	r3, [pc, #528]	@ (8006264 <_dtoa_r+0x2d4>)
 8006054:	6013      	str	r3, [r2, #0]
 8006056:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006278 <_dtoa_r+0x2e8>
 800605a:	f000 bd33 	b.w	8006ac4 <_dtoa_r+0xb34>
 800605e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006062:	aa16      	add	r2, sp, #88	@ 0x58
 8006064:	a917      	add	r1, sp, #92	@ 0x5c
 8006066:	4658      	mov	r0, fp
 8006068:	f001 f8ca 	bl	8007200 <__d2b>
 800606c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006070:	4681      	mov	r9, r0
 8006072:	2e00      	cmp	r6, #0
 8006074:	d077      	beq.n	8006166 <_dtoa_r+0x1d6>
 8006076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006078:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800607c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800608c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006090:	4619      	mov	r1, r3
 8006092:	2200      	movs	r2, #0
 8006094:	4b74      	ldr	r3, [pc, #464]	@ (8006268 <_dtoa_r+0x2d8>)
 8006096:	f7fa f917 	bl	80002c8 <__aeabi_dsub>
 800609a:	a369      	add	r3, pc, #420	@ (adr r3, 8006240 <_dtoa_r+0x2b0>)
 800609c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a0:	f7fa faca 	bl	8000638 <__aeabi_dmul>
 80060a4:	a368      	add	r3, pc, #416	@ (adr r3, 8006248 <_dtoa_r+0x2b8>)
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	f7fa f90f 	bl	80002cc <__adddf3>
 80060ae:	4604      	mov	r4, r0
 80060b0:	4630      	mov	r0, r6
 80060b2:	460d      	mov	r5, r1
 80060b4:	f7fa fa56 	bl	8000564 <__aeabi_i2d>
 80060b8:	a365      	add	r3, pc, #404	@ (adr r3, 8006250 <_dtoa_r+0x2c0>)
 80060ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060be:	f7fa fabb 	bl	8000638 <__aeabi_dmul>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4620      	mov	r0, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	f7fa f8ff 	bl	80002cc <__adddf3>
 80060ce:	4604      	mov	r4, r0
 80060d0:	460d      	mov	r5, r1
 80060d2:	f7fa fd61 	bl	8000b98 <__aeabi_d2iz>
 80060d6:	2200      	movs	r2, #0
 80060d8:	4607      	mov	r7, r0
 80060da:	2300      	movs	r3, #0
 80060dc:	4620      	mov	r0, r4
 80060de:	4629      	mov	r1, r5
 80060e0:	f7fa fd1c 	bl	8000b1c <__aeabi_dcmplt>
 80060e4:	b140      	cbz	r0, 80060f8 <_dtoa_r+0x168>
 80060e6:	4638      	mov	r0, r7
 80060e8:	f7fa fa3c 	bl	8000564 <__aeabi_i2d>
 80060ec:	4622      	mov	r2, r4
 80060ee:	462b      	mov	r3, r5
 80060f0:	f7fa fd0a 	bl	8000b08 <__aeabi_dcmpeq>
 80060f4:	b900      	cbnz	r0, 80060f8 <_dtoa_r+0x168>
 80060f6:	3f01      	subs	r7, #1
 80060f8:	2f16      	cmp	r7, #22
 80060fa:	d851      	bhi.n	80061a0 <_dtoa_r+0x210>
 80060fc:	4b5b      	ldr	r3, [pc, #364]	@ (800626c <_dtoa_r+0x2dc>)
 80060fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800610a:	f7fa fd07 	bl	8000b1c <__aeabi_dcmplt>
 800610e:	2800      	cmp	r0, #0
 8006110:	d048      	beq.n	80061a4 <_dtoa_r+0x214>
 8006112:	3f01      	subs	r7, #1
 8006114:	2300      	movs	r3, #0
 8006116:	9312      	str	r3, [sp, #72]	@ 0x48
 8006118:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800611a:	1b9b      	subs	r3, r3, r6
 800611c:	1e5a      	subs	r2, r3, #1
 800611e:	bf44      	itt	mi
 8006120:	f1c3 0801 	rsbmi	r8, r3, #1
 8006124:	2300      	movmi	r3, #0
 8006126:	9208      	str	r2, [sp, #32]
 8006128:	bf54      	ite	pl
 800612a:	f04f 0800 	movpl.w	r8, #0
 800612e:	9308      	strmi	r3, [sp, #32]
 8006130:	2f00      	cmp	r7, #0
 8006132:	db39      	blt.n	80061a8 <_dtoa_r+0x218>
 8006134:	9b08      	ldr	r3, [sp, #32]
 8006136:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006138:	443b      	add	r3, r7
 800613a:	9308      	str	r3, [sp, #32]
 800613c:	2300      	movs	r3, #0
 800613e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006142:	2b09      	cmp	r3, #9
 8006144:	d864      	bhi.n	8006210 <_dtoa_r+0x280>
 8006146:	2b05      	cmp	r3, #5
 8006148:	bfc4      	itt	gt
 800614a:	3b04      	subgt	r3, #4
 800614c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800614e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006150:	f1a3 0302 	sub.w	r3, r3, #2
 8006154:	bfcc      	ite	gt
 8006156:	2400      	movgt	r4, #0
 8006158:	2401      	movle	r4, #1
 800615a:	2b03      	cmp	r3, #3
 800615c:	d863      	bhi.n	8006226 <_dtoa_r+0x296>
 800615e:	e8df f003 	tbb	[pc, r3]
 8006162:	372a      	.short	0x372a
 8006164:	5535      	.short	0x5535
 8006166:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800616a:	441e      	add	r6, r3
 800616c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006170:	2b20      	cmp	r3, #32
 8006172:	bfc1      	itttt	gt
 8006174:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006178:	409f      	lslgt	r7, r3
 800617a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800617e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006182:	bfd6      	itet	le
 8006184:	f1c3 0320 	rsble	r3, r3, #32
 8006188:	ea47 0003 	orrgt.w	r0, r7, r3
 800618c:	fa04 f003 	lslle.w	r0, r4, r3
 8006190:	f7fa f9d8 	bl	8000544 <__aeabi_ui2d>
 8006194:	2201      	movs	r2, #1
 8006196:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800619a:	3e01      	subs	r6, #1
 800619c:	9214      	str	r2, [sp, #80]	@ 0x50
 800619e:	e777      	b.n	8006090 <_dtoa_r+0x100>
 80061a0:	2301      	movs	r3, #1
 80061a2:	e7b8      	b.n	8006116 <_dtoa_r+0x186>
 80061a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80061a6:	e7b7      	b.n	8006118 <_dtoa_r+0x188>
 80061a8:	427b      	negs	r3, r7
 80061aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ac:	2300      	movs	r3, #0
 80061ae:	eba8 0807 	sub.w	r8, r8, r7
 80061b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80061b4:	e7c4      	b.n	8006140 <_dtoa_r+0x1b0>
 80061b6:	2300      	movs	r3, #0
 80061b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	dc35      	bgt.n	800622c <_dtoa_r+0x29c>
 80061c0:	2301      	movs	r3, #1
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	9307      	str	r3, [sp, #28]
 80061c6:	461a      	mov	r2, r3
 80061c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80061ca:	e00b      	b.n	80061e4 <_dtoa_r+0x254>
 80061cc:	2301      	movs	r3, #1
 80061ce:	e7f3      	b.n	80061b8 <_dtoa_r+0x228>
 80061d0:	2300      	movs	r3, #0
 80061d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061d6:	18fb      	adds	r3, r7, r3
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	3301      	adds	r3, #1
 80061dc:	2b01      	cmp	r3, #1
 80061de:	9307      	str	r3, [sp, #28]
 80061e0:	bfb8      	it	lt
 80061e2:	2301      	movlt	r3, #1
 80061e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80061e8:	2100      	movs	r1, #0
 80061ea:	2204      	movs	r2, #4
 80061ec:	f102 0514 	add.w	r5, r2, #20
 80061f0:	429d      	cmp	r5, r3
 80061f2:	d91f      	bls.n	8006234 <_dtoa_r+0x2a4>
 80061f4:	6041      	str	r1, [r0, #4]
 80061f6:	4658      	mov	r0, fp
 80061f8:	f000 fcd8 	bl	8006bac <_Balloc>
 80061fc:	4682      	mov	sl, r0
 80061fe:	2800      	cmp	r0, #0
 8006200:	d13c      	bne.n	800627c <_dtoa_r+0x2ec>
 8006202:	4b1b      	ldr	r3, [pc, #108]	@ (8006270 <_dtoa_r+0x2e0>)
 8006204:	4602      	mov	r2, r0
 8006206:	f240 11af 	movw	r1, #431	@ 0x1af
 800620a:	e6d8      	b.n	8005fbe <_dtoa_r+0x2e>
 800620c:	2301      	movs	r3, #1
 800620e:	e7e0      	b.n	80061d2 <_dtoa_r+0x242>
 8006210:	2401      	movs	r4, #1
 8006212:	2300      	movs	r3, #0
 8006214:	9309      	str	r3, [sp, #36]	@ 0x24
 8006216:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006218:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800621c:	9300      	str	r3, [sp, #0]
 800621e:	9307      	str	r3, [sp, #28]
 8006220:	2200      	movs	r2, #0
 8006222:	2312      	movs	r3, #18
 8006224:	e7d0      	b.n	80061c8 <_dtoa_r+0x238>
 8006226:	2301      	movs	r3, #1
 8006228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800622a:	e7f5      	b.n	8006218 <_dtoa_r+0x288>
 800622c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	9307      	str	r3, [sp, #28]
 8006232:	e7d7      	b.n	80061e4 <_dtoa_r+0x254>
 8006234:	3101      	adds	r1, #1
 8006236:	0052      	lsls	r2, r2, #1
 8006238:	e7d8      	b.n	80061ec <_dtoa_r+0x25c>
 800623a:	bf00      	nop
 800623c:	f3af 8000 	nop.w
 8006240:	636f4361 	.word	0x636f4361
 8006244:	3fd287a7 	.word	0x3fd287a7
 8006248:	8b60c8b3 	.word	0x8b60c8b3
 800624c:	3fc68a28 	.word	0x3fc68a28
 8006250:	509f79fb 	.word	0x509f79fb
 8006254:	3fd34413 	.word	0x3fd34413
 8006258:	08008309 	.word	0x08008309
 800625c:	08008320 	.word	0x08008320
 8006260:	7ff00000 	.word	0x7ff00000
 8006264:	080082d9 	.word	0x080082d9
 8006268:	3ff80000 	.word	0x3ff80000
 800626c:	08008418 	.word	0x08008418
 8006270:	08008378 	.word	0x08008378
 8006274:	08008305 	.word	0x08008305
 8006278:	080082d8 	.word	0x080082d8
 800627c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006280:	6018      	str	r0, [r3, #0]
 8006282:	9b07      	ldr	r3, [sp, #28]
 8006284:	2b0e      	cmp	r3, #14
 8006286:	f200 80a4 	bhi.w	80063d2 <_dtoa_r+0x442>
 800628a:	2c00      	cmp	r4, #0
 800628c:	f000 80a1 	beq.w	80063d2 <_dtoa_r+0x442>
 8006290:	2f00      	cmp	r7, #0
 8006292:	dd33      	ble.n	80062fc <_dtoa_r+0x36c>
 8006294:	4bad      	ldr	r3, [pc, #692]	@ (800654c <_dtoa_r+0x5bc>)
 8006296:	f007 020f 	and.w	r2, r7, #15
 800629a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800629e:	ed93 7b00 	vldr	d7, [r3]
 80062a2:	05f8      	lsls	r0, r7, #23
 80062a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80062a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80062ac:	d516      	bpl.n	80062dc <_dtoa_r+0x34c>
 80062ae:	4ba8      	ldr	r3, [pc, #672]	@ (8006550 <_dtoa_r+0x5c0>)
 80062b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062b8:	f7fa fae8 	bl	800088c <__aeabi_ddiv>
 80062bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062c0:	f004 040f 	and.w	r4, r4, #15
 80062c4:	2603      	movs	r6, #3
 80062c6:	4da2      	ldr	r5, [pc, #648]	@ (8006550 <_dtoa_r+0x5c0>)
 80062c8:	b954      	cbnz	r4, 80062e0 <_dtoa_r+0x350>
 80062ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062d2:	f7fa fadb 	bl	800088c <__aeabi_ddiv>
 80062d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062da:	e028      	b.n	800632e <_dtoa_r+0x39e>
 80062dc:	2602      	movs	r6, #2
 80062de:	e7f2      	b.n	80062c6 <_dtoa_r+0x336>
 80062e0:	07e1      	lsls	r1, r4, #31
 80062e2:	d508      	bpl.n	80062f6 <_dtoa_r+0x366>
 80062e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062ec:	f7fa f9a4 	bl	8000638 <__aeabi_dmul>
 80062f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062f4:	3601      	adds	r6, #1
 80062f6:	1064      	asrs	r4, r4, #1
 80062f8:	3508      	adds	r5, #8
 80062fa:	e7e5      	b.n	80062c8 <_dtoa_r+0x338>
 80062fc:	f000 80d2 	beq.w	80064a4 <_dtoa_r+0x514>
 8006300:	427c      	negs	r4, r7
 8006302:	4b92      	ldr	r3, [pc, #584]	@ (800654c <_dtoa_r+0x5bc>)
 8006304:	4d92      	ldr	r5, [pc, #584]	@ (8006550 <_dtoa_r+0x5c0>)
 8006306:	f004 020f 	and.w	r2, r4, #15
 800630a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800630e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006316:	f7fa f98f 	bl	8000638 <__aeabi_dmul>
 800631a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800631e:	1124      	asrs	r4, r4, #4
 8006320:	2300      	movs	r3, #0
 8006322:	2602      	movs	r6, #2
 8006324:	2c00      	cmp	r4, #0
 8006326:	f040 80b2 	bne.w	800648e <_dtoa_r+0x4fe>
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1d3      	bne.n	80062d6 <_dtoa_r+0x346>
 800632e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006330:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 80b7 	beq.w	80064a8 <_dtoa_r+0x518>
 800633a:	4b86      	ldr	r3, [pc, #536]	@ (8006554 <_dtoa_r+0x5c4>)
 800633c:	2200      	movs	r2, #0
 800633e:	4620      	mov	r0, r4
 8006340:	4629      	mov	r1, r5
 8006342:	f7fa fbeb 	bl	8000b1c <__aeabi_dcmplt>
 8006346:	2800      	cmp	r0, #0
 8006348:	f000 80ae 	beq.w	80064a8 <_dtoa_r+0x518>
 800634c:	9b07      	ldr	r3, [sp, #28]
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 80aa 	beq.w	80064a8 <_dtoa_r+0x518>
 8006354:	9b00      	ldr	r3, [sp, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	dd37      	ble.n	80063ca <_dtoa_r+0x43a>
 800635a:	1e7b      	subs	r3, r7, #1
 800635c:	9304      	str	r3, [sp, #16]
 800635e:	4620      	mov	r0, r4
 8006360:	4b7d      	ldr	r3, [pc, #500]	@ (8006558 <_dtoa_r+0x5c8>)
 8006362:	2200      	movs	r2, #0
 8006364:	4629      	mov	r1, r5
 8006366:	f7fa f967 	bl	8000638 <__aeabi_dmul>
 800636a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800636e:	9c00      	ldr	r4, [sp, #0]
 8006370:	3601      	adds	r6, #1
 8006372:	4630      	mov	r0, r6
 8006374:	f7fa f8f6 	bl	8000564 <__aeabi_i2d>
 8006378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800637c:	f7fa f95c 	bl	8000638 <__aeabi_dmul>
 8006380:	4b76      	ldr	r3, [pc, #472]	@ (800655c <_dtoa_r+0x5cc>)
 8006382:	2200      	movs	r2, #0
 8006384:	f7f9 ffa2 	bl	80002cc <__adddf3>
 8006388:	4605      	mov	r5, r0
 800638a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800638e:	2c00      	cmp	r4, #0
 8006390:	f040 808d 	bne.w	80064ae <_dtoa_r+0x51e>
 8006394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006398:	4b71      	ldr	r3, [pc, #452]	@ (8006560 <_dtoa_r+0x5d0>)
 800639a:	2200      	movs	r2, #0
 800639c:	f7f9 ff94 	bl	80002c8 <__aeabi_dsub>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80063a8:	462a      	mov	r2, r5
 80063aa:	4633      	mov	r3, r6
 80063ac:	f7fa fbd4 	bl	8000b58 <__aeabi_dcmpgt>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	f040 828b 	bne.w	80068cc <_dtoa_r+0x93c>
 80063b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063ba:	462a      	mov	r2, r5
 80063bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80063c0:	f7fa fbac 	bl	8000b1c <__aeabi_dcmplt>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	f040 8128 	bne.w	800661a <_dtoa_r+0x68a>
 80063ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80063ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80063d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f2c0 815a 	blt.w	800668e <_dtoa_r+0x6fe>
 80063da:	2f0e      	cmp	r7, #14
 80063dc:	f300 8157 	bgt.w	800668e <_dtoa_r+0x6fe>
 80063e0:	4b5a      	ldr	r3, [pc, #360]	@ (800654c <_dtoa_r+0x5bc>)
 80063e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80063e6:	ed93 7b00 	vldr	d7, [r3]
 80063ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	ed8d 7b00 	vstr	d7, [sp]
 80063f2:	da03      	bge.n	80063fc <_dtoa_r+0x46c>
 80063f4:	9b07      	ldr	r3, [sp, #28]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	f340 8101 	ble.w	80065fe <_dtoa_r+0x66e>
 80063fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006400:	4656      	mov	r6, sl
 8006402:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006406:	4620      	mov	r0, r4
 8006408:	4629      	mov	r1, r5
 800640a:	f7fa fa3f 	bl	800088c <__aeabi_ddiv>
 800640e:	f7fa fbc3 	bl	8000b98 <__aeabi_d2iz>
 8006412:	4680      	mov	r8, r0
 8006414:	f7fa f8a6 	bl	8000564 <__aeabi_i2d>
 8006418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800641c:	f7fa f90c 	bl	8000638 <__aeabi_dmul>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4620      	mov	r0, r4
 8006426:	4629      	mov	r1, r5
 8006428:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800642c:	f7f9 ff4c 	bl	80002c8 <__aeabi_dsub>
 8006430:	f806 4b01 	strb.w	r4, [r6], #1
 8006434:	9d07      	ldr	r5, [sp, #28]
 8006436:	eba6 040a 	sub.w	r4, r6, sl
 800643a:	42a5      	cmp	r5, r4
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	f040 8117 	bne.w	8006672 <_dtoa_r+0x6e2>
 8006444:	f7f9 ff42 	bl	80002cc <__adddf3>
 8006448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800644c:	4604      	mov	r4, r0
 800644e:	460d      	mov	r5, r1
 8006450:	f7fa fb82 	bl	8000b58 <__aeabi_dcmpgt>
 8006454:	2800      	cmp	r0, #0
 8006456:	f040 80f9 	bne.w	800664c <_dtoa_r+0x6bc>
 800645a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800645e:	4620      	mov	r0, r4
 8006460:	4629      	mov	r1, r5
 8006462:	f7fa fb51 	bl	8000b08 <__aeabi_dcmpeq>
 8006466:	b118      	cbz	r0, 8006470 <_dtoa_r+0x4e0>
 8006468:	f018 0f01 	tst.w	r8, #1
 800646c:	f040 80ee 	bne.w	800664c <_dtoa_r+0x6bc>
 8006470:	4649      	mov	r1, r9
 8006472:	4658      	mov	r0, fp
 8006474:	f000 fbda 	bl	8006c2c <_Bfree>
 8006478:	2300      	movs	r3, #0
 800647a:	7033      	strb	r3, [r6, #0]
 800647c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800647e:	3701      	adds	r7, #1
 8006480:	601f      	str	r7, [r3, #0]
 8006482:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 831d 	beq.w	8006ac4 <_dtoa_r+0xb34>
 800648a:	601e      	str	r6, [r3, #0]
 800648c:	e31a      	b.n	8006ac4 <_dtoa_r+0xb34>
 800648e:	07e2      	lsls	r2, r4, #31
 8006490:	d505      	bpl.n	800649e <_dtoa_r+0x50e>
 8006492:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006496:	f7fa f8cf 	bl	8000638 <__aeabi_dmul>
 800649a:	3601      	adds	r6, #1
 800649c:	2301      	movs	r3, #1
 800649e:	1064      	asrs	r4, r4, #1
 80064a0:	3508      	adds	r5, #8
 80064a2:	e73f      	b.n	8006324 <_dtoa_r+0x394>
 80064a4:	2602      	movs	r6, #2
 80064a6:	e742      	b.n	800632e <_dtoa_r+0x39e>
 80064a8:	9c07      	ldr	r4, [sp, #28]
 80064aa:	9704      	str	r7, [sp, #16]
 80064ac:	e761      	b.n	8006372 <_dtoa_r+0x3e2>
 80064ae:	4b27      	ldr	r3, [pc, #156]	@ (800654c <_dtoa_r+0x5bc>)
 80064b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064ba:	4454      	add	r4, sl
 80064bc:	2900      	cmp	r1, #0
 80064be:	d053      	beq.n	8006568 <_dtoa_r+0x5d8>
 80064c0:	4928      	ldr	r1, [pc, #160]	@ (8006564 <_dtoa_r+0x5d4>)
 80064c2:	2000      	movs	r0, #0
 80064c4:	f7fa f9e2 	bl	800088c <__aeabi_ddiv>
 80064c8:	4633      	mov	r3, r6
 80064ca:	462a      	mov	r2, r5
 80064cc:	f7f9 fefc 	bl	80002c8 <__aeabi_dsub>
 80064d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064d4:	4656      	mov	r6, sl
 80064d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064da:	f7fa fb5d 	bl	8000b98 <__aeabi_d2iz>
 80064de:	4605      	mov	r5, r0
 80064e0:	f7fa f840 	bl	8000564 <__aeabi_i2d>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ec:	f7f9 feec 	bl	80002c8 <__aeabi_dsub>
 80064f0:	3530      	adds	r5, #48	@ 0x30
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80064fa:	f806 5b01 	strb.w	r5, [r6], #1
 80064fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006502:	f7fa fb0b 	bl	8000b1c <__aeabi_dcmplt>
 8006506:	2800      	cmp	r0, #0
 8006508:	d171      	bne.n	80065ee <_dtoa_r+0x65e>
 800650a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800650e:	4911      	ldr	r1, [pc, #68]	@ (8006554 <_dtoa_r+0x5c4>)
 8006510:	2000      	movs	r0, #0
 8006512:	f7f9 fed9 	bl	80002c8 <__aeabi_dsub>
 8006516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800651a:	f7fa faff 	bl	8000b1c <__aeabi_dcmplt>
 800651e:	2800      	cmp	r0, #0
 8006520:	f040 8095 	bne.w	800664e <_dtoa_r+0x6be>
 8006524:	42a6      	cmp	r6, r4
 8006526:	f43f af50 	beq.w	80063ca <_dtoa_r+0x43a>
 800652a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800652e:	4b0a      	ldr	r3, [pc, #40]	@ (8006558 <_dtoa_r+0x5c8>)
 8006530:	2200      	movs	r2, #0
 8006532:	f7fa f881 	bl	8000638 <__aeabi_dmul>
 8006536:	4b08      	ldr	r3, [pc, #32]	@ (8006558 <_dtoa_r+0x5c8>)
 8006538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800653c:	2200      	movs	r2, #0
 800653e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006542:	f7fa f879 	bl	8000638 <__aeabi_dmul>
 8006546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800654a:	e7c4      	b.n	80064d6 <_dtoa_r+0x546>
 800654c:	08008418 	.word	0x08008418
 8006550:	080083f0 	.word	0x080083f0
 8006554:	3ff00000 	.word	0x3ff00000
 8006558:	40240000 	.word	0x40240000
 800655c:	401c0000 	.word	0x401c0000
 8006560:	40140000 	.word	0x40140000
 8006564:	3fe00000 	.word	0x3fe00000
 8006568:	4631      	mov	r1, r6
 800656a:	4628      	mov	r0, r5
 800656c:	f7fa f864 	bl	8000638 <__aeabi_dmul>
 8006570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006574:	9415      	str	r4, [sp, #84]	@ 0x54
 8006576:	4656      	mov	r6, sl
 8006578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800657c:	f7fa fb0c 	bl	8000b98 <__aeabi_d2iz>
 8006580:	4605      	mov	r5, r0
 8006582:	f7f9 ffef 	bl	8000564 <__aeabi_i2d>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800658e:	f7f9 fe9b 	bl	80002c8 <__aeabi_dsub>
 8006592:	3530      	adds	r5, #48	@ 0x30
 8006594:	f806 5b01 	strb.w	r5, [r6], #1
 8006598:	4602      	mov	r2, r0
 800659a:	460b      	mov	r3, r1
 800659c:	42a6      	cmp	r6, r4
 800659e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	d124      	bne.n	80065f2 <_dtoa_r+0x662>
 80065a8:	4bac      	ldr	r3, [pc, #688]	@ (800685c <_dtoa_r+0x8cc>)
 80065aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80065ae:	f7f9 fe8d 	bl	80002cc <__adddf3>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ba:	f7fa facd 	bl	8000b58 <__aeabi_dcmpgt>
 80065be:	2800      	cmp	r0, #0
 80065c0:	d145      	bne.n	800664e <_dtoa_r+0x6be>
 80065c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065c6:	49a5      	ldr	r1, [pc, #660]	@ (800685c <_dtoa_r+0x8cc>)
 80065c8:	2000      	movs	r0, #0
 80065ca:	f7f9 fe7d 	bl	80002c8 <__aeabi_dsub>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065d6:	f7fa faa1 	bl	8000b1c <__aeabi_dcmplt>
 80065da:	2800      	cmp	r0, #0
 80065dc:	f43f aef5 	beq.w	80063ca <_dtoa_r+0x43a>
 80065e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80065e2:	1e73      	subs	r3, r6, #1
 80065e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80065e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80065ea:	2b30      	cmp	r3, #48	@ 0x30
 80065ec:	d0f8      	beq.n	80065e0 <_dtoa_r+0x650>
 80065ee:	9f04      	ldr	r7, [sp, #16]
 80065f0:	e73e      	b.n	8006470 <_dtoa_r+0x4e0>
 80065f2:	4b9b      	ldr	r3, [pc, #620]	@ (8006860 <_dtoa_r+0x8d0>)
 80065f4:	f7fa f820 	bl	8000638 <__aeabi_dmul>
 80065f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065fc:	e7bc      	b.n	8006578 <_dtoa_r+0x5e8>
 80065fe:	d10c      	bne.n	800661a <_dtoa_r+0x68a>
 8006600:	4b98      	ldr	r3, [pc, #608]	@ (8006864 <_dtoa_r+0x8d4>)
 8006602:	2200      	movs	r2, #0
 8006604:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006608:	f7fa f816 	bl	8000638 <__aeabi_dmul>
 800660c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006610:	f7fa fa98 	bl	8000b44 <__aeabi_dcmpge>
 8006614:	2800      	cmp	r0, #0
 8006616:	f000 8157 	beq.w	80068c8 <_dtoa_r+0x938>
 800661a:	2400      	movs	r4, #0
 800661c:	4625      	mov	r5, r4
 800661e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006620:	43db      	mvns	r3, r3
 8006622:	9304      	str	r3, [sp, #16]
 8006624:	4656      	mov	r6, sl
 8006626:	2700      	movs	r7, #0
 8006628:	4621      	mov	r1, r4
 800662a:	4658      	mov	r0, fp
 800662c:	f000 fafe 	bl	8006c2c <_Bfree>
 8006630:	2d00      	cmp	r5, #0
 8006632:	d0dc      	beq.n	80065ee <_dtoa_r+0x65e>
 8006634:	b12f      	cbz	r7, 8006642 <_dtoa_r+0x6b2>
 8006636:	42af      	cmp	r7, r5
 8006638:	d003      	beq.n	8006642 <_dtoa_r+0x6b2>
 800663a:	4639      	mov	r1, r7
 800663c:	4658      	mov	r0, fp
 800663e:	f000 faf5 	bl	8006c2c <_Bfree>
 8006642:	4629      	mov	r1, r5
 8006644:	4658      	mov	r0, fp
 8006646:	f000 faf1 	bl	8006c2c <_Bfree>
 800664a:	e7d0      	b.n	80065ee <_dtoa_r+0x65e>
 800664c:	9704      	str	r7, [sp, #16]
 800664e:	4633      	mov	r3, r6
 8006650:	461e      	mov	r6, r3
 8006652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006656:	2a39      	cmp	r2, #57	@ 0x39
 8006658:	d107      	bne.n	800666a <_dtoa_r+0x6da>
 800665a:	459a      	cmp	sl, r3
 800665c:	d1f8      	bne.n	8006650 <_dtoa_r+0x6c0>
 800665e:	9a04      	ldr	r2, [sp, #16]
 8006660:	3201      	adds	r2, #1
 8006662:	9204      	str	r2, [sp, #16]
 8006664:	2230      	movs	r2, #48	@ 0x30
 8006666:	f88a 2000 	strb.w	r2, [sl]
 800666a:	781a      	ldrb	r2, [r3, #0]
 800666c:	3201      	adds	r2, #1
 800666e:	701a      	strb	r2, [r3, #0]
 8006670:	e7bd      	b.n	80065ee <_dtoa_r+0x65e>
 8006672:	4b7b      	ldr	r3, [pc, #492]	@ (8006860 <_dtoa_r+0x8d0>)
 8006674:	2200      	movs	r2, #0
 8006676:	f7f9 ffdf 	bl	8000638 <__aeabi_dmul>
 800667a:	2200      	movs	r2, #0
 800667c:	2300      	movs	r3, #0
 800667e:	4604      	mov	r4, r0
 8006680:	460d      	mov	r5, r1
 8006682:	f7fa fa41 	bl	8000b08 <__aeabi_dcmpeq>
 8006686:	2800      	cmp	r0, #0
 8006688:	f43f aebb 	beq.w	8006402 <_dtoa_r+0x472>
 800668c:	e6f0      	b.n	8006470 <_dtoa_r+0x4e0>
 800668e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006690:	2a00      	cmp	r2, #0
 8006692:	f000 80db 	beq.w	800684c <_dtoa_r+0x8bc>
 8006696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006698:	2a01      	cmp	r2, #1
 800669a:	f300 80bf 	bgt.w	800681c <_dtoa_r+0x88c>
 800669e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80066a0:	2a00      	cmp	r2, #0
 80066a2:	f000 80b7 	beq.w	8006814 <_dtoa_r+0x884>
 80066a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80066aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066ac:	4646      	mov	r6, r8
 80066ae:	9a08      	ldr	r2, [sp, #32]
 80066b0:	2101      	movs	r1, #1
 80066b2:	441a      	add	r2, r3
 80066b4:	4658      	mov	r0, fp
 80066b6:	4498      	add	r8, r3
 80066b8:	9208      	str	r2, [sp, #32]
 80066ba:	f000 fb6b 	bl	8006d94 <__i2b>
 80066be:	4605      	mov	r5, r0
 80066c0:	b15e      	cbz	r6, 80066da <_dtoa_r+0x74a>
 80066c2:	9b08      	ldr	r3, [sp, #32]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	dd08      	ble.n	80066da <_dtoa_r+0x74a>
 80066c8:	42b3      	cmp	r3, r6
 80066ca:	9a08      	ldr	r2, [sp, #32]
 80066cc:	bfa8      	it	ge
 80066ce:	4633      	movge	r3, r6
 80066d0:	eba8 0803 	sub.w	r8, r8, r3
 80066d4:	1af6      	subs	r6, r6, r3
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	9308      	str	r3, [sp, #32]
 80066da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066dc:	b1f3      	cbz	r3, 800671c <_dtoa_r+0x78c>
 80066de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 80b7 	beq.w	8006854 <_dtoa_r+0x8c4>
 80066e6:	b18c      	cbz	r4, 800670c <_dtoa_r+0x77c>
 80066e8:	4629      	mov	r1, r5
 80066ea:	4622      	mov	r2, r4
 80066ec:	4658      	mov	r0, fp
 80066ee:	f000 fc11 	bl	8006f14 <__pow5mult>
 80066f2:	464a      	mov	r2, r9
 80066f4:	4601      	mov	r1, r0
 80066f6:	4605      	mov	r5, r0
 80066f8:	4658      	mov	r0, fp
 80066fa:	f000 fb61 	bl	8006dc0 <__multiply>
 80066fe:	4649      	mov	r1, r9
 8006700:	9004      	str	r0, [sp, #16]
 8006702:	4658      	mov	r0, fp
 8006704:	f000 fa92 	bl	8006c2c <_Bfree>
 8006708:	9b04      	ldr	r3, [sp, #16]
 800670a:	4699      	mov	r9, r3
 800670c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800670e:	1b1a      	subs	r2, r3, r4
 8006710:	d004      	beq.n	800671c <_dtoa_r+0x78c>
 8006712:	4649      	mov	r1, r9
 8006714:	4658      	mov	r0, fp
 8006716:	f000 fbfd 	bl	8006f14 <__pow5mult>
 800671a:	4681      	mov	r9, r0
 800671c:	2101      	movs	r1, #1
 800671e:	4658      	mov	r0, fp
 8006720:	f000 fb38 	bl	8006d94 <__i2b>
 8006724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006726:	4604      	mov	r4, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 81cf 	beq.w	8006acc <_dtoa_r+0xb3c>
 800672e:	461a      	mov	r2, r3
 8006730:	4601      	mov	r1, r0
 8006732:	4658      	mov	r0, fp
 8006734:	f000 fbee 	bl	8006f14 <__pow5mult>
 8006738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800673a:	2b01      	cmp	r3, #1
 800673c:	4604      	mov	r4, r0
 800673e:	f300 8095 	bgt.w	800686c <_dtoa_r+0x8dc>
 8006742:	9b02      	ldr	r3, [sp, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	f040 8087 	bne.w	8006858 <_dtoa_r+0x8c8>
 800674a:	9b03      	ldr	r3, [sp, #12]
 800674c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006750:	2b00      	cmp	r3, #0
 8006752:	f040 8089 	bne.w	8006868 <_dtoa_r+0x8d8>
 8006756:	9b03      	ldr	r3, [sp, #12]
 8006758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800675c:	0d1b      	lsrs	r3, r3, #20
 800675e:	051b      	lsls	r3, r3, #20
 8006760:	b12b      	cbz	r3, 800676e <_dtoa_r+0x7de>
 8006762:	9b08      	ldr	r3, [sp, #32]
 8006764:	3301      	adds	r3, #1
 8006766:	9308      	str	r3, [sp, #32]
 8006768:	f108 0801 	add.w	r8, r8, #1
 800676c:	2301      	movs	r3, #1
 800676e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006772:	2b00      	cmp	r3, #0
 8006774:	f000 81b0 	beq.w	8006ad8 <_dtoa_r+0xb48>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800677e:	6918      	ldr	r0, [r3, #16]
 8006780:	f000 fabc 	bl	8006cfc <__hi0bits>
 8006784:	f1c0 0020 	rsb	r0, r0, #32
 8006788:	9b08      	ldr	r3, [sp, #32]
 800678a:	4418      	add	r0, r3
 800678c:	f010 001f 	ands.w	r0, r0, #31
 8006790:	d077      	beq.n	8006882 <_dtoa_r+0x8f2>
 8006792:	f1c0 0320 	rsb	r3, r0, #32
 8006796:	2b04      	cmp	r3, #4
 8006798:	dd6b      	ble.n	8006872 <_dtoa_r+0x8e2>
 800679a:	9b08      	ldr	r3, [sp, #32]
 800679c:	f1c0 001c 	rsb	r0, r0, #28
 80067a0:	4403      	add	r3, r0
 80067a2:	4480      	add	r8, r0
 80067a4:	4406      	add	r6, r0
 80067a6:	9308      	str	r3, [sp, #32]
 80067a8:	f1b8 0f00 	cmp.w	r8, #0
 80067ac:	dd05      	ble.n	80067ba <_dtoa_r+0x82a>
 80067ae:	4649      	mov	r1, r9
 80067b0:	4642      	mov	r2, r8
 80067b2:	4658      	mov	r0, fp
 80067b4:	f000 fc08 	bl	8006fc8 <__lshift>
 80067b8:	4681      	mov	r9, r0
 80067ba:	9b08      	ldr	r3, [sp, #32]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	dd05      	ble.n	80067cc <_dtoa_r+0x83c>
 80067c0:	4621      	mov	r1, r4
 80067c2:	461a      	mov	r2, r3
 80067c4:	4658      	mov	r0, fp
 80067c6:	f000 fbff 	bl	8006fc8 <__lshift>
 80067ca:	4604      	mov	r4, r0
 80067cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d059      	beq.n	8006886 <_dtoa_r+0x8f6>
 80067d2:	4621      	mov	r1, r4
 80067d4:	4648      	mov	r0, r9
 80067d6:	f000 fc63 	bl	80070a0 <__mcmp>
 80067da:	2800      	cmp	r0, #0
 80067dc:	da53      	bge.n	8006886 <_dtoa_r+0x8f6>
 80067de:	1e7b      	subs	r3, r7, #1
 80067e0:	9304      	str	r3, [sp, #16]
 80067e2:	4649      	mov	r1, r9
 80067e4:	2300      	movs	r3, #0
 80067e6:	220a      	movs	r2, #10
 80067e8:	4658      	mov	r0, fp
 80067ea:	f000 fa41 	bl	8006c70 <__multadd>
 80067ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067f0:	4681      	mov	r9, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8172 	beq.w	8006adc <_dtoa_r+0xb4c>
 80067f8:	2300      	movs	r3, #0
 80067fa:	4629      	mov	r1, r5
 80067fc:	220a      	movs	r2, #10
 80067fe:	4658      	mov	r0, fp
 8006800:	f000 fa36 	bl	8006c70 <__multadd>
 8006804:	9b00      	ldr	r3, [sp, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	4605      	mov	r5, r0
 800680a:	dc67      	bgt.n	80068dc <_dtoa_r+0x94c>
 800680c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800680e:	2b02      	cmp	r3, #2
 8006810:	dc41      	bgt.n	8006896 <_dtoa_r+0x906>
 8006812:	e063      	b.n	80068dc <_dtoa_r+0x94c>
 8006814:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800681a:	e746      	b.n	80066aa <_dtoa_r+0x71a>
 800681c:	9b07      	ldr	r3, [sp, #28]
 800681e:	1e5c      	subs	r4, r3, #1
 8006820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006822:	42a3      	cmp	r3, r4
 8006824:	bfbf      	itttt	lt
 8006826:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006828:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800682a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800682c:	1ae3      	sublt	r3, r4, r3
 800682e:	bfb4      	ite	lt
 8006830:	18d2      	addlt	r2, r2, r3
 8006832:	1b1c      	subge	r4, r3, r4
 8006834:	9b07      	ldr	r3, [sp, #28]
 8006836:	bfbc      	itt	lt
 8006838:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800683a:	2400      	movlt	r4, #0
 800683c:	2b00      	cmp	r3, #0
 800683e:	bfb5      	itete	lt
 8006840:	eba8 0603 	sublt.w	r6, r8, r3
 8006844:	9b07      	ldrge	r3, [sp, #28]
 8006846:	2300      	movlt	r3, #0
 8006848:	4646      	movge	r6, r8
 800684a:	e730      	b.n	80066ae <_dtoa_r+0x71e>
 800684c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800684e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006850:	4646      	mov	r6, r8
 8006852:	e735      	b.n	80066c0 <_dtoa_r+0x730>
 8006854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006856:	e75c      	b.n	8006712 <_dtoa_r+0x782>
 8006858:	2300      	movs	r3, #0
 800685a:	e788      	b.n	800676e <_dtoa_r+0x7de>
 800685c:	3fe00000 	.word	0x3fe00000
 8006860:	40240000 	.word	0x40240000
 8006864:	40140000 	.word	0x40140000
 8006868:	9b02      	ldr	r3, [sp, #8]
 800686a:	e780      	b.n	800676e <_dtoa_r+0x7de>
 800686c:	2300      	movs	r3, #0
 800686e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006870:	e782      	b.n	8006778 <_dtoa_r+0x7e8>
 8006872:	d099      	beq.n	80067a8 <_dtoa_r+0x818>
 8006874:	9a08      	ldr	r2, [sp, #32]
 8006876:	331c      	adds	r3, #28
 8006878:	441a      	add	r2, r3
 800687a:	4498      	add	r8, r3
 800687c:	441e      	add	r6, r3
 800687e:	9208      	str	r2, [sp, #32]
 8006880:	e792      	b.n	80067a8 <_dtoa_r+0x818>
 8006882:	4603      	mov	r3, r0
 8006884:	e7f6      	b.n	8006874 <_dtoa_r+0x8e4>
 8006886:	9b07      	ldr	r3, [sp, #28]
 8006888:	9704      	str	r7, [sp, #16]
 800688a:	2b00      	cmp	r3, #0
 800688c:	dc20      	bgt.n	80068d0 <_dtoa_r+0x940>
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006892:	2b02      	cmp	r3, #2
 8006894:	dd1e      	ble.n	80068d4 <_dtoa_r+0x944>
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	f47f aec0 	bne.w	800661e <_dtoa_r+0x68e>
 800689e:	4621      	mov	r1, r4
 80068a0:	2205      	movs	r2, #5
 80068a2:	4658      	mov	r0, fp
 80068a4:	f000 f9e4 	bl	8006c70 <__multadd>
 80068a8:	4601      	mov	r1, r0
 80068aa:	4604      	mov	r4, r0
 80068ac:	4648      	mov	r0, r9
 80068ae:	f000 fbf7 	bl	80070a0 <__mcmp>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	f77f aeb3 	ble.w	800661e <_dtoa_r+0x68e>
 80068b8:	4656      	mov	r6, sl
 80068ba:	2331      	movs	r3, #49	@ 0x31
 80068bc:	f806 3b01 	strb.w	r3, [r6], #1
 80068c0:	9b04      	ldr	r3, [sp, #16]
 80068c2:	3301      	adds	r3, #1
 80068c4:	9304      	str	r3, [sp, #16]
 80068c6:	e6ae      	b.n	8006626 <_dtoa_r+0x696>
 80068c8:	9c07      	ldr	r4, [sp, #28]
 80068ca:	9704      	str	r7, [sp, #16]
 80068cc:	4625      	mov	r5, r4
 80068ce:	e7f3      	b.n	80068b8 <_dtoa_r+0x928>
 80068d0:	9b07      	ldr	r3, [sp, #28]
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	f000 8104 	beq.w	8006ae4 <_dtoa_r+0xb54>
 80068dc:	2e00      	cmp	r6, #0
 80068de:	dd05      	ble.n	80068ec <_dtoa_r+0x95c>
 80068e0:	4629      	mov	r1, r5
 80068e2:	4632      	mov	r2, r6
 80068e4:	4658      	mov	r0, fp
 80068e6:	f000 fb6f 	bl	8006fc8 <__lshift>
 80068ea:	4605      	mov	r5, r0
 80068ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d05a      	beq.n	80069a8 <_dtoa_r+0xa18>
 80068f2:	6869      	ldr	r1, [r5, #4]
 80068f4:	4658      	mov	r0, fp
 80068f6:	f000 f959 	bl	8006bac <_Balloc>
 80068fa:	4606      	mov	r6, r0
 80068fc:	b928      	cbnz	r0, 800690a <_dtoa_r+0x97a>
 80068fe:	4b84      	ldr	r3, [pc, #528]	@ (8006b10 <_dtoa_r+0xb80>)
 8006900:	4602      	mov	r2, r0
 8006902:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006906:	f7ff bb5a 	b.w	8005fbe <_dtoa_r+0x2e>
 800690a:	692a      	ldr	r2, [r5, #16]
 800690c:	3202      	adds	r2, #2
 800690e:	0092      	lsls	r2, r2, #2
 8006910:	f105 010c 	add.w	r1, r5, #12
 8006914:	300c      	adds	r0, #12
 8006916:	f7ff faa4 	bl	8005e62 <memcpy>
 800691a:	2201      	movs	r2, #1
 800691c:	4631      	mov	r1, r6
 800691e:	4658      	mov	r0, fp
 8006920:	f000 fb52 	bl	8006fc8 <__lshift>
 8006924:	f10a 0301 	add.w	r3, sl, #1
 8006928:	9307      	str	r3, [sp, #28]
 800692a:	9b00      	ldr	r3, [sp, #0]
 800692c:	4453      	add	r3, sl
 800692e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006930:	9b02      	ldr	r3, [sp, #8]
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	462f      	mov	r7, r5
 8006938:	930a      	str	r3, [sp, #40]	@ 0x28
 800693a:	4605      	mov	r5, r0
 800693c:	9b07      	ldr	r3, [sp, #28]
 800693e:	4621      	mov	r1, r4
 8006940:	3b01      	subs	r3, #1
 8006942:	4648      	mov	r0, r9
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	f7ff fa9a 	bl	8005e7e <quorem>
 800694a:	4639      	mov	r1, r7
 800694c:	9002      	str	r0, [sp, #8]
 800694e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006952:	4648      	mov	r0, r9
 8006954:	f000 fba4 	bl	80070a0 <__mcmp>
 8006958:	462a      	mov	r2, r5
 800695a:	9008      	str	r0, [sp, #32]
 800695c:	4621      	mov	r1, r4
 800695e:	4658      	mov	r0, fp
 8006960:	f000 fbba 	bl	80070d8 <__mdiff>
 8006964:	68c2      	ldr	r2, [r0, #12]
 8006966:	4606      	mov	r6, r0
 8006968:	bb02      	cbnz	r2, 80069ac <_dtoa_r+0xa1c>
 800696a:	4601      	mov	r1, r0
 800696c:	4648      	mov	r0, r9
 800696e:	f000 fb97 	bl	80070a0 <__mcmp>
 8006972:	4602      	mov	r2, r0
 8006974:	4631      	mov	r1, r6
 8006976:	4658      	mov	r0, fp
 8006978:	920e      	str	r2, [sp, #56]	@ 0x38
 800697a:	f000 f957 	bl	8006c2c <_Bfree>
 800697e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006982:	9e07      	ldr	r6, [sp, #28]
 8006984:	ea43 0102 	orr.w	r1, r3, r2
 8006988:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800698a:	4319      	orrs	r1, r3
 800698c:	d110      	bne.n	80069b0 <_dtoa_r+0xa20>
 800698e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006992:	d029      	beq.n	80069e8 <_dtoa_r+0xa58>
 8006994:	9b08      	ldr	r3, [sp, #32]
 8006996:	2b00      	cmp	r3, #0
 8006998:	dd02      	ble.n	80069a0 <_dtoa_r+0xa10>
 800699a:	9b02      	ldr	r3, [sp, #8]
 800699c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80069a0:	9b00      	ldr	r3, [sp, #0]
 80069a2:	f883 8000 	strb.w	r8, [r3]
 80069a6:	e63f      	b.n	8006628 <_dtoa_r+0x698>
 80069a8:	4628      	mov	r0, r5
 80069aa:	e7bb      	b.n	8006924 <_dtoa_r+0x994>
 80069ac:	2201      	movs	r2, #1
 80069ae:	e7e1      	b.n	8006974 <_dtoa_r+0x9e4>
 80069b0:	9b08      	ldr	r3, [sp, #32]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	db04      	blt.n	80069c0 <_dtoa_r+0xa30>
 80069b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069b8:	430b      	orrs	r3, r1
 80069ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069bc:	430b      	orrs	r3, r1
 80069be:	d120      	bne.n	8006a02 <_dtoa_r+0xa72>
 80069c0:	2a00      	cmp	r2, #0
 80069c2:	dded      	ble.n	80069a0 <_dtoa_r+0xa10>
 80069c4:	4649      	mov	r1, r9
 80069c6:	2201      	movs	r2, #1
 80069c8:	4658      	mov	r0, fp
 80069ca:	f000 fafd 	bl	8006fc8 <__lshift>
 80069ce:	4621      	mov	r1, r4
 80069d0:	4681      	mov	r9, r0
 80069d2:	f000 fb65 	bl	80070a0 <__mcmp>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	dc03      	bgt.n	80069e2 <_dtoa_r+0xa52>
 80069da:	d1e1      	bne.n	80069a0 <_dtoa_r+0xa10>
 80069dc:	f018 0f01 	tst.w	r8, #1
 80069e0:	d0de      	beq.n	80069a0 <_dtoa_r+0xa10>
 80069e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80069e6:	d1d8      	bne.n	800699a <_dtoa_r+0xa0a>
 80069e8:	9a00      	ldr	r2, [sp, #0]
 80069ea:	2339      	movs	r3, #57	@ 0x39
 80069ec:	7013      	strb	r3, [r2, #0]
 80069ee:	4633      	mov	r3, r6
 80069f0:	461e      	mov	r6, r3
 80069f2:	3b01      	subs	r3, #1
 80069f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80069f8:	2a39      	cmp	r2, #57	@ 0x39
 80069fa:	d052      	beq.n	8006aa2 <_dtoa_r+0xb12>
 80069fc:	3201      	adds	r2, #1
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	e612      	b.n	8006628 <_dtoa_r+0x698>
 8006a02:	2a00      	cmp	r2, #0
 8006a04:	dd07      	ble.n	8006a16 <_dtoa_r+0xa86>
 8006a06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a0a:	d0ed      	beq.n	80069e8 <_dtoa_r+0xa58>
 8006a0c:	9a00      	ldr	r2, [sp, #0]
 8006a0e:	f108 0301 	add.w	r3, r8, #1
 8006a12:	7013      	strb	r3, [r2, #0]
 8006a14:	e608      	b.n	8006628 <_dtoa_r+0x698>
 8006a16:	9b07      	ldr	r3, [sp, #28]
 8006a18:	9a07      	ldr	r2, [sp, #28]
 8006a1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006a1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d028      	beq.n	8006a76 <_dtoa_r+0xae6>
 8006a24:	4649      	mov	r1, r9
 8006a26:	2300      	movs	r3, #0
 8006a28:	220a      	movs	r2, #10
 8006a2a:	4658      	mov	r0, fp
 8006a2c:	f000 f920 	bl	8006c70 <__multadd>
 8006a30:	42af      	cmp	r7, r5
 8006a32:	4681      	mov	r9, r0
 8006a34:	f04f 0300 	mov.w	r3, #0
 8006a38:	f04f 020a 	mov.w	r2, #10
 8006a3c:	4639      	mov	r1, r7
 8006a3e:	4658      	mov	r0, fp
 8006a40:	d107      	bne.n	8006a52 <_dtoa_r+0xac2>
 8006a42:	f000 f915 	bl	8006c70 <__multadd>
 8006a46:	4607      	mov	r7, r0
 8006a48:	4605      	mov	r5, r0
 8006a4a:	9b07      	ldr	r3, [sp, #28]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	9307      	str	r3, [sp, #28]
 8006a50:	e774      	b.n	800693c <_dtoa_r+0x9ac>
 8006a52:	f000 f90d 	bl	8006c70 <__multadd>
 8006a56:	4629      	mov	r1, r5
 8006a58:	4607      	mov	r7, r0
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	220a      	movs	r2, #10
 8006a5e:	4658      	mov	r0, fp
 8006a60:	f000 f906 	bl	8006c70 <__multadd>
 8006a64:	4605      	mov	r5, r0
 8006a66:	e7f0      	b.n	8006a4a <_dtoa_r+0xaba>
 8006a68:	9b00      	ldr	r3, [sp, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	bfcc      	ite	gt
 8006a6e:	461e      	movgt	r6, r3
 8006a70:	2601      	movle	r6, #1
 8006a72:	4456      	add	r6, sl
 8006a74:	2700      	movs	r7, #0
 8006a76:	4649      	mov	r1, r9
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4658      	mov	r0, fp
 8006a7c:	f000 faa4 	bl	8006fc8 <__lshift>
 8006a80:	4621      	mov	r1, r4
 8006a82:	4681      	mov	r9, r0
 8006a84:	f000 fb0c 	bl	80070a0 <__mcmp>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	dcb0      	bgt.n	80069ee <_dtoa_r+0xa5e>
 8006a8c:	d102      	bne.n	8006a94 <_dtoa_r+0xb04>
 8006a8e:	f018 0f01 	tst.w	r8, #1
 8006a92:	d1ac      	bne.n	80069ee <_dtoa_r+0xa5e>
 8006a94:	4633      	mov	r3, r6
 8006a96:	461e      	mov	r6, r3
 8006a98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a9c:	2a30      	cmp	r2, #48	@ 0x30
 8006a9e:	d0fa      	beq.n	8006a96 <_dtoa_r+0xb06>
 8006aa0:	e5c2      	b.n	8006628 <_dtoa_r+0x698>
 8006aa2:	459a      	cmp	sl, r3
 8006aa4:	d1a4      	bne.n	80069f0 <_dtoa_r+0xa60>
 8006aa6:	9b04      	ldr	r3, [sp, #16]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	9304      	str	r3, [sp, #16]
 8006aac:	2331      	movs	r3, #49	@ 0x31
 8006aae:	f88a 3000 	strb.w	r3, [sl]
 8006ab2:	e5b9      	b.n	8006628 <_dtoa_r+0x698>
 8006ab4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ab6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b14 <_dtoa_r+0xb84>
 8006aba:	b11b      	cbz	r3, 8006ac4 <_dtoa_r+0xb34>
 8006abc:	f10a 0308 	add.w	r3, sl, #8
 8006ac0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006ac2:	6013      	str	r3, [r2, #0]
 8006ac4:	4650      	mov	r0, sl
 8006ac6:	b019      	add	sp, #100	@ 0x64
 8006ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	f77f ae37 	ble.w	8006742 <_dtoa_r+0x7b2>
 8006ad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ad6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ad8:	2001      	movs	r0, #1
 8006ada:	e655      	b.n	8006788 <_dtoa_r+0x7f8>
 8006adc:	9b00      	ldr	r3, [sp, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f77f aed6 	ble.w	8006890 <_dtoa_r+0x900>
 8006ae4:	4656      	mov	r6, sl
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	4648      	mov	r0, r9
 8006aea:	f7ff f9c8 	bl	8005e7e <quorem>
 8006aee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006af2:	f806 8b01 	strb.w	r8, [r6], #1
 8006af6:	9b00      	ldr	r3, [sp, #0]
 8006af8:	eba6 020a 	sub.w	r2, r6, sl
 8006afc:	4293      	cmp	r3, r2
 8006afe:	ddb3      	ble.n	8006a68 <_dtoa_r+0xad8>
 8006b00:	4649      	mov	r1, r9
 8006b02:	2300      	movs	r3, #0
 8006b04:	220a      	movs	r2, #10
 8006b06:	4658      	mov	r0, fp
 8006b08:	f000 f8b2 	bl	8006c70 <__multadd>
 8006b0c:	4681      	mov	r9, r0
 8006b0e:	e7ea      	b.n	8006ae6 <_dtoa_r+0xb56>
 8006b10:	08008378 	.word	0x08008378
 8006b14:	080082fc 	.word	0x080082fc

08006b18 <_free_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4605      	mov	r5, r0
 8006b1c:	2900      	cmp	r1, #0
 8006b1e:	d041      	beq.n	8006ba4 <_free_r+0x8c>
 8006b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b24:	1f0c      	subs	r4, r1, #4
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bfb8      	it	lt
 8006b2a:	18e4      	addlt	r4, r4, r3
 8006b2c:	f7fe fa60 	bl	8004ff0 <__malloc_lock>
 8006b30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba8 <_free_r+0x90>)
 8006b32:	6813      	ldr	r3, [r2, #0]
 8006b34:	b933      	cbnz	r3, 8006b44 <_free_r+0x2c>
 8006b36:	6063      	str	r3, [r4, #4]
 8006b38:	6014      	str	r4, [r2, #0]
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b40:	f7fe ba5c 	b.w	8004ffc <__malloc_unlock>
 8006b44:	42a3      	cmp	r3, r4
 8006b46:	d908      	bls.n	8006b5a <_free_r+0x42>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	1821      	adds	r1, r4, r0
 8006b4c:	428b      	cmp	r3, r1
 8006b4e:	bf01      	itttt	eq
 8006b50:	6819      	ldreq	r1, [r3, #0]
 8006b52:	685b      	ldreq	r3, [r3, #4]
 8006b54:	1809      	addeq	r1, r1, r0
 8006b56:	6021      	streq	r1, [r4, #0]
 8006b58:	e7ed      	b.n	8006b36 <_free_r+0x1e>
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	b10b      	cbz	r3, 8006b64 <_free_r+0x4c>
 8006b60:	42a3      	cmp	r3, r4
 8006b62:	d9fa      	bls.n	8006b5a <_free_r+0x42>
 8006b64:	6811      	ldr	r1, [r2, #0]
 8006b66:	1850      	adds	r0, r2, r1
 8006b68:	42a0      	cmp	r0, r4
 8006b6a:	d10b      	bne.n	8006b84 <_free_r+0x6c>
 8006b6c:	6820      	ldr	r0, [r4, #0]
 8006b6e:	4401      	add	r1, r0
 8006b70:	1850      	adds	r0, r2, r1
 8006b72:	4283      	cmp	r3, r0
 8006b74:	6011      	str	r1, [r2, #0]
 8006b76:	d1e0      	bne.n	8006b3a <_free_r+0x22>
 8006b78:	6818      	ldr	r0, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	6053      	str	r3, [r2, #4]
 8006b7e:	4408      	add	r0, r1
 8006b80:	6010      	str	r0, [r2, #0]
 8006b82:	e7da      	b.n	8006b3a <_free_r+0x22>
 8006b84:	d902      	bls.n	8006b8c <_free_r+0x74>
 8006b86:	230c      	movs	r3, #12
 8006b88:	602b      	str	r3, [r5, #0]
 8006b8a:	e7d6      	b.n	8006b3a <_free_r+0x22>
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	1821      	adds	r1, r4, r0
 8006b90:	428b      	cmp	r3, r1
 8006b92:	bf04      	itt	eq
 8006b94:	6819      	ldreq	r1, [r3, #0]
 8006b96:	685b      	ldreq	r3, [r3, #4]
 8006b98:	6063      	str	r3, [r4, #4]
 8006b9a:	bf04      	itt	eq
 8006b9c:	1809      	addeq	r1, r1, r0
 8006b9e:	6021      	streq	r1, [r4, #0]
 8006ba0:	6054      	str	r4, [r2, #4]
 8006ba2:	e7ca      	b.n	8006b3a <_free_r+0x22>
 8006ba4:	bd38      	pop	{r3, r4, r5, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000a60 	.word	0x20000a60

08006bac <_Balloc>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	69c6      	ldr	r6, [r0, #28]
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	460d      	mov	r5, r1
 8006bb4:	b976      	cbnz	r6, 8006bd4 <_Balloc+0x28>
 8006bb6:	2010      	movs	r0, #16
 8006bb8:	f7fe f970 	bl	8004e9c <malloc>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	61e0      	str	r0, [r4, #28]
 8006bc0:	b920      	cbnz	r0, 8006bcc <_Balloc+0x20>
 8006bc2:	4b18      	ldr	r3, [pc, #96]	@ (8006c24 <_Balloc+0x78>)
 8006bc4:	4818      	ldr	r0, [pc, #96]	@ (8006c28 <_Balloc+0x7c>)
 8006bc6:	216b      	movs	r1, #107	@ 0x6b
 8006bc8:	f000 fe1c 	bl	8007804 <__assert_func>
 8006bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bd0:	6006      	str	r6, [r0, #0]
 8006bd2:	60c6      	str	r6, [r0, #12]
 8006bd4:	69e6      	ldr	r6, [r4, #28]
 8006bd6:	68f3      	ldr	r3, [r6, #12]
 8006bd8:	b183      	cbz	r3, 8006bfc <_Balloc+0x50>
 8006bda:	69e3      	ldr	r3, [r4, #28]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006be2:	b9b8      	cbnz	r0, 8006c14 <_Balloc+0x68>
 8006be4:	2101      	movs	r1, #1
 8006be6:	fa01 f605 	lsl.w	r6, r1, r5
 8006bea:	1d72      	adds	r2, r6, #5
 8006bec:	0092      	lsls	r2, r2, #2
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f000 fe26 	bl	8007840 <_calloc_r>
 8006bf4:	b160      	cbz	r0, 8006c10 <_Balloc+0x64>
 8006bf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bfa:	e00e      	b.n	8006c1a <_Balloc+0x6e>
 8006bfc:	2221      	movs	r2, #33	@ 0x21
 8006bfe:	2104      	movs	r1, #4
 8006c00:	4620      	mov	r0, r4
 8006c02:	f000 fe1d 	bl	8007840 <_calloc_r>
 8006c06:	69e3      	ldr	r3, [r4, #28]
 8006c08:	60f0      	str	r0, [r6, #12]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1e4      	bne.n	8006bda <_Balloc+0x2e>
 8006c10:	2000      	movs	r0, #0
 8006c12:	bd70      	pop	{r4, r5, r6, pc}
 8006c14:	6802      	ldr	r2, [r0, #0]
 8006c16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c20:	e7f7      	b.n	8006c12 <_Balloc+0x66>
 8006c22:	bf00      	nop
 8006c24:	08008309 	.word	0x08008309
 8006c28:	08008389 	.word	0x08008389

08006c2c <_Bfree>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	69c6      	ldr	r6, [r0, #28]
 8006c30:	4605      	mov	r5, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b976      	cbnz	r6, 8006c54 <_Bfree+0x28>
 8006c36:	2010      	movs	r0, #16
 8006c38:	f7fe f930 	bl	8004e9c <malloc>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	61e8      	str	r0, [r5, #28]
 8006c40:	b920      	cbnz	r0, 8006c4c <_Bfree+0x20>
 8006c42:	4b09      	ldr	r3, [pc, #36]	@ (8006c68 <_Bfree+0x3c>)
 8006c44:	4809      	ldr	r0, [pc, #36]	@ (8006c6c <_Bfree+0x40>)
 8006c46:	218f      	movs	r1, #143	@ 0x8f
 8006c48:	f000 fddc 	bl	8007804 <__assert_func>
 8006c4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c50:	6006      	str	r6, [r0, #0]
 8006c52:	60c6      	str	r6, [r0, #12]
 8006c54:	b13c      	cbz	r4, 8006c66 <_Bfree+0x3a>
 8006c56:	69eb      	ldr	r3, [r5, #28]
 8006c58:	6862      	ldr	r2, [r4, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c60:	6021      	str	r1, [r4, #0]
 8006c62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	08008309 	.word	0x08008309
 8006c6c:	08008389 	.word	0x08008389

08006c70 <__multadd>:
 8006c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c74:	690d      	ldr	r5, [r1, #16]
 8006c76:	4607      	mov	r7, r0
 8006c78:	460c      	mov	r4, r1
 8006c7a:	461e      	mov	r6, r3
 8006c7c:	f101 0c14 	add.w	ip, r1, #20
 8006c80:	2000      	movs	r0, #0
 8006c82:	f8dc 3000 	ldr.w	r3, [ip]
 8006c86:	b299      	uxth	r1, r3
 8006c88:	fb02 6101 	mla	r1, r2, r1, r6
 8006c8c:	0c1e      	lsrs	r6, r3, #16
 8006c8e:	0c0b      	lsrs	r3, r1, #16
 8006c90:	fb02 3306 	mla	r3, r2, r6, r3
 8006c94:	b289      	uxth	r1, r1
 8006c96:	3001      	adds	r0, #1
 8006c98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c9c:	4285      	cmp	r5, r0
 8006c9e:	f84c 1b04 	str.w	r1, [ip], #4
 8006ca2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ca6:	dcec      	bgt.n	8006c82 <__multadd+0x12>
 8006ca8:	b30e      	cbz	r6, 8006cee <__multadd+0x7e>
 8006caa:	68a3      	ldr	r3, [r4, #8]
 8006cac:	42ab      	cmp	r3, r5
 8006cae:	dc19      	bgt.n	8006ce4 <__multadd+0x74>
 8006cb0:	6861      	ldr	r1, [r4, #4]
 8006cb2:	4638      	mov	r0, r7
 8006cb4:	3101      	adds	r1, #1
 8006cb6:	f7ff ff79 	bl	8006bac <_Balloc>
 8006cba:	4680      	mov	r8, r0
 8006cbc:	b928      	cbnz	r0, 8006cca <__multadd+0x5a>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf4 <__multadd+0x84>)
 8006cc2:	480d      	ldr	r0, [pc, #52]	@ (8006cf8 <__multadd+0x88>)
 8006cc4:	21ba      	movs	r1, #186	@ 0xba
 8006cc6:	f000 fd9d 	bl	8007804 <__assert_func>
 8006cca:	6922      	ldr	r2, [r4, #16]
 8006ccc:	3202      	adds	r2, #2
 8006cce:	f104 010c 	add.w	r1, r4, #12
 8006cd2:	0092      	lsls	r2, r2, #2
 8006cd4:	300c      	adds	r0, #12
 8006cd6:	f7ff f8c4 	bl	8005e62 <memcpy>
 8006cda:	4621      	mov	r1, r4
 8006cdc:	4638      	mov	r0, r7
 8006cde:	f7ff ffa5 	bl	8006c2c <_Bfree>
 8006ce2:	4644      	mov	r4, r8
 8006ce4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ce8:	3501      	adds	r5, #1
 8006cea:	615e      	str	r6, [r3, #20]
 8006cec:	6125      	str	r5, [r4, #16]
 8006cee:	4620      	mov	r0, r4
 8006cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cf4:	08008378 	.word	0x08008378
 8006cf8:	08008389 	.word	0x08008389

08006cfc <__hi0bits>:
 8006cfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d00:	4603      	mov	r3, r0
 8006d02:	bf36      	itet	cc
 8006d04:	0403      	lslcc	r3, r0, #16
 8006d06:	2000      	movcs	r0, #0
 8006d08:	2010      	movcc	r0, #16
 8006d0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d0e:	bf3c      	itt	cc
 8006d10:	021b      	lslcc	r3, r3, #8
 8006d12:	3008      	addcc	r0, #8
 8006d14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d18:	bf3c      	itt	cc
 8006d1a:	011b      	lslcc	r3, r3, #4
 8006d1c:	3004      	addcc	r0, #4
 8006d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d22:	bf3c      	itt	cc
 8006d24:	009b      	lslcc	r3, r3, #2
 8006d26:	3002      	addcc	r0, #2
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	db05      	blt.n	8006d38 <__hi0bits+0x3c>
 8006d2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d30:	f100 0001 	add.w	r0, r0, #1
 8006d34:	bf08      	it	eq
 8006d36:	2020      	moveq	r0, #32
 8006d38:	4770      	bx	lr

08006d3a <__lo0bits>:
 8006d3a:	6803      	ldr	r3, [r0, #0]
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f013 0007 	ands.w	r0, r3, #7
 8006d42:	d00b      	beq.n	8006d5c <__lo0bits+0x22>
 8006d44:	07d9      	lsls	r1, r3, #31
 8006d46:	d421      	bmi.n	8006d8c <__lo0bits+0x52>
 8006d48:	0798      	lsls	r0, r3, #30
 8006d4a:	bf49      	itett	mi
 8006d4c:	085b      	lsrmi	r3, r3, #1
 8006d4e:	089b      	lsrpl	r3, r3, #2
 8006d50:	2001      	movmi	r0, #1
 8006d52:	6013      	strmi	r3, [r2, #0]
 8006d54:	bf5c      	itt	pl
 8006d56:	6013      	strpl	r3, [r2, #0]
 8006d58:	2002      	movpl	r0, #2
 8006d5a:	4770      	bx	lr
 8006d5c:	b299      	uxth	r1, r3
 8006d5e:	b909      	cbnz	r1, 8006d64 <__lo0bits+0x2a>
 8006d60:	0c1b      	lsrs	r3, r3, #16
 8006d62:	2010      	movs	r0, #16
 8006d64:	b2d9      	uxtb	r1, r3
 8006d66:	b909      	cbnz	r1, 8006d6c <__lo0bits+0x32>
 8006d68:	3008      	adds	r0, #8
 8006d6a:	0a1b      	lsrs	r3, r3, #8
 8006d6c:	0719      	lsls	r1, r3, #28
 8006d6e:	bf04      	itt	eq
 8006d70:	091b      	lsreq	r3, r3, #4
 8006d72:	3004      	addeq	r0, #4
 8006d74:	0799      	lsls	r1, r3, #30
 8006d76:	bf04      	itt	eq
 8006d78:	089b      	lsreq	r3, r3, #2
 8006d7a:	3002      	addeq	r0, #2
 8006d7c:	07d9      	lsls	r1, r3, #31
 8006d7e:	d403      	bmi.n	8006d88 <__lo0bits+0x4e>
 8006d80:	085b      	lsrs	r3, r3, #1
 8006d82:	f100 0001 	add.w	r0, r0, #1
 8006d86:	d003      	beq.n	8006d90 <__lo0bits+0x56>
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	4770      	bx	lr
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	4770      	bx	lr
 8006d90:	2020      	movs	r0, #32
 8006d92:	4770      	bx	lr

08006d94 <__i2b>:
 8006d94:	b510      	push	{r4, lr}
 8006d96:	460c      	mov	r4, r1
 8006d98:	2101      	movs	r1, #1
 8006d9a:	f7ff ff07 	bl	8006bac <_Balloc>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	b928      	cbnz	r0, 8006dae <__i2b+0x1a>
 8006da2:	4b05      	ldr	r3, [pc, #20]	@ (8006db8 <__i2b+0x24>)
 8006da4:	4805      	ldr	r0, [pc, #20]	@ (8006dbc <__i2b+0x28>)
 8006da6:	f240 1145 	movw	r1, #325	@ 0x145
 8006daa:	f000 fd2b 	bl	8007804 <__assert_func>
 8006dae:	2301      	movs	r3, #1
 8006db0:	6144      	str	r4, [r0, #20]
 8006db2:	6103      	str	r3, [r0, #16]
 8006db4:	bd10      	pop	{r4, pc}
 8006db6:	bf00      	nop
 8006db8:	08008378 	.word	0x08008378
 8006dbc:	08008389 	.word	0x08008389

08006dc0 <__multiply>:
 8006dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc4:	4614      	mov	r4, r2
 8006dc6:	690a      	ldr	r2, [r1, #16]
 8006dc8:	6923      	ldr	r3, [r4, #16]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	bfa8      	it	ge
 8006dce:	4623      	movge	r3, r4
 8006dd0:	460f      	mov	r7, r1
 8006dd2:	bfa4      	itt	ge
 8006dd4:	460c      	movge	r4, r1
 8006dd6:	461f      	movge	r7, r3
 8006dd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006ddc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006de0:	68a3      	ldr	r3, [r4, #8]
 8006de2:	6861      	ldr	r1, [r4, #4]
 8006de4:	eb0a 0609 	add.w	r6, sl, r9
 8006de8:	42b3      	cmp	r3, r6
 8006dea:	b085      	sub	sp, #20
 8006dec:	bfb8      	it	lt
 8006dee:	3101      	addlt	r1, #1
 8006df0:	f7ff fedc 	bl	8006bac <_Balloc>
 8006df4:	b930      	cbnz	r0, 8006e04 <__multiply+0x44>
 8006df6:	4602      	mov	r2, r0
 8006df8:	4b44      	ldr	r3, [pc, #272]	@ (8006f0c <__multiply+0x14c>)
 8006dfa:	4845      	ldr	r0, [pc, #276]	@ (8006f10 <__multiply+0x150>)
 8006dfc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e00:	f000 fd00 	bl	8007804 <__assert_func>
 8006e04:	f100 0514 	add.w	r5, r0, #20
 8006e08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e0c:	462b      	mov	r3, r5
 8006e0e:	2200      	movs	r2, #0
 8006e10:	4543      	cmp	r3, r8
 8006e12:	d321      	bcc.n	8006e58 <__multiply+0x98>
 8006e14:	f107 0114 	add.w	r1, r7, #20
 8006e18:	f104 0214 	add.w	r2, r4, #20
 8006e1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006e20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006e24:	9302      	str	r3, [sp, #8]
 8006e26:	1b13      	subs	r3, r2, r4
 8006e28:	3b15      	subs	r3, #21
 8006e2a:	f023 0303 	bic.w	r3, r3, #3
 8006e2e:	3304      	adds	r3, #4
 8006e30:	f104 0715 	add.w	r7, r4, #21
 8006e34:	42ba      	cmp	r2, r7
 8006e36:	bf38      	it	cc
 8006e38:	2304      	movcc	r3, #4
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	9b02      	ldr	r3, [sp, #8]
 8006e3e:	9103      	str	r1, [sp, #12]
 8006e40:	428b      	cmp	r3, r1
 8006e42:	d80c      	bhi.n	8006e5e <__multiply+0x9e>
 8006e44:	2e00      	cmp	r6, #0
 8006e46:	dd03      	ble.n	8006e50 <__multiply+0x90>
 8006e48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d05b      	beq.n	8006f08 <__multiply+0x148>
 8006e50:	6106      	str	r6, [r0, #16]
 8006e52:	b005      	add	sp, #20
 8006e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e58:	f843 2b04 	str.w	r2, [r3], #4
 8006e5c:	e7d8      	b.n	8006e10 <__multiply+0x50>
 8006e5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e62:	f1ba 0f00 	cmp.w	sl, #0
 8006e66:	d024      	beq.n	8006eb2 <__multiply+0xf2>
 8006e68:	f104 0e14 	add.w	lr, r4, #20
 8006e6c:	46a9      	mov	r9, r5
 8006e6e:	f04f 0c00 	mov.w	ip, #0
 8006e72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e76:	f8d9 3000 	ldr.w	r3, [r9]
 8006e7a:	fa1f fb87 	uxth.w	fp, r7
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006e88:	f8d9 7000 	ldr.w	r7, [r9]
 8006e8c:	4463      	add	r3, ip
 8006e8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006e92:	fb0a c70b 	mla	r7, sl, fp, ip
 8006e96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ea0:	4572      	cmp	r2, lr
 8006ea2:	f849 3b04 	str.w	r3, [r9], #4
 8006ea6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006eaa:	d8e2      	bhi.n	8006e72 <__multiply+0xb2>
 8006eac:	9b01      	ldr	r3, [sp, #4]
 8006eae:	f845 c003 	str.w	ip, [r5, r3]
 8006eb2:	9b03      	ldr	r3, [sp, #12]
 8006eb4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006eb8:	3104      	adds	r1, #4
 8006eba:	f1b9 0f00 	cmp.w	r9, #0
 8006ebe:	d021      	beq.n	8006f04 <__multiply+0x144>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	f104 0c14 	add.w	ip, r4, #20
 8006ec6:	46ae      	mov	lr, r5
 8006ec8:	f04f 0a00 	mov.w	sl, #0
 8006ecc:	f8bc b000 	ldrh.w	fp, [ip]
 8006ed0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ed4:	fb09 770b 	mla	r7, r9, fp, r7
 8006ed8:	4457      	add	r7, sl
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ee0:	f84e 3b04 	str.w	r3, [lr], #4
 8006ee4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006eec:	f8be 3000 	ldrh.w	r3, [lr]
 8006ef0:	fb09 330a 	mla	r3, r9, sl, r3
 8006ef4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006ef8:	4562      	cmp	r2, ip
 8006efa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006efe:	d8e5      	bhi.n	8006ecc <__multiply+0x10c>
 8006f00:	9f01      	ldr	r7, [sp, #4]
 8006f02:	51eb      	str	r3, [r5, r7]
 8006f04:	3504      	adds	r5, #4
 8006f06:	e799      	b.n	8006e3c <__multiply+0x7c>
 8006f08:	3e01      	subs	r6, #1
 8006f0a:	e79b      	b.n	8006e44 <__multiply+0x84>
 8006f0c:	08008378 	.word	0x08008378
 8006f10:	08008389 	.word	0x08008389

08006f14 <__pow5mult>:
 8006f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f18:	4615      	mov	r5, r2
 8006f1a:	f012 0203 	ands.w	r2, r2, #3
 8006f1e:	4607      	mov	r7, r0
 8006f20:	460e      	mov	r6, r1
 8006f22:	d007      	beq.n	8006f34 <__pow5mult+0x20>
 8006f24:	4c25      	ldr	r4, [pc, #148]	@ (8006fbc <__pow5mult+0xa8>)
 8006f26:	3a01      	subs	r2, #1
 8006f28:	2300      	movs	r3, #0
 8006f2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f2e:	f7ff fe9f 	bl	8006c70 <__multadd>
 8006f32:	4606      	mov	r6, r0
 8006f34:	10ad      	asrs	r5, r5, #2
 8006f36:	d03d      	beq.n	8006fb4 <__pow5mult+0xa0>
 8006f38:	69fc      	ldr	r4, [r7, #28]
 8006f3a:	b97c      	cbnz	r4, 8006f5c <__pow5mult+0x48>
 8006f3c:	2010      	movs	r0, #16
 8006f3e:	f7fd ffad 	bl	8004e9c <malloc>
 8006f42:	4602      	mov	r2, r0
 8006f44:	61f8      	str	r0, [r7, #28]
 8006f46:	b928      	cbnz	r0, 8006f54 <__pow5mult+0x40>
 8006f48:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <__pow5mult+0xac>)
 8006f4a:	481e      	ldr	r0, [pc, #120]	@ (8006fc4 <__pow5mult+0xb0>)
 8006f4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f50:	f000 fc58 	bl	8007804 <__assert_func>
 8006f54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f58:	6004      	str	r4, [r0, #0]
 8006f5a:	60c4      	str	r4, [r0, #12]
 8006f5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f64:	b94c      	cbnz	r4, 8006f7a <__pow5mult+0x66>
 8006f66:	f240 2171 	movw	r1, #625	@ 0x271
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	f7ff ff12 	bl	8006d94 <__i2b>
 8006f70:	2300      	movs	r3, #0
 8006f72:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f76:	4604      	mov	r4, r0
 8006f78:	6003      	str	r3, [r0, #0]
 8006f7a:	f04f 0900 	mov.w	r9, #0
 8006f7e:	07eb      	lsls	r3, r5, #31
 8006f80:	d50a      	bpl.n	8006f98 <__pow5mult+0x84>
 8006f82:	4631      	mov	r1, r6
 8006f84:	4622      	mov	r2, r4
 8006f86:	4638      	mov	r0, r7
 8006f88:	f7ff ff1a 	bl	8006dc0 <__multiply>
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4680      	mov	r8, r0
 8006f90:	4638      	mov	r0, r7
 8006f92:	f7ff fe4b 	bl	8006c2c <_Bfree>
 8006f96:	4646      	mov	r6, r8
 8006f98:	106d      	asrs	r5, r5, #1
 8006f9a:	d00b      	beq.n	8006fb4 <__pow5mult+0xa0>
 8006f9c:	6820      	ldr	r0, [r4, #0]
 8006f9e:	b938      	cbnz	r0, 8006fb0 <__pow5mult+0x9c>
 8006fa0:	4622      	mov	r2, r4
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	f7ff ff0b 	bl	8006dc0 <__multiply>
 8006faa:	6020      	str	r0, [r4, #0]
 8006fac:	f8c0 9000 	str.w	r9, [r0]
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	e7e4      	b.n	8006f7e <__pow5mult+0x6a>
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fba:	bf00      	nop
 8006fbc:	080083e4 	.word	0x080083e4
 8006fc0:	08008309 	.word	0x08008309
 8006fc4:	08008389 	.word	0x08008389

08006fc8 <__lshift>:
 8006fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fcc:	460c      	mov	r4, r1
 8006fce:	6849      	ldr	r1, [r1, #4]
 8006fd0:	6923      	ldr	r3, [r4, #16]
 8006fd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fd6:	68a3      	ldr	r3, [r4, #8]
 8006fd8:	4607      	mov	r7, r0
 8006fda:	4691      	mov	r9, r2
 8006fdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fe0:	f108 0601 	add.w	r6, r8, #1
 8006fe4:	42b3      	cmp	r3, r6
 8006fe6:	db0b      	blt.n	8007000 <__lshift+0x38>
 8006fe8:	4638      	mov	r0, r7
 8006fea:	f7ff fddf 	bl	8006bac <_Balloc>
 8006fee:	4605      	mov	r5, r0
 8006ff0:	b948      	cbnz	r0, 8007006 <__lshift+0x3e>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	4b28      	ldr	r3, [pc, #160]	@ (8007098 <__lshift+0xd0>)
 8006ff6:	4829      	ldr	r0, [pc, #164]	@ (800709c <__lshift+0xd4>)
 8006ff8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ffc:	f000 fc02 	bl	8007804 <__assert_func>
 8007000:	3101      	adds	r1, #1
 8007002:	005b      	lsls	r3, r3, #1
 8007004:	e7ee      	b.n	8006fe4 <__lshift+0x1c>
 8007006:	2300      	movs	r3, #0
 8007008:	f100 0114 	add.w	r1, r0, #20
 800700c:	f100 0210 	add.w	r2, r0, #16
 8007010:	4618      	mov	r0, r3
 8007012:	4553      	cmp	r3, sl
 8007014:	db33      	blt.n	800707e <__lshift+0xb6>
 8007016:	6920      	ldr	r0, [r4, #16]
 8007018:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800701c:	f104 0314 	add.w	r3, r4, #20
 8007020:	f019 091f 	ands.w	r9, r9, #31
 8007024:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007028:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800702c:	d02b      	beq.n	8007086 <__lshift+0xbe>
 800702e:	f1c9 0e20 	rsb	lr, r9, #32
 8007032:	468a      	mov	sl, r1
 8007034:	2200      	movs	r2, #0
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	fa00 f009 	lsl.w	r0, r0, r9
 800703c:	4310      	orrs	r0, r2
 800703e:	f84a 0b04 	str.w	r0, [sl], #4
 8007042:	f853 2b04 	ldr.w	r2, [r3], #4
 8007046:	459c      	cmp	ip, r3
 8007048:	fa22 f20e 	lsr.w	r2, r2, lr
 800704c:	d8f3      	bhi.n	8007036 <__lshift+0x6e>
 800704e:	ebac 0304 	sub.w	r3, ip, r4
 8007052:	3b15      	subs	r3, #21
 8007054:	f023 0303 	bic.w	r3, r3, #3
 8007058:	3304      	adds	r3, #4
 800705a:	f104 0015 	add.w	r0, r4, #21
 800705e:	4584      	cmp	ip, r0
 8007060:	bf38      	it	cc
 8007062:	2304      	movcc	r3, #4
 8007064:	50ca      	str	r2, [r1, r3]
 8007066:	b10a      	cbz	r2, 800706c <__lshift+0xa4>
 8007068:	f108 0602 	add.w	r6, r8, #2
 800706c:	3e01      	subs	r6, #1
 800706e:	4638      	mov	r0, r7
 8007070:	612e      	str	r6, [r5, #16]
 8007072:	4621      	mov	r1, r4
 8007074:	f7ff fdda 	bl	8006c2c <_Bfree>
 8007078:	4628      	mov	r0, r5
 800707a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800707e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007082:	3301      	adds	r3, #1
 8007084:	e7c5      	b.n	8007012 <__lshift+0x4a>
 8007086:	3904      	subs	r1, #4
 8007088:	f853 2b04 	ldr.w	r2, [r3], #4
 800708c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007090:	459c      	cmp	ip, r3
 8007092:	d8f9      	bhi.n	8007088 <__lshift+0xc0>
 8007094:	e7ea      	b.n	800706c <__lshift+0xa4>
 8007096:	bf00      	nop
 8007098:	08008378 	.word	0x08008378
 800709c:	08008389 	.word	0x08008389

080070a0 <__mcmp>:
 80070a0:	690a      	ldr	r2, [r1, #16]
 80070a2:	4603      	mov	r3, r0
 80070a4:	6900      	ldr	r0, [r0, #16]
 80070a6:	1a80      	subs	r0, r0, r2
 80070a8:	b530      	push	{r4, r5, lr}
 80070aa:	d10e      	bne.n	80070ca <__mcmp+0x2a>
 80070ac:	3314      	adds	r3, #20
 80070ae:	3114      	adds	r1, #20
 80070b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070c0:	4295      	cmp	r5, r2
 80070c2:	d003      	beq.n	80070cc <__mcmp+0x2c>
 80070c4:	d205      	bcs.n	80070d2 <__mcmp+0x32>
 80070c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070ca:	bd30      	pop	{r4, r5, pc}
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	d3f3      	bcc.n	80070b8 <__mcmp+0x18>
 80070d0:	e7fb      	b.n	80070ca <__mcmp+0x2a>
 80070d2:	2001      	movs	r0, #1
 80070d4:	e7f9      	b.n	80070ca <__mcmp+0x2a>
	...

080070d8 <__mdiff>:
 80070d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	4689      	mov	r9, r1
 80070de:	4606      	mov	r6, r0
 80070e0:	4611      	mov	r1, r2
 80070e2:	4648      	mov	r0, r9
 80070e4:	4614      	mov	r4, r2
 80070e6:	f7ff ffdb 	bl	80070a0 <__mcmp>
 80070ea:	1e05      	subs	r5, r0, #0
 80070ec:	d112      	bne.n	8007114 <__mdiff+0x3c>
 80070ee:	4629      	mov	r1, r5
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7ff fd5b 	bl	8006bac <_Balloc>
 80070f6:	4602      	mov	r2, r0
 80070f8:	b928      	cbnz	r0, 8007106 <__mdiff+0x2e>
 80070fa:	4b3f      	ldr	r3, [pc, #252]	@ (80071f8 <__mdiff+0x120>)
 80070fc:	f240 2137 	movw	r1, #567	@ 0x237
 8007100:	483e      	ldr	r0, [pc, #248]	@ (80071fc <__mdiff+0x124>)
 8007102:	f000 fb7f 	bl	8007804 <__assert_func>
 8007106:	2301      	movs	r3, #1
 8007108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800710c:	4610      	mov	r0, r2
 800710e:	b003      	add	sp, #12
 8007110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	bfbc      	itt	lt
 8007116:	464b      	movlt	r3, r9
 8007118:	46a1      	movlt	r9, r4
 800711a:	4630      	mov	r0, r6
 800711c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007120:	bfba      	itte	lt
 8007122:	461c      	movlt	r4, r3
 8007124:	2501      	movlt	r5, #1
 8007126:	2500      	movge	r5, #0
 8007128:	f7ff fd40 	bl	8006bac <_Balloc>
 800712c:	4602      	mov	r2, r0
 800712e:	b918      	cbnz	r0, 8007138 <__mdiff+0x60>
 8007130:	4b31      	ldr	r3, [pc, #196]	@ (80071f8 <__mdiff+0x120>)
 8007132:	f240 2145 	movw	r1, #581	@ 0x245
 8007136:	e7e3      	b.n	8007100 <__mdiff+0x28>
 8007138:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800713c:	6926      	ldr	r6, [r4, #16]
 800713e:	60c5      	str	r5, [r0, #12]
 8007140:	f109 0310 	add.w	r3, r9, #16
 8007144:	f109 0514 	add.w	r5, r9, #20
 8007148:	f104 0e14 	add.w	lr, r4, #20
 800714c:	f100 0b14 	add.w	fp, r0, #20
 8007150:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007154:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007158:	9301      	str	r3, [sp, #4]
 800715a:	46d9      	mov	r9, fp
 800715c:	f04f 0c00 	mov.w	ip, #0
 8007160:	9b01      	ldr	r3, [sp, #4]
 8007162:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007166:	f853 af04 	ldr.w	sl, [r3, #4]!
 800716a:	9301      	str	r3, [sp, #4]
 800716c:	fa1f f38a 	uxth.w	r3, sl
 8007170:	4619      	mov	r1, r3
 8007172:	b283      	uxth	r3, r0
 8007174:	1acb      	subs	r3, r1, r3
 8007176:	0c00      	lsrs	r0, r0, #16
 8007178:	4463      	add	r3, ip
 800717a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800717e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007182:	b29b      	uxth	r3, r3
 8007184:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007188:	4576      	cmp	r6, lr
 800718a:	f849 3b04 	str.w	r3, [r9], #4
 800718e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007192:	d8e5      	bhi.n	8007160 <__mdiff+0x88>
 8007194:	1b33      	subs	r3, r6, r4
 8007196:	3b15      	subs	r3, #21
 8007198:	f023 0303 	bic.w	r3, r3, #3
 800719c:	3415      	adds	r4, #21
 800719e:	3304      	adds	r3, #4
 80071a0:	42a6      	cmp	r6, r4
 80071a2:	bf38      	it	cc
 80071a4:	2304      	movcc	r3, #4
 80071a6:	441d      	add	r5, r3
 80071a8:	445b      	add	r3, fp
 80071aa:	461e      	mov	r6, r3
 80071ac:	462c      	mov	r4, r5
 80071ae:	4544      	cmp	r4, r8
 80071b0:	d30e      	bcc.n	80071d0 <__mdiff+0xf8>
 80071b2:	f108 0103 	add.w	r1, r8, #3
 80071b6:	1b49      	subs	r1, r1, r5
 80071b8:	f021 0103 	bic.w	r1, r1, #3
 80071bc:	3d03      	subs	r5, #3
 80071be:	45a8      	cmp	r8, r5
 80071c0:	bf38      	it	cc
 80071c2:	2100      	movcc	r1, #0
 80071c4:	440b      	add	r3, r1
 80071c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071ca:	b191      	cbz	r1, 80071f2 <__mdiff+0x11a>
 80071cc:	6117      	str	r7, [r2, #16]
 80071ce:	e79d      	b.n	800710c <__mdiff+0x34>
 80071d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80071d4:	46e6      	mov	lr, ip
 80071d6:	0c08      	lsrs	r0, r1, #16
 80071d8:	fa1c fc81 	uxtah	ip, ip, r1
 80071dc:	4471      	add	r1, lr
 80071de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071e2:	b289      	uxth	r1, r1
 80071e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071e8:	f846 1b04 	str.w	r1, [r6], #4
 80071ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071f0:	e7dd      	b.n	80071ae <__mdiff+0xd6>
 80071f2:	3f01      	subs	r7, #1
 80071f4:	e7e7      	b.n	80071c6 <__mdiff+0xee>
 80071f6:	bf00      	nop
 80071f8:	08008378 	.word	0x08008378
 80071fc:	08008389 	.word	0x08008389

08007200 <__d2b>:
 8007200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007204:	460f      	mov	r7, r1
 8007206:	2101      	movs	r1, #1
 8007208:	ec59 8b10 	vmov	r8, r9, d0
 800720c:	4616      	mov	r6, r2
 800720e:	f7ff fccd 	bl	8006bac <_Balloc>
 8007212:	4604      	mov	r4, r0
 8007214:	b930      	cbnz	r0, 8007224 <__d2b+0x24>
 8007216:	4602      	mov	r2, r0
 8007218:	4b23      	ldr	r3, [pc, #140]	@ (80072a8 <__d2b+0xa8>)
 800721a:	4824      	ldr	r0, [pc, #144]	@ (80072ac <__d2b+0xac>)
 800721c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007220:	f000 faf0 	bl	8007804 <__assert_func>
 8007224:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007228:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800722c:	b10d      	cbz	r5, 8007232 <__d2b+0x32>
 800722e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007232:	9301      	str	r3, [sp, #4]
 8007234:	f1b8 0300 	subs.w	r3, r8, #0
 8007238:	d023      	beq.n	8007282 <__d2b+0x82>
 800723a:	4668      	mov	r0, sp
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	f7ff fd7c 	bl	8006d3a <__lo0bits>
 8007242:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007246:	b1d0      	cbz	r0, 800727e <__d2b+0x7e>
 8007248:	f1c0 0320 	rsb	r3, r0, #32
 800724c:	fa02 f303 	lsl.w	r3, r2, r3
 8007250:	430b      	orrs	r3, r1
 8007252:	40c2      	lsrs	r2, r0
 8007254:	6163      	str	r3, [r4, #20]
 8007256:	9201      	str	r2, [sp, #4]
 8007258:	9b01      	ldr	r3, [sp, #4]
 800725a:	61a3      	str	r3, [r4, #24]
 800725c:	2b00      	cmp	r3, #0
 800725e:	bf0c      	ite	eq
 8007260:	2201      	moveq	r2, #1
 8007262:	2202      	movne	r2, #2
 8007264:	6122      	str	r2, [r4, #16]
 8007266:	b1a5      	cbz	r5, 8007292 <__d2b+0x92>
 8007268:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800726c:	4405      	add	r5, r0
 800726e:	603d      	str	r5, [r7, #0]
 8007270:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007274:	6030      	str	r0, [r6, #0]
 8007276:	4620      	mov	r0, r4
 8007278:	b003      	add	sp, #12
 800727a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800727e:	6161      	str	r1, [r4, #20]
 8007280:	e7ea      	b.n	8007258 <__d2b+0x58>
 8007282:	a801      	add	r0, sp, #4
 8007284:	f7ff fd59 	bl	8006d3a <__lo0bits>
 8007288:	9b01      	ldr	r3, [sp, #4]
 800728a:	6163      	str	r3, [r4, #20]
 800728c:	3020      	adds	r0, #32
 800728e:	2201      	movs	r2, #1
 8007290:	e7e8      	b.n	8007264 <__d2b+0x64>
 8007292:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007296:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800729a:	6038      	str	r0, [r7, #0]
 800729c:	6918      	ldr	r0, [r3, #16]
 800729e:	f7ff fd2d 	bl	8006cfc <__hi0bits>
 80072a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072a6:	e7e5      	b.n	8007274 <__d2b+0x74>
 80072a8:	08008378 	.word	0x08008378
 80072ac:	08008389 	.word	0x08008389

080072b0 <_malloc_usable_size_r>:
 80072b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072b4:	1f18      	subs	r0, r3, #4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	bfbc      	itt	lt
 80072ba:	580b      	ldrlt	r3, [r1, r0]
 80072bc:	18c0      	addlt	r0, r0, r3
 80072be:	4770      	bx	lr

080072c0 <__ssputs_r>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	688e      	ldr	r6, [r1, #8]
 80072c6:	461f      	mov	r7, r3
 80072c8:	42be      	cmp	r6, r7
 80072ca:	680b      	ldr	r3, [r1, #0]
 80072cc:	4682      	mov	sl, r0
 80072ce:	460c      	mov	r4, r1
 80072d0:	4690      	mov	r8, r2
 80072d2:	d82d      	bhi.n	8007330 <__ssputs_r+0x70>
 80072d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072dc:	d026      	beq.n	800732c <__ssputs_r+0x6c>
 80072de:	6965      	ldr	r5, [r4, #20]
 80072e0:	6909      	ldr	r1, [r1, #16]
 80072e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072e6:	eba3 0901 	sub.w	r9, r3, r1
 80072ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072ee:	1c7b      	adds	r3, r7, #1
 80072f0:	444b      	add	r3, r9
 80072f2:	106d      	asrs	r5, r5, #1
 80072f4:	429d      	cmp	r5, r3
 80072f6:	bf38      	it	cc
 80072f8:	461d      	movcc	r5, r3
 80072fa:	0553      	lsls	r3, r2, #21
 80072fc:	d527      	bpl.n	800734e <__ssputs_r+0x8e>
 80072fe:	4629      	mov	r1, r5
 8007300:	f7fd fdf6 	bl	8004ef0 <_malloc_r>
 8007304:	4606      	mov	r6, r0
 8007306:	b360      	cbz	r0, 8007362 <__ssputs_r+0xa2>
 8007308:	6921      	ldr	r1, [r4, #16]
 800730a:	464a      	mov	r2, r9
 800730c:	f7fe fda9 	bl	8005e62 <memcpy>
 8007310:	89a3      	ldrh	r3, [r4, #12]
 8007312:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800731a:	81a3      	strh	r3, [r4, #12]
 800731c:	6126      	str	r6, [r4, #16]
 800731e:	6165      	str	r5, [r4, #20]
 8007320:	444e      	add	r6, r9
 8007322:	eba5 0509 	sub.w	r5, r5, r9
 8007326:	6026      	str	r6, [r4, #0]
 8007328:	60a5      	str	r5, [r4, #8]
 800732a:	463e      	mov	r6, r7
 800732c:	42be      	cmp	r6, r7
 800732e:	d900      	bls.n	8007332 <__ssputs_r+0x72>
 8007330:	463e      	mov	r6, r7
 8007332:	6820      	ldr	r0, [r4, #0]
 8007334:	4632      	mov	r2, r6
 8007336:	4641      	mov	r1, r8
 8007338:	f000 fa28 	bl	800778c <memmove>
 800733c:	68a3      	ldr	r3, [r4, #8]
 800733e:	1b9b      	subs	r3, r3, r6
 8007340:	60a3      	str	r3, [r4, #8]
 8007342:	6823      	ldr	r3, [r4, #0]
 8007344:	4433      	add	r3, r6
 8007346:	6023      	str	r3, [r4, #0]
 8007348:	2000      	movs	r0, #0
 800734a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734e:	462a      	mov	r2, r5
 8007350:	f7fd fe5a 	bl	8005008 <_realloc_r>
 8007354:	4606      	mov	r6, r0
 8007356:	2800      	cmp	r0, #0
 8007358:	d1e0      	bne.n	800731c <__ssputs_r+0x5c>
 800735a:	6921      	ldr	r1, [r4, #16]
 800735c:	4650      	mov	r0, sl
 800735e:	f7ff fbdb 	bl	8006b18 <_free_r>
 8007362:	230c      	movs	r3, #12
 8007364:	f8ca 3000 	str.w	r3, [sl]
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800736e:	81a3      	strh	r3, [r4, #12]
 8007370:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007374:	e7e9      	b.n	800734a <__ssputs_r+0x8a>
	...

08007378 <_svfiprintf_r>:
 8007378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737c:	4698      	mov	r8, r3
 800737e:	898b      	ldrh	r3, [r1, #12]
 8007380:	061b      	lsls	r3, r3, #24
 8007382:	b09d      	sub	sp, #116	@ 0x74
 8007384:	4607      	mov	r7, r0
 8007386:	460d      	mov	r5, r1
 8007388:	4614      	mov	r4, r2
 800738a:	d510      	bpl.n	80073ae <_svfiprintf_r+0x36>
 800738c:	690b      	ldr	r3, [r1, #16]
 800738e:	b973      	cbnz	r3, 80073ae <_svfiprintf_r+0x36>
 8007390:	2140      	movs	r1, #64	@ 0x40
 8007392:	f7fd fdad 	bl	8004ef0 <_malloc_r>
 8007396:	6028      	str	r0, [r5, #0]
 8007398:	6128      	str	r0, [r5, #16]
 800739a:	b930      	cbnz	r0, 80073aa <_svfiprintf_r+0x32>
 800739c:	230c      	movs	r3, #12
 800739e:	603b      	str	r3, [r7, #0]
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073a4:	b01d      	add	sp, #116	@ 0x74
 80073a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073aa:	2340      	movs	r3, #64	@ 0x40
 80073ac:	616b      	str	r3, [r5, #20]
 80073ae:	2300      	movs	r3, #0
 80073b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b2:	2320      	movs	r3, #32
 80073b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80073bc:	2330      	movs	r3, #48	@ 0x30
 80073be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800755c <_svfiprintf_r+0x1e4>
 80073c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073c6:	f04f 0901 	mov.w	r9, #1
 80073ca:	4623      	mov	r3, r4
 80073cc:	469a      	mov	sl, r3
 80073ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073d2:	b10a      	cbz	r2, 80073d8 <_svfiprintf_r+0x60>
 80073d4:	2a25      	cmp	r2, #37	@ 0x25
 80073d6:	d1f9      	bne.n	80073cc <_svfiprintf_r+0x54>
 80073d8:	ebba 0b04 	subs.w	fp, sl, r4
 80073dc:	d00b      	beq.n	80073f6 <_svfiprintf_r+0x7e>
 80073de:	465b      	mov	r3, fp
 80073e0:	4622      	mov	r2, r4
 80073e2:	4629      	mov	r1, r5
 80073e4:	4638      	mov	r0, r7
 80073e6:	f7ff ff6b 	bl	80072c0 <__ssputs_r>
 80073ea:	3001      	adds	r0, #1
 80073ec:	f000 80a7 	beq.w	800753e <_svfiprintf_r+0x1c6>
 80073f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073f2:	445a      	add	r2, fp
 80073f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f6:	f89a 3000 	ldrb.w	r3, [sl]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	f000 809f 	beq.w	800753e <_svfiprintf_r+0x1c6>
 8007400:	2300      	movs	r3, #0
 8007402:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800740a:	f10a 0a01 	add.w	sl, sl, #1
 800740e:	9304      	str	r3, [sp, #16]
 8007410:	9307      	str	r3, [sp, #28]
 8007412:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007416:	931a      	str	r3, [sp, #104]	@ 0x68
 8007418:	4654      	mov	r4, sl
 800741a:	2205      	movs	r2, #5
 800741c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007420:	484e      	ldr	r0, [pc, #312]	@ (800755c <_svfiprintf_r+0x1e4>)
 8007422:	f7f8 fef5 	bl	8000210 <memchr>
 8007426:	9a04      	ldr	r2, [sp, #16]
 8007428:	b9d8      	cbnz	r0, 8007462 <_svfiprintf_r+0xea>
 800742a:	06d0      	lsls	r0, r2, #27
 800742c:	bf44      	itt	mi
 800742e:	2320      	movmi	r3, #32
 8007430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007434:	0711      	lsls	r1, r2, #28
 8007436:	bf44      	itt	mi
 8007438:	232b      	movmi	r3, #43	@ 0x2b
 800743a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800743e:	f89a 3000 	ldrb.w	r3, [sl]
 8007442:	2b2a      	cmp	r3, #42	@ 0x2a
 8007444:	d015      	beq.n	8007472 <_svfiprintf_r+0xfa>
 8007446:	9a07      	ldr	r2, [sp, #28]
 8007448:	4654      	mov	r4, sl
 800744a:	2000      	movs	r0, #0
 800744c:	f04f 0c0a 	mov.w	ip, #10
 8007450:	4621      	mov	r1, r4
 8007452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007456:	3b30      	subs	r3, #48	@ 0x30
 8007458:	2b09      	cmp	r3, #9
 800745a:	d94b      	bls.n	80074f4 <_svfiprintf_r+0x17c>
 800745c:	b1b0      	cbz	r0, 800748c <_svfiprintf_r+0x114>
 800745e:	9207      	str	r2, [sp, #28]
 8007460:	e014      	b.n	800748c <_svfiprintf_r+0x114>
 8007462:	eba0 0308 	sub.w	r3, r0, r8
 8007466:	fa09 f303 	lsl.w	r3, r9, r3
 800746a:	4313      	orrs	r3, r2
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	46a2      	mov	sl, r4
 8007470:	e7d2      	b.n	8007418 <_svfiprintf_r+0xa0>
 8007472:	9b03      	ldr	r3, [sp, #12]
 8007474:	1d19      	adds	r1, r3, #4
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	9103      	str	r1, [sp, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	bfbb      	ittet	lt
 800747e:	425b      	neglt	r3, r3
 8007480:	f042 0202 	orrlt.w	r2, r2, #2
 8007484:	9307      	strge	r3, [sp, #28]
 8007486:	9307      	strlt	r3, [sp, #28]
 8007488:	bfb8      	it	lt
 800748a:	9204      	strlt	r2, [sp, #16]
 800748c:	7823      	ldrb	r3, [r4, #0]
 800748e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007490:	d10a      	bne.n	80074a8 <_svfiprintf_r+0x130>
 8007492:	7863      	ldrb	r3, [r4, #1]
 8007494:	2b2a      	cmp	r3, #42	@ 0x2a
 8007496:	d132      	bne.n	80074fe <_svfiprintf_r+0x186>
 8007498:	9b03      	ldr	r3, [sp, #12]
 800749a:	1d1a      	adds	r2, r3, #4
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	9203      	str	r2, [sp, #12]
 80074a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074a4:	3402      	adds	r4, #2
 80074a6:	9305      	str	r3, [sp, #20]
 80074a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800756c <_svfiprintf_r+0x1f4>
 80074ac:	7821      	ldrb	r1, [r4, #0]
 80074ae:	2203      	movs	r2, #3
 80074b0:	4650      	mov	r0, sl
 80074b2:	f7f8 fead 	bl	8000210 <memchr>
 80074b6:	b138      	cbz	r0, 80074c8 <_svfiprintf_r+0x150>
 80074b8:	9b04      	ldr	r3, [sp, #16]
 80074ba:	eba0 000a 	sub.w	r0, r0, sl
 80074be:	2240      	movs	r2, #64	@ 0x40
 80074c0:	4082      	lsls	r2, r0
 80074c2:	4313      	orrs	r3, r2
 80074c4:	3401      	adds	r4, #1
 80074c6:	9304      	str	r3, [sp, #16]
 80074c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074cc:	4824      	ldr	r0, [pc, #144]	@ (8007560 <_svfiprintf_r+0x1e8>)
 80074ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074d2:	2206      	movs	r2, #6
 80074d4:	f7f8 fe9c 	bl	8000210 <memchr>
 80074d8:	2800      	cmp	r0, #0
 80074da:	d036      	beq.n	800754a <_svfiprintf_r+0x1d2>
 80074dc:	4b21      	ldr	r3, [pc, #132]	@ (8007564 <_svfiprintf_r+0x1ec>)
 80074de:	bb1b      	cbnz	r3, 8007528 <_svfiprintf_r+0x1b0>
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	3307      	adds	r3, #7
 80074e4:	f023 0307 	bic.w	r3, r3, #7
 80074e8:	3308      	adds	r3, #8
 80074ea:	9303      	str	r3, [sp, #12]
 80074ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ee:	4433      	add	r3, r6
 80074f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f2:	e76a      	b.n	80073ca <_svfiprintf_r+0x52>
 80074f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f8:	460c      	mov	r4, r1
 80074fa:	2001      	movs	r0, #1
 80074fc:	e7a8      	b.n	8007450 <_svfiprintf_r+0xd8>
 80074fe:	2300      	movs	r3, #0
 8007500:	3401      	adds	r4, #1
 8007502:	9305      	str	r3, [sp, #20]
 8007504:	4619      	mov	r1, r3
 8007506:	f04f 0c0a 	mov.w	ip, #10
 800750a:	4620      	mov	r0, r4
 800750c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007510:	3a30      	subs	r2, #48	@ 0x30
 8007512:	2a09      	cmp	r2, #9
 8007514:	d903      	bls.n	800751e <_svfiprintf_r+0x1a6>
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0c6      	beq.n	80074a8 <_svfiprintf_r+0x130>
 800751a:	9105      	str	r1, [sp, #20]
 800751c:	e7c4      	b.n	80074a8 <_svfiprintf_r+0x130>
 800751e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007522:	4604      	mov	r4, r0
 8007524:	2301      	movs	r3, #1
 8007526:	e7f0      	b.n	800750a <_svfiprintf_r+0x192>
 8007528:	ab03      	add	r3, sp, #12
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	462a      	mov	r2, r5
 800752e:	4b0e      	ldr	r3, [pc, #56]	@ (8007568 <_svfiprintf_r+0x1f0>)
 8007530:	a904      	add	r1, sp, #16
 8007532:	4638      	mov	r0, r7
 8007534:	f7fd fe36 	bl	80051a4 <_printf_float>
 8007538:	1c42      	adds	r2, r0, #1
 800753a:	4606      	mov	r6, r0
 800753c:	d1d6      	bne.n	80074ec <_svfiprintf_r+0x174>
 800753e:	89ab      	ldrh	r3, [r5, #12]
 8007540:	065b      	lsls	r3, r3, #25
 8007542:	f53f af2d 	bmi.w	80073a0 <_svfiprintf_r+0x28>
 8007546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007548:	e72c      	b.n	80073a4 <_svfiprintf_r+0x2c>
 800754a:	ab03      	add	r3, sp, #12
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	462a      	mov	r2, r5
 8007550:	4b05      	ldr	r3, [pc, #20]	@ (8007568 <_svfiprintf_r+0x1f0>)
 8007552:	a904      	add	r1, sp, #16
 8007554:	4638      	mov	r0, r7
 8007556:	f7fe f8bd 	bl	80056d4 <_printf_i>
 800755a:	e7ed      	b.n	8007538 <_svfiprintf_r+0x1c0>
 800755c:	080084e0 	.word	0x080084e0
 8007560:	080084ea 	.word	0x080084ea
 8007564:	080051a5 	.word	0x080051a5
 8007568:	080072c1 	.word	0x080072c1
 800756c:	080084e6 	.word	0x080084e6

08007570 <__sflush_r>:
 8007570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007578:	0716      	lsls	r6, r2, #28
 800757a:	4605      	mov	r5, r0
 800757c:	460c      	mov	r4, r1
 800757e:	d454      	bmi.n	800762a <__sflush_r+0xba>
 8007580:	684b      	ldr	r3, [r1, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	dc02      	bgt.n	800758c <__sflush_r+0x1c>
 8007586:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	dd48      	ble.n	800761e <__sflush_r+0xae>
 800758c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800758e:	2e00      	cmp	r6, #0
 8007590:	d045      	beq.n	800761e <__sflush_r+0xae>
 8007592:	2300      	movs	r3, #0
 8007594:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007598:	682f      	ldr	r7, [r5, #0]
 800759a:	6a21      	ldr	r1, [r4, #32]
 800759c:	602b      	str	r3, [r5, #0]
 800759e:	d030      	beq.n	8007602 <__sflush_r+0x92>
 80075a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80075a2:	89a3      	ldrh	r3, [r4, #12]
 80075a4:	0759      	lsls	r1, r3, #29
 80075a6:	d505      	bpl.n	80075b4 <__sflush_r+0x44>
 80075a8:	6863      	ldr	r3, [r4, #4]
 80075aa:	1ad2      	subs	r2, r2, r3
 80075ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075ae:	b10b      	cbz	r3, 80075b4 <__sflush_r+0x44>
 80075b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075b2:	1ad2      	subs	r2, r2, r3
 80075b4:	2300      	movs	r3, #0
 80075b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075b8:	6a21      	ldr	r1, [r4, #32]
 80075ba:	4628      	mov	r0, r5
 80075bc:	47b0      	blx	r6
 80075be:	1c43      	adds	r3, r0, #1
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	d106      	bne.n	80075d2 <__sflush_r+0x62>
 80075c4:	6829      	ldr	r1, [r5, #0]
 80075c6:	291d      	cmp	r1, #29
 80075c8:	d82b      	bhi.n	8007622 <__sflush_r+0xb2>
 80075ca:	4a2a      	ldr	r2, [pc, #168]	@ (8007674 <__sflush_r+0x104>)
 80075cc:	410a      	asrs	r2, r1
 80075ce:	07d6      	lsls	r6, r2, #31
 80075d0:	d427      	bmi.n	8007622 <__sflush_r+0xb2>
 80075d2:	2200      	movs	r2, #0
 80075d4:	6062      	str	r2, [r4, #4]
 80075d6:	04d9      	lsls	r1, r3, #19
 80075d8:	6922      	ldr	r2, [r4, #16]
 80075da:	6022      	str	r2, [r4, #0]
 80075dc:	d504      	bpl.n	80075e8 <__sflush_r+0x78>
 80075de:	1c42      	adds	r2, r0, #1
 80075e0:	d101      	bne.n	80075e6 <__sflush_r+0x76>
 80075e2:	682b      	ldr	r3, [r5, #0]
 80075e4:	b903      	cbnz	r3, 80075e8 <__sflush_r+0x78>
 80075e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80075e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ea:	602f      	str	r7, [r5, #0]
 80075ec:	b1b9      	cbz	r1, 800761e <__sflush_r+0xae>
 80075ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075f2:	4299      	cmp	r1, r3
 80075f4:	d002      	beq.n	80075fc <__sflush_r+0x8c>
 80075f6:	4628      	mov	r0, r5
 80075f8:	f7ff fa8e 	bl	8006b18 <_free_r>
 80075fc:	2300      	movs	r3, #0
 80075fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8007600:	e00d      	b.n	800761e <__sflush_r+0xae>
 8007602:	2301      	movs	r3, #1
 8007604:	4628      	mov	r0, r5
 8007606:	47b0      	blx	r6
 8007608:	4602      	mov	r2, r0
 800760a:	1c50      	adds	r0, r2, #1
 800760c:	d1c9      	bne.n	80075a2 <__sflush_r+0x32>
 800760e:	682b      	ldr	r3, [r5, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d0c6      	beq.n	80075a2 <__sflush_r+0x32>
 8007614:	2b1d      	cmp	r3, #29
 8007616:	d001      	beq.n	800761c <__sflush_r+0xac>
 8007618:	2b16      	cmp	r3, #22
 800761a:	d11e      	bne.n	800765a <__sflush_r+0xea>
 800761c:	602f      	str	r7, [r5, #0]
 800761e:	2000      	movs	r0, #0
 8007620:	e022      	b.n	8007668 <__sflush_r+0xf8>
 8007622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007626:	b21b      	sxth	r3, r3
 8007628:	e01b      	b.n	8007662 <__sflush_r+0xf2>
 800762a:	690f      	ldr	r7, [r1, #16]
 800762c:	2f00      	cmp	r7, #0
 800762e:	d0f6      	beq.n	800761e <__sflush_r+0xae>
 8007630:	0793      	lsls	r3, r2, #30
 8007632:	680e      	ldr	r6, [r1, #0]
 8007634:	bf08      	it	eq
 8007636:	694b      	ldreq	r3, [r1, #20]
 8007638:	600f      	str	r7, [r1, #0]
 800763a:	bf18      	it	ne
 800763c:	2300      	movne	r3, #0
 800763e:	eba6 0807 	sub.w	r8, r6, r7
 8007642:	608b      	str	r3, [r1, #8]
 8007644:	f1b8 0f00 	cmp.w	r8, #0
 8007648:	dde9      	ble.n	800761e <__sflush_r+0xae>
 800764a:	6a21      	ldr	r1, [r4, #32]
 800764c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800764e:	4643      	mov	r3, r8
 8007650:	463a      	mov	r2, r7
 8007652:	4628      	mov	r0, r5
 8007654:	47b0      	blx	r6
 8007656:	2800      	cmp	r0, #0
 8007658:	dc08      	bgt.n	800766c <__sflush_r+0xfc>
 800765a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800765e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007662:	81a3      	strh	r3, [r4, #12]
 8007664:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800766c:	4407      	add	r7, r0
 800766e:	eba8 0800 	sub.w	r8, r8, r0
 8007672:	e7e7      	b.n	8007644 <__sflush_r+0xd4>
 8007674:	dfbffffe 	.word	0xdfbffffe

08007678 <_fflush_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	690b      	ldr	r3, [r1, #16]
 800767c:	4605      	mov	r5, r0
 800767e:	460c      	mov	r4, r1
 8007680:	b913      	cbnz	r3, 8007688 <_fflush_r+0x10>
 8007682:	2500      	movs	r5, #0
 8007684:	4628      	mov	r0, r5
 8007686:	bd38      	pop	{r3, r4, r5, pc}
 8007688:	b118      	cbz	r0, 8007692 <_fflush_r+0x1a>
 800768a:	6a03      	ldr	r3, [r0, #32]
 800768c:	b90b      	cbnz	r3, 8007692 <_fflush_r+0x1a>
 800768e:	f7fe f9cd 	bl	8005a2c <__sinit>
 8007692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0f3      	beq.n	8007682 <_fflush_r+0xa>
 800769a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800769c:	07d0      	lsls	r0, r2, #31
 800769e:	d404      	bmi.n	80076aa <_fflush_r+0x32>
 80076a0:	0599      	lsls	r1, r3, #22
 80076a2:	d402      	bmi.n	80076aa <_fflush_r+0x32>
 80076a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a6:	f7fe fbda 	bl	8005e5e <__retarget_lock_acquire_recursive>
 80076aa:	4628      	mov	r0, r5
 80076ac:	4621      	mov	r1, r4
 80076ae:	f7ff ff5f 	bl	8007570 <__sflush_r>
 80076b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076b4:	07da      	lsls	r2, r3, #31
 80076b6:	4605      	mov	r5, r0
 80076b8:	d4e4      	bmi.n	8007684 <_fflush_r+0xc>
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	059b      	lsls	r3, r3, #22
 80076be:	d4e1      	bmi.n	8007684 <_fflush_r+0xc>
 80076c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076c2:	f7fe fbcd 	bl	8005e60 <__retarget_lock_release_recursive>
 80076c6:	e7dd      	b.n	8007684 <_fflush_r+0xc>

080076c8 <__swhatbuf_r>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	460c      	mov	r4, r1
 80076cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d0:	2900      	cmp	r1, #0
 80076d2:	b096      	sub	sp, #88	@ 0x58
 80076d4:	4615      	mov	r5, r2
 80076d6:	461e      	mov	r6, r3
 80076d8:	da0d      	bge.n	80076f6 <__swhatbuf_r+0x2e>
 80076da:	89a3      	ldrh	r3, [r4, #12]
 80076dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076e0:	f04f 0100 	mov.w	r1, #0
 80076e4:	bf14      	ite	ne
 80076e6:	2340      	movne	r3, #64	@ 0x40
 80076e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80076ec:	2000      	movs	r0, #0
 80076ee:	6031      	str	r1, [r6, #0]
 80076f0:	602b      	str	r3, [r5, #0]
 80076f2:	b016      	add	sp, #88	@ 0x58
 80076f4:	bd70      	pop	{r4, r5, r6, pc}
 80076f6:	466a      	mov	r2, sp
 80076f8:	f000 f862 	bl	80077c0 <_fstat_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	dbec      	blt.n	80076da <__swhatbuf_r+0x12>
 8007700:	9901      	ldr	r1, [sp, #4]
 8007702:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007706:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800770a:	4259      	negs	r1, r3
 800770c:	4159      	adcs	r1, r3
 800770e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007712:	e7eb      	b.n	80076ec <__swhatbuf_r+0x24>

08007714 <__smakebuf_r>:
 8007714:	898b      	ldrh	r3, [r1, #12]
 8007716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007718:	079d      	lsls	r5, r3, #30
 800771a:	4606      	mov	r6, r0
 800771c:	460c      	mov	r4, r1
 800771e:	d507      	bpl.n	8007730 <__smakebuf_r+0x1c>
 8007720:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	6123      	str	r3, [r4, #16]
 8007728:	2301      	movs	r3, #1
 800772a:	6163      	str	r3, [r4, #20]
 800772c:	b003      	add	sp, #12
 800772e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007730:	ab01      	add	r3, sp, #4
 8007732:	466a      	mov	r2, sp
 8007734:	f7ff ffc8 	bl	80076c8 <__swhatbuf_r>
 8007738:	9f00      	ldr	r7, [sp, #0]
 800773a:	4605      	mov	r5, r0
 800773c:	4639      	mov	r1, r7
 800773e:	4630      	mov	r0, r6
 8007740:	f7fd fbd6 	bl	8004ef0 <_malloc_r>
 8007744:	b948      	cbnz	r0, 800775a <__smakebuf_r+0x46>
 8007746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800774a:	059a      	lsls	r2, r3, #22
 800774c:	d4ee      	bmi.n	800772c <__smakebuf_r+0x18>
 800774e:	f023 0303 	bic.w	r3, r3, #3
 8007752:	f043 0302 	orr.w	r3, r3, #2
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	e7e2      	b.n	8007720 <__smakebuf_r+0xc>
 800775a:	89a3      	ldrh	r3, [r4, #12]
 800775c:	6020      	str	r0, [r4, #0]
 800775e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007762:	81a3      	strh	r3, [r4, #12]
 8007764:	9b01      	ldr	r3, [sp, #4]
 8007766:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800776a:	b15b      	cbz	r3, 8007784 <__smakebuf_r+0x70>
 800776c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007770:	4630      	mov	r0, r6
 8007772:	f000 f837 	bl	80077e4 <_isatty_r>
 8007776:	b128      	cbz	r0, 8007784 <__smakebuf_r+0x70>
 8007778:	89a3      	ldrh	r3, [r4, #12]
 800777a:	f023 0303 	bic.w	r3, r3, #3
 800777e:	f043 0301 	orr.w	r3, r3, #1
 8007782:	81a3      	strh	r3, [r4, #12]
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	431d      	orrs	r5, r3
 8007788:	81a5      	strh	r5, [r4, #12]
 800778a:	e7cf      	b.n	800772c <__smakebuf_r+0x18>

0800778c <memmove>:
 800778c:	4288      	cmp	r0, r1
 800778e:	b510      	push	{r4, lr}
 8007790:	eb01 0402 	add.w	r4, r1, r2
 8007794:	d902      	bls.n	800779c <memmove+0x10>
 8007796:	4284      	cmp	r4, r0
 8007798:	4623      	mov	r3, r4
 800779a:	d807      	bhi.n	80077ac <memmove+0x20>
 800779c:	1e43      	subs	r3, r0, #1
 800779e:	42a1      	cmp	r1, r4
 80077a0:	d008      	beq.n	80077b4 <memmove+0x28>
 80077a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077aa:	e7f8      	b.n	800779e <memmove+0x12>
 80077ac:	4402      	add	r2, r0
 80077ae:	4601      	mov	r1, r0
 80077b0:	428a      	cmp	r2, r1
 80077b2:	d100      	bne.n	80077b6 <memmove+0x2a>
 80077b4:	bd10      	pop	{r4, pc}
 80077b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077be:	e7f7      	b.n	80077b0 <memmove+0x24>

080077c0 <_fstat_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	@ (80077e0 <_fstat_r+0x20>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	4611      	mov	r1, r2
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	f000 fa11 	bl	8007bf4 <_fstat>
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	d102      	bne.n	80077dc <_fstat_r+0x1c>
 80077d6:	682b      	ldr	r3, [r5, #0]
 80077d8:	b103      	cbz	r3, 80077dc <_fstat_r+0x1c>
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	20000ba0 	.word	0x20000ba0

080077e4 <_isatty_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d06      	ldr	r5, [pc, #24]	@ (8007800 <_isatty_r+0x1c>)
 80077e8:	2300      	movs	r3, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	602b      	str	r3, [r5, #0]
 80077f0:	f000 fa10 	bl	8007c14 <_isatty>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d102      	bne.n	80077fe <_isatty_r+0x1a>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	b103      	cbz	r3, 80077fe <_isatty_r+0x1a>
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	20000ba0 	.word	0x20000ba0

08007804 <__assert_func>:
 8007804:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007806:	4614      	mov	r4, r2
 8007808:	461a      	mov	r2, r3
 800780a:	4b09      	ldr	r3, [pc, #36]	@ (8007830 <__assert_func+0x2c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4605      	mov	r5, r0
 8007810:	68d8      	ldr	r0, [r3, #12]
 8007812:	b954      	cbnz	r4, 800782a <__assert_func+0x26>
 8007814:	4b07      	ldr	r3, [pc, #28]	@ (8007834 <__assert_func+0x30>)
 8007816:	461c      	mov	r4, r3
 8007818:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800781c:	9100      	str	r1, [sp, #0]
 800781e:	462b      	mov	r3, r5
 8007820:	4905      	ldr	r1, [pc, #20]	@ (8007838 <__assert_func+0x34>)
 8007822:	f000 f841 	bl	80078a8 <fiprintf>
 8007826:	f000 f851 	bl	80078cc <abort>
 800782a:	4b04      	ldr	r3, [pc, #16]	@ (800783c <__assert_func+0x38>)
 800782c:	e7f4      	b.n	8007818 <__assert_func+0x14>
 800782e:	bf00      	nop
 8007830:	200006ac 	.word	0x200006ac
 8007834:	08008536 	.word	0x08008536
 8007838:	08008508 	.word	0x08008508
 800783c:	080084fb 	.word	0x080084fb

08007840 <_calloc_r>:
 8007840:	b570      	push	{r4, r5, r6, lr}
 8007842:	fba1 5402 	umull	r5, r4, r1, r2
 8007846:	b93c      	cbnz	r4, 8007858 <_calloc_r+0x18>
 8007848:	4629      	mov	r1, r5
 800784a:	f7fd fb51 	bl	8004ef0 <_malloc_r>
 800784e:	4606      	mov	r6, r0
 8007850:	b928      	cbnz	r0, 800785e <_calloc_r+0x1e>
 8007852:	2600      	movs	r6, #0
 8007854:	4630      	mov	r0, r6
 8007856:	bd70      	pop	{r4, r5, r6, pc}
 8007858:	220c      	movs	r2, #12
 800785a:	6002      	str	r2, [r0, #0]
 800785c:	e7f9      	b.n	8007852 <_calloc_r+0x12>
 800785e:	462a      	mov	r2, r5
 8007860:	4621      	mov	r1, r4
 8007862:	f7fe fa6f 	bl	8005d44 <memset>
 8007866:	e7f5      	b.n	8007854 <_calloc_r+0x14>

08007868 <__ascii_mbtowc>:
 8007868:	b082      	sub	sp, #8
 800786a:	b901      	cbnz	r1, 800786e <__ascii_mbtowc+0x6>
 800786c:	a901      	add	r1, sp, #4
 800786e:	b142      	cbz	r2, 8007882 <__ascii_mbtowc+0x1a>
 8007870:	b14b      	cbz	r3, 8007886 <__ascii_mbtowc+0x1e>
 8007872:	7813      	ldrb	r3, [r2, #0]
 8007874:	600b      	str	r3, [r1, #0]
 8007876:	7812      	ldrb	r2, [r2, #0]
 8007878:	1e10      	subs	r0, r2, #0
 800787a:	bf18      	it	ne
 800787c:	2001      	movne	r0, #1
 800787e:	b002      	add	sp, #8
 8007880:	4770      	bx	lr
 8007882:	4610      	mov	r0, r2
 8007884:	e7fb      	b.n	800787e <__ascii_mbtowc+0x16>
 8007886:	f06f 0001 	mvn.w	r0, #1
 800788a:	e7f8      	b.n	800787e <__ascii_mbtowc+0x16>

0800788c <__ascii_wctomb>:
 800788c:	4603      	mov	r3, r0
 800788e:	4608      	mov	r0, r1
 8007890:	b141      	cbz	r1, 80078a4 <__ascii_wctomb+0x18>
 8007892:	2aff      	cmp	r2, #255	@ 0xff
 8007894:	d904      	bls.n	80078a0 <__ascii_wctomb+0x14>
 8007896:	228a      	movs	r2, #138	@ 0x8a
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800789e:	4770      	bx	lr
 80078a0:	700a      	strb	r2, [r1, #0]
 80078a2:	2001      	movs	r0, #1
 80078a4:	4770      	bx	lr
	...

080078a8 <fiprintf>:
 80078a8:	b40e      	push	{r1, r2, r3}
 80078aa:	b503      	push	{r0, r1, lr}
 80078ac:	4601      	mov	r1, r0
 80078ae:	ab03      	add	r3, sp, #12
 80078b0:	4805      	ldr	r0, [pc, #20]	@ (80078c8 <fiprintf+0x20>)
 80078b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078b6:	6800      	ldr	r0, [r0, #0]
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	f000 f837 	bl	800792c <_vfiprintf_r>
 80078be:	b002      	add	sp, #8
 80078c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078c4:	b003      	add	sp, #12
 80078c6:	4770      	bx	lr
 80078c8:	200006ac 	.word	0x200006ac

080078cc <abort>:
 80078cc:	b508      	push	{r3, lr}
 80078ce:	2006      	movs	r0, #6
 80078d0:	f000 f96c 	bl	8007bac <raise>
 80078d4:	2001      	movs	r0, #1
 80078d6:	f000 f9c5 	bl	8007c64 <_exit>

080078da <__sfputc_r>:
 80078da:	6893      	ldr	r3, [r2, #8]
 80078dc:	3b01      	subs	r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	b410      	push	{r4}
 80078e2:	6093      	str	r3, [r2, #8]
 80078e4:	da08      	bge.n	80078f8 <__sfputc_r+0x1e>
 80078e6:	6994      	ldr	r4, [r2, #24]
 80078e8:	42a3      	cmp	r3, r4
 80078ea:	db01      	blt.n	80078f0 <__sfputc_r+0x16>
 80078ec:	290a      	cmp	r1, #10
 80078ee:	d103      	bne.n	80078f8 <__sfputc_r+0x1e>
 80078f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078f4:	f7fe b991 	b.w	8005c1a <__swbuf_r>
 80078f8:	6813      	ldr	r3, [r2, #0]
 80078fa:	1c58      	adds	r0, r3, #1
 80078fc:	6010      	str	r0, [r2, #0]
 80078fe:	7019      	strb	r1, [r3, #0]
 8007900:	4608      	mov	r0, r1
 8007902:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007906:	4770      	bx	lr

08007908 <__sfputs_r>:
 8007908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790a:	4606      	mov	r6, r0
 800790c:	460f      	mov	r7, r1
 800790e:	4614      	mov	r4, r2
 8007910:	18d5      	adds	r5, r2, r3
 8007912:	42ac      	cmp	r4, r5
 8007914:	d101      	bne.n	800791a <__sfputs_r+0x12>
 8007916:	2000      	movs	r0, #0
 8007918:	e007      	b.n	800792a <__sfputs_r+0x22>
 800791a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791e:	463a      	mov	r2, r7
 8007920:	4630      	mov	r0, r6
 8007922:	f7ff ffda 	bl	80078da <__sfputc_r>
 8007926:	1c43      	adds	r3, r0, #1
 8007928:	d1f3      	bne.n	8007912 <__sfputs_r+0xa>
 800792a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800792c <_vfiprintf_r>:
 800792c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007930:	460d      	mov	r5, r1
 8007932:	b09d      	sub	sp, #116	@ 0x74
 8007934:	4614      	mov	r4, r2
 8007936:	4698      	mov	r8, r3
 8007938:	4606      	mov	r6, r0
 800793a:	b118      	cbz	r0, 8007944 <_vfiprintf_r+0x18>
 800793c:	6a03      	ldr	r3, [r0, #32]
 800793e:	b90b      	cbnz	r3, 8007944 <_vfiprintf_r+0x18>
 8007940:	f7fe f874 	bl	8005a2c <__sinit>
 8007944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007946:	07d9      	lsls	r1, r3, #31
 8007948:	d405      	bmi.n	8007956 <_vfiprintf_r+0x2a>
 800794a:	89ab      	ldrh	r3, [r5, #12]
 800794c:	059a      	lsls	r2, r3, #22
 800794e:	d402      	bmi.n	8007956 <_vfiprintf_r+0x2a>
 8007950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007952:	f7fe fa84 	bl	8005e5e <__retarget_lock_acquire_recursive>
 8007956:	89ab      	ldrh	r3, [r5, #12]
 8007958:	071b      	lsls	r3, r3, #28
 800795a:	d501      	bpl.n	8007960 <_vfiprintf_r+0x34>
 800795c:	692b      	ldr	r3, [r5, #16]
 800795e:	b99b      	cbnz	r3, 8007988 <_vfiprintf_r+0x5c>
 8007960:	4629      	mov	r1, r5
 8007962:	4630      	mov	r0, r6
 8007964:	f7fe f998 	bl	8005c98 <__swsetup_r>
 8007968:	b170      	cbz	r0, 8007988 <_vfiprintf_r+0x5c>
 800796a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800796c:	07dc      	lsls	r4, r3, #31
 800796e:	d504      	bpl.n	800797a <_vfiprintf_r+0x4e>
 8007970:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007974:	b01d      	add	sp, #116	@ 0x74
 8007976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797a:	89ab      	ldrh	r3, [r5, #12]
 800797c:	0598      	lsls	r0, r3, #22
 800797e:	d4f7      	bmi.n	8007970 <_vfiprintf_r+0x44>
 8007980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007982:	f7fe fa6d 	bl	8005e60 <__retarget_lock_release_recursive>
 8007986:	e7f3      	b.n	8007970 <_vfiprintf_r+0x44>
 8007988:	2300      	movs	r3, #0
 800798a:	9309      	str	r3, [sp, #36]	@ 0x24
 800798c:	2320      	movs	r3, #32
 800798e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007992:	f8cd 800c 	str.w	r8, [sp, #12]
 8007996:	2330      	movs	r3, #48	@ 0x30
 8007998:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b48 <_vfiprintf_r+0x21c>
 800799c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079a0:	f04f 0901 	mov.w	r9, #1
 80079a4:	4623      	mov	r3, r4
 80079a6:	469a      	mov	sl, r3
 80079a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ac:	b10a      	cbz	r2, 80079b2 <_vfiprintf_r+0x86>
 80079ae:	2a25      	cmp	r2, #37	@ 0x25
 80079b0:	d1f9      	bne.n	80079a6 <_vfiprintf_r+0x7a>
 80079b2:	ebba 0b04 	subs.w	fp, sl, r4
 80079b6:	d00b      	beq.n	80079d0 <_vfiprintf_r+0xa4>
 80079b8:	465b      	mov	r3, fp
 80079ba:	4622      	mov	r2, r4
 80079bc:	4629      	mov	r1, r5
 80079be:	4630      	mov	r0, r6
 80079c0:	f7ff ffa2 	bl	8007908 <__sfputs_r>
 80079c4:	3001      	adds	r0, #1
 80079c6:	f000 80a7 	beq.w	8007b18 <_vfiprintf_r+0x1ec>
 80079ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079cc:	445a      	add	r2, fp
 80079ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80079d0:	f89a 3000 	ldrb.w	r3, [sl]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f000 809f 	beq.w	8007b18 <_vfiprintf_r+0x1ec>
 80079da:	2300      	movs	r3, #0
 80079dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079e4:	f10a 0a01 	add.w	sl, sl, #1
 80079e8:	9304      	str	r3, [sp, #16]
 80079ea:	9307      	str	r3, [sp, #28]
 80079ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80079f2:	4654      	mov	r4, sl
 80079f4:	2205      	movs	r2, #5
 80079f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079fa:	4853      	ldr	r0, [pc, #332]	@ (8007b48 <_vfiprintf_r+0x21c>)
 80079fc:	f7f8 fc08 	bl	8000210 <memchr>
 8007a00:	9a04      	ldr	r2, [sp, #16]
 8007a02:	b9d8      	cbnz	r0, 8007a3c <_vfiprintf_r+0x110>
 8007a04:	06d1      	lsls	r1, r2, #27
 8007a06:	bf44      	itt	mi
 8007a08:	2320      	movmi	r3, #32
 8007a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a0e:	0713      	lsls	r3, r2, #28
 8007a10:	bf44      	itt	mi
 8007a12:	232b      	movmi	r3, #43	@ 0x2b
 8007a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a18:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a1e:	d015      	beq.n	8007a4c <_vfiprintf_r+0x120>
 8007a20:	9a07      	ldr	r2, [sp, #28]
 8007a22:	4654      	mov	r4, sl
 8007a24:	2000      	movs	r0, #0
 8007a26:	f04f 0c0a 	mov.w	ip, #10
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a30:	3b30      	subs	r3, #48	@ 0x30
 8007a32:	2b09      	cmp	r3, #9
 8007a34:	d94b      	bls.n	8007ace <_vfiprintf_r+0x1a2>
 8007a36:	b1b0      	cbz	r0, 8007a66 <_vfiprintf_r+0x13a>
 8007a38:	9207      	str	r2, [sp, #28]
 8007a3a:	e014      	b.n	8007a66 <_vfiprintf_r+0x13a>
 8007a3c:	eba0 0308 	sub.w	r3, r0, r8
 8007a40:	fa09 f303 	lsl.w	r3, r9, r3
 8007a44:	4313      	orrs	r3, r2
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	46a2      	mov	sl, r4
 8007a4a:	e7d2      	b.n	80079f2 <_vfiprintf_r+0xc6>
 8007a4c:	9b03      	ldr	r3, [sp, #12]
 8007a4e:	1d19      	adds	r1, r3, #4
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	9103      	str	r1, [sp, #12]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	bfbb      	ittet	lt
 8007a58:	425b      	neglt	r3, r3
 8007a5a:	f042 0202 	orrlt.w	r2, r2, #2
 8007a5e:	9307      	strge	r3, [sp, #28]
 8007a60:	9307      	strlt	r3, [sp, #28]
 8007a62:	bfb8      	it	lt
 8007a64:	9204      	strlt	r2, [sp, #16]
 8007a66:	7823      	ldrb	r3, [r4, #0]
 8007a68:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a6a:	d10a      	bne.n	8007a82 <_vfiprintf_r+0x156>
 8007a6c:	7863      	ldrb	r3, [r4, #1]
 8007a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a70:	d132      	bne.n	8007ad8 <_vfiprintf_r+0x1ac>
 8007a72:	9b03      	ldr	r3, [sp, #12]
 8007a74:	1d1a      	adds	r2, r3, #4
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	9203      	str	r2, [sp, #12]
 8007a7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a7e:	3402      	adds	r4, #2
 8007a80:	9305      	str	r3, [sp, #20]
 8007a82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b58 <_vfiprintf_r+0x22c>
 8007a86:	7821      	ldrb	r1, [r4, #0]
 8007a88:	2203      	movs	r2, #3
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	f7f8 fbc0 	bl	8000210 <memchr>
 8007a90:	b138      	cbz	r0, 8007aa2 <_vfiprintf_r+0x176>
 8007a92:	9b04      	ldr	r3, [sp, #16]
 8007a94:	eba0 000a 	sub.w	r0, r0, sl
 8007a98:	2240      	movs	r2, #64	@ 0x40
 8007a9a:	4082      	lsls	r2, r0
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	3401      	adds	r4, #1
 8007aa0:	9304      	str	r3, [sp, #16]
 8007aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa6:	4829      	ldr	r0, [pc, #164]	@ (8007b4c <_vfiprintf_r+0x220>)
 8007aa8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007aac:	2206      	movs	r2, #6
 8007aae:	f7f8 fbaf 	bl	8000210 <memchr>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d03f      	beq.n	8007b36 <_vfiprintf_r+0x20a>
 8007ab6:	4b26      	ldr	r3, [pc, #152]	@ (8007b50 <_vfiprintf_r+0x224>)
 8007ab8:	bb1b      	cbnz	r3, 8007b02 <_vfiprintf_r+0x1d6>
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	3307      	adds	r3, #7
 8007abe:	f023 0307 	bic.w	r3, r3, #7
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	9303      	str	r3, [sp, #12]
 8007ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac8:	443b      	add	r3, r7
 8007aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007acc:	e76a      	b.n	80079a4 <_vfiprintf_r+0x78>
 8007ace:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	2001      	movs	r0, #1
 8007ad6:	e7a8      	b.n	8007a2a <_vfiprintf_r+0xfe>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	3401      	adds	r4, #1
 8007adc:	9305      	str	r3, [sp, #20]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	f04f 0c0a 	mov.w	ip, #10
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aea:	3a30      	subs	r2, #48	@ 0x30
 8007aec:	2a09      	cmp	r2, #9
 8007aee:	d903      	bls.n	8007af8 <_vfiprintf_r+0x1cc>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d0c6      	beq.n	8007a82 <_vfiprintf_r+0x156>
 8007af4:	9105      	str	r1, [sp, #20]
 8007af6:	e7c4      	b.n	8007a82 <_vfiprintf_r+0x156>
 8007af8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007afc:	4604      	mov	r4, r0
 8007afe:	2301      	movs	r3, #1
 8007b00:	e7f0      	b.n	8007ae4 <_vfiprintf_r+0x1b8>
 8007b02:	ab03      	add	r3, sp, #12
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	462a      	mov	r2, r5
 8007b08:	4b12      	ldr	r3, [pc, #72]	@ (8007b54 <_vfiprintf_r+0x228>)
 8007b0a:	a904      	add	r1, sp, #16
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f7fd fb49 	bl	80051a4 <_printf_float>
 8007b12:	4607      	mov	r7, r0
 8007b14:	1c78      	adds	r0, r7, #1
 8007b16:	d1d6      	bne.n	8007ac6 <_vfiprintf_r+0x19a>
 8007b18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b1a:	07d9      	lsls	r1, r3, #31
 8007b1c:	d405      	bmi.n	8007b2a <_vfiprintf_r+0x1fe>
 8007b1e:	89ab      	ldrh	r3, [r5, #12]
 8007b20:	059a      	lsls	r2, r3, #22
 8007b22:	d402      	bmi.n	8007b2a <_vfiprintf_r+0x1fe>
 8007b24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b26:	f7fe f99b 	bl	8005e60 <__retarget_lock_release_recursive>
 8007b2a:	89ab      	ldrh	r3, [r5, #12]
 8007b2c:	065b      	lsls	r3, r3, #25
 8007b2e:	f53f af1f 	bmi.w	8007970 <_vfiprintf_r+0x44>
 8007b32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b34:	e71e      	b.n	8007974 <_vfiprintf_r+0x48>
 8007b36:	ab03      	add	r3, sp, #12
 8007b38:	9300      	str	r3, [sp, #0]
 8007b3a:	462a      	mov	r2, r5
 8007b3c:	4b05      	ldr	r3, [pc, #20]	@ (8007b54 <_vfiprintf_r+0x228>)
 8007b3e:	a904      	add	r1, sp, #16
 8007b40:	4630      	mov	r0, r6
 8007b42:	f7fd fdc7 	bl	80056d4 <_printf_i>
 8007b46:	e7e4      	b.n	8007b12 <_vfiprintf_r+0x1e6>
 8007b48:	080084e0 	.word	0x080084e0
 8007b4c:	080084ea 	.word	0x080084ea
 8007b50:	080051a5 	.word	0x080051a5
 8007b54:	08007909 	.word	0x08007909
 8007b58:	080084e6 	.word	0x080084e6

08007b5c <_raise_r>:
 8007b5c:	291f      	cmp	r1, #31
 8007b5e:	b538      	push	{r3, r4, r5, lr}
 8007b60:	4605      	mov	r5, r0
 8007b62:	460c      	mov	r4, r1
 8007b64:	d904      	bls.n	8007b70 <_raise_r+0x14>
 8007b66:	2316      	movs	r3, #22
 8007b68:	6003      	str	r3, [r0, #0]
 8007b6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b72:	b112      	cbz	r2, 8007b7a <_raise_r+0x1e>
 8007b74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b78:	b94b      	cbnz	r3, 8007b8e <_raise_r+0x32>
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f000 f830 	bl	8007be0 <_getpid_r>
 8007b80:	4622      	mov	r2, r4
 8007b82:	4601      	mov	r1, r0
 8007b84:	4628      	mov	r0, r5
 8007b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b8a:	f000 b817 	b.w	8007bbc <_kill_r>
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d00a      	beq.n	8007ba8 <_raise_r+0x4c>
 8007b92:	1c59      	adds	r1, r3, #1
 8007b94:	d103      	bne.n	8007b9e <_raise_r+0x42>
 8007b96:	2316      	movs	r3, #22
 8007b98:	6003      	str	r3, [r0, #0]
 8007b9a:	2001      	movs	r0, #1
 8007b9c:	e7e7      	b.n	8007b6e <_raise_r+0x12>
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	4798      	blx	r3
 8007ba8:	2000      	movs	r0, #0
 8007baa:	e7e0      	b.n	8007b6e <_raise_r+0x12>

08007bac <raise>:
 8007bac:	4b02      	ldr	r3, [pc, #8]	@ (8007bb8 <raise+0xc>)
 8007bae:	4601      	mov	r1, r0
 8007bb0:	6818      	ldr	r0, [r3, #0]
 8007bb2:	f7ff bfd3 	b.w	8007b5c <_raise_r>
 8007bb6:	bf00      	nop
 8007bb8:	200006ac 	.word	0x200006ac

08007bbc <_kill_r>:
 8007bbc:	b538      	push	{r3, r4, r5, lr}
 8007bbe:	4d07      	ldr	r5, [pc, #28]	@ (8007bdc <_kill_r+0x20>)
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	4608      	mov	r0, r1
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	602b      	str	r3, [r5, #0]
 8007bca:	f000 f82b 	bl	8007c24 <_kill>
 8007bce:	1c43      	adds	r3, r0, #1
 8007bd0:	d102      	bne.n	8007bd8 <_kill_r+0x1c>
 8007bd2:	682b      	ldr	r3, [r5, #0]
 8007bd4:	b103      	cbz	r3, 8007bd8 <_kill_r+0x1c>
 8007bd6:	6023      	str	r3, [r4, #0]
 8007bd8:	bd38      	pop	{r3, r4, r5, pc}
 8007bda:	bf00      	nop
 8007bdc:	20000ba0 	.word	0x20000ba0

08007be0 <_getpid_r>:
 8007be0:	f000 b810 	b.w	8007c04 <_getpid>

08007be4 <_close>:
 8007be4:	4b02      	ldr	r3, [pc, #8]	@ (8007bf0 <_close+0xc>)
 8007be6:	2258      	movs	r2, #88	@ 0x58
 8007be8:	601a      	str	r2, [r3, #0]
 8007bea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bee:	4770      	bx	lr
 8007bf0:	20000ba0 	.word	0x20000ba0

08007bf4 <_fstat>:
 8007bf4:	4b02      	ldr	r3, [pc, #8]	@ (8007c00 <_fstat+0xc>)
 8007bf6:	2258      	movs	r2, #88	@ 0x58
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bfe:	4770      	bx	lr
 8007c00:	20000ba0 	.word	0x20000ba0

08007c04 <_getpid>:
 8007c04:	4b02      	ldr	r3, [pc, #8]	@ (8007c10 <_getpid+0xc>)
 8007c06:	2258      	movs	r2, #88	@ 0x58
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c0e:	4770      	bx	lr
 8007c10:	20000ba0 	.word	0x20000ba0

08007c14 <_isatty>:
 8007c14:	4b02      	ldr	r3, [pc, #8]	@ (8007c20 <_isatty+0xc>)
 8007c16:	2258      	movs	r2, #88	@ 0x58
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	20000ba0 	.word	0x20000ba0

08007c24 <_kill>:
 8007c24:	4b02      	ldr	r3, [pc, #8]	@ (8007c30 <_kill+0xc>)
 8007c26:	2258      	movs	r2, #88	@ 0x58
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c2e:	4770      	bx	lr
 8007c30:	20000ba0 	.word	0x20000ba0

08007c34 <_lseek>:
 8007c34:	4b02      	ldr	r3, [pc, #8]	@ (8007c40 <_lseek+0xc>)
 8007c36:	2258      	movs	r2, #88	@ 0x58
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c3e:	4770      	bx	lr
 8007c40:	20000ba0 	.word	0x20000ba0

08007c44 <_read>:
 8007c44:	4b02      	ldr	r3, [pc, #8]	@ (8007c50 <_read+0xc>)
 8007c46:	2258      	movs	r2, #88	@ 0x58
 8007c48:	601a      	str	r2, [r3, #0]
 8007c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c4e:	4770      	bx	lr
 8007c50:	20000ba0 	.word	0x20000ba0

08007c54 <_write>:
 8007c54:	4b02      	ldr	r3, [pc, #8]	@ (8007c60 <_write+0xc>)
 8007c56:	2258      	movs	r2, #88	@ 0x58
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c5e:	4770      	bx	lr
 8007c60:	20000ba0 	.word	0x20000ba0

08007c64 <_exit>:
 8007c64:	e7fe      	b.n	8007c64 <_exit>
	...

08007c68 <_init>:
 8007c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6a:	bf00      	nop
 8007c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6e:	bc08      	pop	{r3}
 8007c70:	469e      	mov	lr, r3
 8007c72:	4770      	bx	lr

08007c74 <_fini>:
 8007c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c76:	bf00      	nop
 8007c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c7a:	bc08      	pop	{r3}
 8007c7c:	469e      	mov	lr, r3
 8007c7e:	4770      	bx	lr
