Details:
About the verilog file: 
	Location: ./verilog
	About: Sample contains an openMSP file. Add the verilog file here.
Steps: Add the location of files in the design_details csv file.
Run commands:
./timing_check <design_details.csv>
Results logged in: ./OutputDirectory

