

================================================================
== Vivado HLS Report for 'aes_mixColumns'
================================================================
* Date:           Tue Oct 30 16:29:51 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|      4.38|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  101|  101|  101|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- mix     |  100|  100|        25|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    491|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    287|
|Register         |        -|      -|     239|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     239|    778|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_259_p2         |     +    |      0|  0|  15|           3|           5|
    |sum1_fu_206_p2        |     +    |      0|  0|  39|          32|          32|
    |sum2_fu_227_p2        |     +    |      0|  0|  39|          32|          32|
    |sum3_fu_248_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_fu_185_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_196_p2       |    or    |      0|  0|  11|           4|           1|
    |tmp_3_fu_217_p2       |    or    |      0|  0|  11|           4|           2|
    |tmp_4_fu_238_p2       |    or    |      0|  0|  11|           4|           2|
    |tmp_4_i1_fu_339_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i2_fu_382_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i3_fu_425_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i_fu_296_p3     |  select  |      0|  0|   8|           1|           8|
    |e_fu_273_p2           |    xor   |      0|  0|  15|           8|           8|
    |tmp1_fu_304_p2        |    xor   |      0|  0|  15|           8|           8|
    |tmp2_fu_347_p2        |    xor   |      0|  0|  15|           8|           8|
    |tmp3_fu_390_p2        |    xor   |      0|  0|  15|           8|           8|
    |tmp_1_fu_396_p2       |    xor   |      0|  0|  15|           8|           8|
    |tmp_2_i1_fu_333_p2    |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i2_fu_376_p2    |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i3_fu_419_p2    |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i_fu_290_p2     |    xor   |      0|  0|  15|           8|           5|
    |tmp_5_fu_353_p2       |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_fu_269_p2       |    xor   |      0|  0|  15|           8|           8|
    |tmp_7_fu_433_p2       |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_fu_310_p2       |    xor   |      0|  0|  15|           8|           8|
    |x_assign_1_fu_315_p2  |    xor   |      0|  0|  15|           8|           8|
    |x_assign_2_fu_358_p2  |    xor   |      0|  0|  15|           8|           8|
    |x_assign_3_fu_401_p2  |    xor   |      0|  0|  15|           8|           8|
    |x_assign_fu_265_p2    |    xor   |      0|  0|  15|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 491|         283|         294|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  125|         27|    1|         27|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |    9|          2|    1|          2|
    |buf_r_blk_n_AR                      |    9|          2|    1|          2|
    |buf_r_blk_n_AW                      |    9|          2|    1|          2|
    |buf_r_blk_n_B                       |    9|          2|    1|          2|
    |buf_r_blk_n_R                       |    9|          2|    1|          2|
    |buf_r_blk_n_W                       |    9|          2|    1|          2|
    |i_reg_158                           |    9|          2|    5|         10|
    |m_axi_buf_r_ARADDR                  |   27|          5|   32|        160|
    |m_axi_buf_r_AWADDR                  |   27|          5|   32|        160|
    |m_axi_buf_r_WDATA                   |   27|          5|    8|         40|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  287|         60|   86|        413|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_reg_483                           |   8|   0|    8|          0|
    |ap_CS_fsm                           |  26|   0|   26|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |   1|   0|    1|          0|
    |b_reg_490                           |   8|   0|    8|          0|
    |buf_addr_12_reg_457                 |  32|   0|   32|          0|
    |buf_addr_13_reg_464                 |  32|   0|   32|          0|
    |buf_addr_14_reg_471                 |  32|   0|   32|          0|
    |buf_addr_reg_450                    |  32|   0|   32|          0|
    |c_reg_497                           |   8|   0|    8|          0|
    |d_reg_505                           |   8|   0|    8|          0|
    |i_3_reg_478                         |   5|   0|    5|          0|
    |i_reg_158                           |   5|   0|    5|          0|
    |tmp_1_reg_529                       |   8|   0|    8|          0|
    |tmp_5_reg_524                       |   8|   0|    8|          0|
    |tmp_7_reg_534                       |   8|   0|    8|          0|
    |tmp_9_reg_519                       |   8|   0|    8|          0|
    |x_assign_reg_512                    |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 239|   0|  239|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_start              |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_done               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_idle               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_ready              | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|buf_offset            |  in |   32|   ap_none  |   buf_offset   |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_27 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str10, [7 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: buf_offset_read (4)  [1/1] 0.00ns
:1  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

ST_1: StgValue_29 (5)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:2  br label %1


 <State 2>: 2.55ns
ST_2: i (7)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_3, %2 ]

ST_2: tmp (8)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty (9)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: StgValue_33 (10)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:3  br i1 %tmp, label %3, label %2

ST_2: tmp_s (13)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:1  %tmp_s = zext i5 %i to i32

ST_2: tmp_8 (14)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:2  %tmp_8 = trunc i5 %i to i4

ST_2: sum (15)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:3  %sum = add i32 %buf_offset_read, %tmp_s

ST_2: buf_addr (16)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:4  %buf_addr = getelementptr i8* %buf_r, i32 %sum

ST_2: tmp_2 (19)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum1)
:7  %tmp_2 = or i4 %tmp_8, 1

ST_2: tmp_2_cast (20)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum1)
:8  %tmp_2_cast = zext i4 %tmp_2 to i32

ST_2: sum1 (21)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:9  %sum1 = add i32 %buf_offset_read, %tmp_2_cast

ST_2: buf_addr_12 (22)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:10  %buf_addr_12 = getelementptr i8* %buf_r, i32 %sum1

ST_2: tmp_3 (25)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum2)
:13  %tmp_3 = or i4 %tmp_8, 2

ST_2: tmp_3_cast (26)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum2)
:14  %tmp_3_cast = zext i4 %tmp_3 to i32

ST_2: sum2 (27)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:15  %sum2 = add i32 %buf_offset_read, %tmp_3_cast

ST_2: buf_addr_13 (28)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:16  %buf_addr_13 = getelementptr i8* %buf_r, i32 %sum2

ST_2: tmp_4 (31)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum3)
:19  %tmp_4 = or i4 %tmp_8, 3

ST_2: tmp_4_cast (32)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum3)
:20  %tmp_4_cast = zext i4 %tmp_4 to i32

ST_2: sum3 (33)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:21  %sum3 = add i32 %buf_offset_read, %tmp_4_cast

ST_2: buf_addr_14 (34)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:22  %buf_addr_14 = getelementptr i8* %buf_r, i32 %sum3

ST_2: i_3 (78)  [1/1] 1.78ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:66  %i_3 = add i5 4, %i

ST_2: StgValue_51 (81)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:255
:0  ret void


 <State 3>: 4.38ns
ST_3: a_req (17)  [7/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 4>: 4.38ns
ST_4: a_req (17)  [6/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_4: b_req (23)  [7/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)


 <State 5>: 4.38ns
ST_5: a_req (17)  [5/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_5: b_req (23)  [6/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_5: c_req (29)  [7/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)


 <State 6>: 4.38ns
ST_6: a_req (17)  [4/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_6: b_req (23)  [5/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_6: c_req (29)  [6/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_6: d_req (35)  [7/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 7>: 4.38ns
ST_7: a_req (17)  [3/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_7: b_req (23)  [4/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_7: c_req (29)  [5/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_7: d_req (35)  [6/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 8>: 4.38ns
ST_8: a_req (17)  [2/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_8: b_req (23)  [3/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_8: c_req (29)  [4/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_8: d_req (35)  [5/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 9>: 4.38ns
ST_9: a_req (17)  [1/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_9: b_req (23)  [2/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_9: c_req (29)  [3/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_9: d_req (35)  [4/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 10>: 4.38ns
ST_10: a (18)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:6  %a = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr)

ST_10: b_req (23)  [1/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:11  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_12, i32 1)

ST_10: c_req (29)  [2/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_10: d_req (35)  [3/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 11>: 4.38ns
ST_11: b (24)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:12  %b = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_12)

ST_11: c_req (29)  [1/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:17  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_13, i32 1)

ST_11: d_req (35)  [2/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 12>: 4.38ns
ST_12: c (30)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:18  %c = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_13)

ST_12: d_req (35)  [1/7] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:23  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 13>: 4.38ns
ST_13: d (36)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:24  %d = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_14)

ST_13: x_assign (37)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:25  %x_assign = xor i8 %b, %a


 <State 14>: 4.38ns
ST_14: tmp_6 (38)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:26  %tmp_6 = xor i8 %c, %x_assign

ST_14: e (39)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:27  %e = xor i8 %d, %tmp_6

ST_14: tmp_10 (40)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:28  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign, i32 7)

ST_14: tmp_11 (41)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:29  %tmp_11 = shl i8 %x_assign, 1

ST_14: tmp_2_i (42)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:30  %tmp_2_i = xor i8 %tmp_11, 27

ST_14: tmp_4_i (43)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:31  %tmp_4_i = select i1 %tmp_10, i8 %tmp_2_i, i8 %tmp_11

ST_14: tmp1 (44)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:32  %tmp1 = xor i8 %tmp_4_i, %e

ST_14: tmp_9 (45)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (out node of the LUT)
:33  %tmp_9 = xor i8 %tmp1, %a

ST_14: buf_addr_req (46)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:34  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_14: x_assign_1 (49)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:37  %x_assign_1 = xor i8 %c, %b

ST_14: tmp_12 (50)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:38  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1, i32 7)

ST_14: tmp_13 (51)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %tmp_13 = shl i8 %x_assign_1, 1

ST_14: tmp_2_i1 (52)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:40  %tmp_2_i1 = xor i8 %tmp_13, 27

ST_14: tmp_4_i1 (53)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:41  %tmp_4_i1 = select i1 %tmp_12, i8 %tmp_2_i1, i8 %tmp_13

ST_14: tmp2 (54)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:42  %tmp2 = xor i8 %tmp_4_i1, %e

ST_14: tmp_5 (55)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (out node of the LUT)
:43  %tmp_5 = xor i8 %tmp2, %b

ST_14: x_assign_2 (59)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:47  %x_assign_2 = xor i8 %d, %c

ST_14: tmp_14 (60)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_1)
:48  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2, i32 7)

ST_14: tmp_15 (61)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:49  %tmp_15 = shl i8 %x_assign_2, 1

ST_14: tmp_2_i2 (62)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_1)
:50  %tmp_2_i2 = xor i8 %tmp_15, 27

ST_14: tmp_4_i2 (63)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_1)
:51  %tmp_4_i2 = select i1 %tmp_14, i8 %tmp_2_i2, i8 %tmp_15

ST_14: tmp3 (64)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_1)
:52  %tmp3 = xor i8 %tmp_4_i2, %e

ST_14: tmp_1 (65)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (out node of the LUT)
:53  %tmp_1 = xor i8 %tmp3, %c

ST_14: x_assign_3 (69)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:57  %x_assign_3 = xor i8 %d, %a

ST_14: tmp_16 (70)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:58  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3, i32 7)

ST_14: tmp_17 (71)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %tmp_17 = shl i8 %x_assign_3, 1

ST_14: tmp_2_i3 (72)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:60  %tmp_2_i3 = xor i8 %tmp_17, 27

ST_14: tmp_4_i3 (73)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:61  %tmp_4_i3 = select i1 %tmp_16, i8 %tmp_2_i3, i8 %tmp_17

ST_14: tmp_7 (74)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (out node of the LUT)
:62  %tmp_7 = xor i8 %tmp_4_i3, %tmp_6


 <State 15>: 4.38ns
ST_15: StgValue_114 (47)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:35  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr, i8 %tmp_9, i1 true)


 <State 16>: 4.38ns
ST_16: buf_addr_resp (48)  [5/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:36  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_16: buf_addr_12_req (56)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:44  %buf_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_12, i32 1)


 <State 17>: 4.38ns
ST_17: buf_addr_resp (48)  [4/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:36  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_17: StgValue_118 (57)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:45  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_12, i8 %tmp_5, i1 true)


 <State 18>: 4.38ns
ST_18: buf_addr_resp (48)  [3/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:36  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_18: buf_addr_12_resp (58)  [5/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:46  %buf_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_12)

ST_18: buf_addr_13_req (66)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:54  %buf_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_13, i32 1)


 <State 19>: 4.38ns
ST_19: buf_addr_resp (48)  [2/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:36  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_19: buf_addr_12_resp (58)  [4/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:46  %buf_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_12)

ST_19: StgValue_124 (67)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:55  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_13, i8 %tmp_1, i1 true)


 <State 20>: 4.38ns
ST_20: buf_addr_resp (48)  [1/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:36  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_20: buf_addr_12_resp (58)  [3/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:46  %buf_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_12)

ST_20: buf_addr_13_resp (68)  [5/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:56  %buf_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_13)

ST_20: buf_addr_14_req (75)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:63  %buf_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_14, i32 1)


 <State 21>: 4.38ns
ST_21: buf_addr_12_resp (58)  [2/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:46  %buf_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_12)

ST_21: buf_addr_13_resp (68)  [4/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:56  %buf_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_13)

ST_21: StgValue_131 (76)  [1/1] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:64  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_14, i8 %tmp_7, i1 true)


 <State 22>: 4.38ns
ST_22: buf_addr_12_resp (58)  [1/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:46  %buf_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_12)

ST_22: buf_addr_13_resp (68)  [3/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:56  %buf_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_13)

ST_22: buf_addr_14_resp (77)  [5/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:65  %buf_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_14)


 <State 23>: 4.38ns
ST_23: buf_addr_13_resp (68)  [2/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:56  %buf_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_13)

ST_23: buf_addr_14_resp (77)  [4/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:65  %buf_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_14)


 <State 24>: 4.38ns
ST_24: buf_addr_13_resp (68)  [1/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:56  %buf_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_13)

ST_24: buf_addr_14_resp (77)  [3/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:65  %buf_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_14)


 <State 25>: 4.38ns
ST_25: buf_addr_14_resp (77)  [2/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:65  %buf_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_14)


 <State 26>: 4.38ns
ST_26: StgValue_140 (12)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:244
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_26: buf_addr_14_resp (77)  [1/5] 4.38ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:65  %buf_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_14)

ST_26: StgValue_142 (79)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:67  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buf_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_27      (specinterface    ) [ 000000000000000000000000000]
buf_offset_read  (read             ) [ 001111111111111111111111111]
StgValue_29      (br               ) [ 011111111111111111111111111]
i                (phi              ) [ 001000000000000000000000000]
tmp              (bitselect        ) [ 001111111111111111111111111]
empty            (speclooptripcount) [ 000000000000000000000000000]
StgValue_33      (br               ) [ 000000000000000000000000000]
tmp_s            (zext             ) [ 000000000000000000000000000]
tmp_8            (trunc            ) [ 000000000000000000000000000]
sum              (add              ) [ 000000000000000000000000000]
buf_addr         (getelementptr    ) [ 000111111111111111111000000]
tmp_2            (or               ) [ 000000000000000000000000000]
tmp_2_cast       (zext             ) [ 000000000000000000000000000]
sum1             (add              ) [ 000000000000000000000000000]
buf_addr_12      (getelementptr    ) [ 000111111111111111111110000]
tmp_3            (or               ) [ 000000000000000000000000000]
tmp_3_cast       (zext             ) [ 000000000000000000000000000]
sum2             (add              ) [ 000000000000000000000000000]
buf_addr_13      (getelementptr    ) [ 000111111111111111111111100]
tmp_4            (or               ) [ 000000000000000000000000000]
tmp_4_cast       (zext             ) [ 000000000000000000000000000]
sum3             (add              ) [ 000000000000000000000000000]
buf_addr_14      (getelementptr    ) [ 000111111111111111111111111]
i_3              (add              ) [ 011111111111111111111111111]
StgValue_51      (ret              ) [ 000000000000000000000000000]
a_req            (readreq          ) [ 000000000000000000000000000]
a                (read             ) [ 000000000001111000000000000]
b_req            (readreq          ) [ 000000000000000000000000000]
b                (read             ) [ 000000000000111000000000000]
c_req            (readreq          ) [ 000000000000000000000000000]
c                (read             ) [ 000000000000011000000000000]
d_req            (readreq          ) [ 000000000000000000000000000]
d                (read             ) [ 000000000000001000000000000]
x_assign         (xor              ) [ 000000000000001000000000000]
tmp_6            (xor              ) [ 000000000000000000000000000]
e                (xor              ) [ 000000000000000000000000000]
tmp_10           (bitselect        ) [ 000000000000000000000000000]
tmp_11           (shl              ) [ 000000000000000000000000000]
tmp_2_i          (xor              ) [ 000000000000000000000000000]
tmp_4_i          (select           ) [ 000000000000000000000000000]
tmp1             (xor              ) [ 000000000000000000000000000]
tmp_9            (xor              ) [ 000000000000000100000000000]
buf_addr_req     (writereq         ) [ 000000000000000000000000000]
x_assign_1       (xor              ) [ 000000000000000000000000000]
tmp_12           (bitselect        ) [ 000000000000000000000000000]
tmp_13           (shl              ) [ 000000000000000000000000000]
tmp_2_i1         (xor              ) [ 000000000000000000000000000]
tmp_4_i1         (select           ) [ 000000000000000000000000000]
tmp2             (xor              ) [ 000000000000000000000000000]
tmp_5            (xor              ) [ 000000000000000111000000000]
x_assign_2       (xor              ) [ 000000000000000000000000000]
tmp_14           (bitselect        ) [ 000000000000000000000000000]
tmp_15           (shl              ) [ 000000000000000000000000000]
tmp_2_i2         (xor              ) [ 000000000000000000000000000]
tmp_4_i2         (select           ) [ 000000000000000000000000000]
tmp3             (xor              ) [ 000000000000000000000000000]
tmp_1            (xor              ) [ 000000000000000111110000000]
x_assign_3       (xor              ) [ 000000000000000000000000000]
tmp_16           (bitselect        ) [ 000000000000000000000000000]
tmp_17           (shl              ) [ 000000000000000000000000000]
tmp_2_i3         (xor              ) [ 000000000000000000000000000]
tmp_4_i3         (select           ) [ 000000000000000000000000000]
tmp_7            (xor              ) [ 000000000000000111111100000]
StgValue_114     (write            ) [ 000000000000000000000000000]
buf_addr_12_req  (writereq         ) [ 000000000000000000000000000]
StgValue_118     (write            ) [ 000000000000000000000000000]
buf_addr_13_req  (writereq         ) [ 000000000000000000000000000]
StgValue_124     (write            ) [ 000000000000000000000000000]
buf_addr_resp    (writeresp        ) [ 000000000000000000000000000]
buf_addr_14_req  (writereq         ) [ 000000000000000000000000000]
StgValue_131     (write            ) [ 000000000000000000000000000]
buf_addr_12_resp (writeresp        ) [ 000000000000000000000000000]
buf_addr_13_resp (writeresp        ) [ 000000000000000000000000000]
StgValue_140     (specloopname     ) [ 000000000000000000000000000]
buf_addr_14_resp (writeresp        ) [ 000000000000000000000000000]
StgValue_142     (br               ) [ 011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="buf_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_writeresp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="1"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="a_req/3 buf_addr_req/14 buf_addr_resp/16 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_writeresp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="b_req/4 buf_addr_12_req/16 buf_addr_12_resp/18 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_writeresp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="3"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="c_req/5 buf_addr_13_req/18 buf_addr_13_resp/20 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_writeresp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="4"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="d_req/6 buf_addr_14_req/20 buf_addr_14_resp/22 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="8"/>
<pin id="101" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="b_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="9"/>
<pin id="106" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="c_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="10"/>
<pin id="111" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="d_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="11"/>
<pin id="116" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="StgValue_114_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="13"/>
<pin id="122" dir="0" index="2" bw="8" slack="1"/>
<pin id="123" dir="0" index="3" bw="1" slack="0"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_114/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_118_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="15"/>
<pin id="132" dir="0" index="2" bw="8" slack="3"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_118/17 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_124_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="17"/>
<pin id="142" dir="0" index="2" bw="8" slack="5"/>
<pin id="143" dir="0" index="3" bw="1" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/19 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_131_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="19"/>
<pin id="152" dir="0" index="2" bw="8" slack="7"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/21 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sum_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_2_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="buf_addr_12_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_3_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buf_addr_13_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_13/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sum3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="buf_addr_14_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_14/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_assign_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2"/>
<pin id="267" dir="0" index="1" bw="8" slack="3"/>
<pin id="268" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="0" index="1" bw="8" slack="1"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="e_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="e/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="1"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_11_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_2_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_4_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_9_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="4"/>
<pin id="313" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="315" class="1004" name="x_assign_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2"/>
<pin id="317" dir="0" index="1" bw="8" slack="3"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_1/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_12_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_13_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_2_i1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i1/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_4_i1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i1/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="3"/>
<pin id="356" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="358" class="1004" name="x_assign_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="0" index="1" bw="8" slack="2"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_2/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_14_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_i2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i2/14 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_4_i2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i2/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2"/>
<pin id="399" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="x_assign_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="0" index="1" bw="8" slack="4"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_3/14 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_16_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_17_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_2_i3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i3/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_4_i3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="8" slack="0"/>
<pin id="429" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i3/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="439" class="1005" name="buf_offset_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_offset_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="buf_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="buf_addr_12_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_12 "/>
</bind>
</comp>

<comp id="464" class="1005" name="buf_addr_13_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="3"/>
<pin id="466" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr_13 "/>
</bind>
</comp>

<comp id="471" class="1005" name="buf_addr_14_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="4"/>
<pin id="473" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_addr_14 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="a_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="3"/>
<pin id="485" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="490" class="1005" name="b_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="497" class="1005" name="c_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="505" class="1005" name="d_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="512" class="1005" name="x_assign_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_9_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="3"/>
<pin id="526" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="5"/>
<pin id="531" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_7_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="7"/>
<pin id="536" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="162" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="162" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="162" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="181" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="181" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="162" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="278" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="285" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="273" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="319" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="273" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="358" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="362" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="370" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="273" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="405" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="413" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="269" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="64" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="453"><net_src comp="190" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="460"><net_src comp="211" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="467"><net_src comp="232" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="474"><net_src comp="253" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="481"><net_src comp="259" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="486"><net_src comp="98" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="493"><net_src comp="103" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="500"><net_src comp="108" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="508"><net_src comp="113" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="515"><net_src comp="265" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="522"><net_src comp="310" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="527"><net_src comp="353" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="532"><net_src comp="396" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="537"><net_src comp="433" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {14 15 16 17 18 19 20 21 22 23 24 25 26 }
 - Input state : 
	Port: aes_mixColumns : buf_r | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: aes_mixColumns : buf_offset | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_33 : 2
		tmp_s : 1
		tmp_8 : 1
		sum : 2
		buf_addr : 3
		tmp_2 : 2
		tmp_2_cast : 2
		sum1 : 3
		buf_addr_12 : 4
		tmp_3 : 2
		tmp_3_cast : 2
		sum2 : 3
		buf_addr_13 : 4
		tmp_4 : 2
		tmp_4_cast : 2
		sum3 : 3
		buf_addr_14 : 4
		i_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp1 : 1
		tmp_9 : 1
		tmp2 : 1
		tmp_5 : 1
		tmp3 : 1
		tmp_1 : 1
		tmp_7 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       x_assign_fu_265      |    0    |    15   |
|          |        tmp_6_fu_269        |    0    |    15   |
|          |          e_fu_273          |    0    |    15   |
|          |       tmp_2_i_fu_290       |    0    |    15   |
|          |         tmp1_fu_304        |    0    |    15   |
|          |        tmp_9_fu_310        |    0    |    15   |
|          |      x_assign_1_fu_315     |    0    |    15   |
|          |       tmp_2_i1_fu_333      |    0    |    15   |
|    xor   |         tmp2_fu_347        |    0    |    15   |
|          |        tmp_5_fu_353        |    0    |    15   |
|          |      x_assign_2_fu_358     |    0    |    15   |
|          |       tmp_2_i2_fu_376      |    0    |    15   |
|          |         tmp3_fu_390        |    0    |    15   |
|          |        tmp_1_fu_396        |    0    |    15   |
|          |      x_assign_3_fu_401     |    0    |    15   |
|          |       tmp_2_i3_fu_419      |    0    |    15   |
|          |        tmp_7_fu_433        |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |         sum_fu_185         |    0    |    39   |
|          |         sum1_fu_206        |    0    |    39   |
|    add   |         sum2_fu_227        |    0    |    39   |
|          |         sum3_fu_248        |    0    |    39   |
|          |         i_3_fu_259         |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |       tmp_4_i_fu_296       |    0    |    8    |
|  select  |       tmp_4_i1_fu_339      |    0    |    8    |
|          |       tmp_4_i2_fu_382      |    0    |    8    |
|          |       tmp_4_i3_fu_425      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          | buf_offset_read_read_fu_64 |    0    |    0    |
|          |        a_read_fu_98        |    0    |    0    |
|   read   |        b_read_fu_103       |    0    |    0    |
|          |        c_read_fu_108       |    0    |    0    |
|          |        d_read_fu_113       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     grp_writeresp_fu_70    |    0    |    0    |
| writeresp|     grp_writeresp_fu_77    |    0    |    0    |
|          |     grp_writeresp_fu_84    |    0    |    0    |
|          |     grp_writeresp_fu_91    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  StgValue_114_write_fu_119 |    0    |    0    |
|   write  |  StgValue_118_write_fu_129 |    0    |    0    |
|          |  StgValue_124_write_fu_139 |    0    |    0    |
|          |  StgValue_131_write_fu_149 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_169         |    0    |    0    |
|          |        tmp_10_fu_278       |    0    |    0    |
| bitselect|        tmp_12_fu_319       |    0    |    0    |
|          |        tmp_14_fu_362       |    0    |    0    |
|          |        tmp_16_fu_405       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_177        |    0    |    0    |
|   zext   |      tmp_2_cast_fu_202     |    0    |    0    |
|          |      tmp_3_cast_fu_223     |    0    |    0    |
|          |      tmp_4_cast_fu_244     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_8_fu_181        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_2_fu_196        |    0    |    0    |
|    or    |        tmp_3_fu_217        |    0    |    0    |
|          |        tmp_4_fu_238        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_11_fu_285       |    0    |    0    |
|    shl   |        tmp_13_fu_327       |    0    |    0    |
|          |        tmp_15_fu_370       |    0    |    0    |
|          |        tmp_17_fu_413       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   458   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       a_reg_483       |    8   |
|       b_reg_490       |    8   |
|  buf_addr_12_reg_457  |    8   |
|  buf_addr_13_reg_464  |    8   |
|  buf_addr_14_reg_471  |    8   |
|    buf_addr_reg_450   |    8   |
|buf_offset_read_reg_439|   32   |
|       c_reg_497       |    8   |
|       d_reg_505       |    8   |
|      i_3_reg_478      |    5   |
|       i_reg_158       |    5   |
|     tmp_1_reg_529     |    8   |
|     tmp_5_reg_524     |    8   |
|     tmp_7_reg_534     |    8   |
|     tmp_9_reg_519     |    8   |
|    x_assign_reg_512   |    8   |
+-----------------------+--------+
|         Total         |   146  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_70 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_77 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_84 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_91 |  p0  |   3  |   1  |    3   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |   12   ||  7.259  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   458  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |    -   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   146  |   458  |
+-----------+--------+--------+--------+
