#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12ce60b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ce593a0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12ce74f80_0 .net "active", 0 0, v0x12ce734e0_0;  1 drivers
v0x12ce75010_0 .var "clk", 0 0;
v0x12ce750a0_0 .var "clk_enable", 0 0;
v0x12ce75130_0 .net "data_address", 31 0, L_0x12ce78930;  1 drivers
v0x12ce751c0_0 .net "data_read", 0 0, L_0x12ce77570;  1 drivers
v0x12ce75290_0 .var "data_readdata", 31 0;
v0x12ce75320_0 .net "data_write", 0 0, L_0x12ce77500;  1 drivers
v0x12ce753d0_0 .net "data_writedata", 31 0, L_0x12ce782e0;  1 drivers
v0x12ce75480_0 .net "instr_address", 31 0, L_0x12ce79b50;  1 drivers
v0x12ce755b0_0 .var "instr_readdata", 31 0;
v0x12ce75640_0 .net "register_v0", 31 0, L_0x12ce78270;  1 drivers
v0x12ce75710_0 .var "reset", 0 0;
S_0x12ce46bb0 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x12ce593a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12ce77500 .functor BUFZ 1, L_0x12ce77090, C4<0>, C4<0>, C4<0>;
L_0x12ce77570 .functor BUFZ 1, L_0x12ce76ff0, C4<0>, C4<0>, C4<0>;
L_0x12ce77c60 .functor BUFZ 1, L_0x12ce76ec0, C4<0>, C4<0>, C4<0>;
L_0x12ce782e0 .functor BUFZ 32, L_0x12ce78180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce78470 .functor BUFZ 32, L_0x12ce77ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce78930 .functor BUFZ 32, v0x12ce6ee90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce790f0 .functor OR 1, L_0x12ce78d90, L_0x12ce79010, C4<0>, C4<0>;
L_0x12ce79920 .functor OR 1, L_0x12ce796b0, L_0x12ce794d0, C4<0>, C4<0>;
L_0x12ce79a10 .functor AND 1, L_0x12ce79390, L_0x12ce79920, C4<1>, C4<1>;
L_0x12ce79b50 .functor BUFZ 32, v0x12ce70b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce722c0_0 .net *"_ivl_11", 4 0, L_0x12ce77860;  1 drivers
v0x12ce72350_0 .net *"_ivl_13", 4 0, L_0x12ce77900;  1 drivers
L_0x130078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce723e0_0 .net/2u *"_ivl_26", 15 0, L_0x130078208;  1 drivers
v0x12ce72470_0 .net *"_ivl_29", 15 0, L_0x12ce78520;  1 drivers
L_0x130078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ce72500_0 .net/2u *"_ivl_36", 31 0, L_0x130078298;  1 drivers
v0x12ce725b0_0 .net *"_ivl_40", 31 0, L_0x12ce78c40;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce72660_0 .net *"_ivl_43", 25 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12ce72710_0 .net/2u *"_ivl_44", 31 0, L_0x130078328;  1 drivers
v0x12ce727c0_0 .net *"_ivl_46", 0 0, L_0x12ce78d90;  1 drivers
v0x12ce728d0_0 .net *"_ivl_48", 31 0, L_0x12ce78e70;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce72970_0 .net *"_ivl_51", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12ce72a20_0 .net/2u *"_ivl_52", 31 0, L_0x1300783b8;  1 drivers
v0x12ce72ad0_0 .net *"_ivl_54", 0 0, L_0x12ce79010;  1 drivers
v0x12ce72b70_0 .net *"_ivl_58", 31 0, L_0x12ce79220;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce72c20_0 .net *"_ivl_61", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce72cd0_0 .net/2u *"_ivl_62", 31 0, L_0x130078448;  1 drivers
v0x12ce72d80_0 .net *"_ivl_64", 0 0, L_0x12ce79390;  1 drivers
v0x12ce72f10_0 .net *"_ivl_66", 31 0, L_0x12ce79430;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce72fa0_0 .net *"_ivl_69", 25 0, L_0x130078490;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12ce73040_0 .net/2u *"_ivl_70", 31 0, L_0x1300784d8;  1 drivers
v0x12ce730f0_0 .net *"_ivl_72", 0 0, L_0x12ce796b0;  1 drivers
v0x12ce73190_0 .net *"_ivl_74", 31 0, L_0x12ce79750;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce73240_0 .net *"_ivl_77", 25 0, L_0x130078520;  1 drivers
L_0x130078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12ce732f0_0 .net/2u *"_ivl_78", 31 0, L_0x130078568;  1 drivers
v0x12ce733a0_0 .net *"_ivl_80", 0 0, L_0x12ce794d0;  1 drivers
v0x12ce73440_0 .net *"_ivl_83", 0 0, L_0x12ce79920;  1 drivers
v0x12ce734e0_0 .var "active", 0 0;
v0x12ce73580_0 .net "alu_control_out", 3 0, v0x12ce6f2e0_0;  1 drivers
v0x12ce73660_0 .net "alu_fcode", 5 0, L_0x12ce78390;  1 drivers
v0x12ce736f0_0 .net "alu_op", 1 0, L_0x12ce77360;  1 drivers
v0x12ce73780_0 .net "alu_op1", 31 0, L_0x12ce78470;  1 drivers
v0x12ce73810_0 .net "alu_op2", 31 0, L_0x12ce787b0;  1 drivers
v0x12ce738a0_0 .net "alu_out", 31 0, v0x12ce6ee90_0;  1 drivers
v0x12ce72e30_0 .net "alu_src", 0 0, L_0x12ce76ce0;  1 drivers
v0x12ce73b30_0 .net "alu_z_flag", 0 0, L_0x12ce78a20;  1 drivers
v0x12ce73bc0_0 .net "branch", 0 0, L_0x12ce77140;  1 drivers
v0x12ce73c70_0 .net "clk", 0 0, v0x12ce75010_0;  1 drivers
v0x12ce73d40_0 .net "clk_enable", 0 0, v0x12ce750a0_0;  1 drivers
v0x12ce73dd0_0 .net "curr_addr", 31 0, v0x12ce70b80_0;  1 drivers
v0x12ce73e80_0 .net "curr_addr_p4", 31 0, L_0x12ce78b40;  1 drivers
v0x12ce73f10_0 .net "data_address", 31 0, L_0x12ce78930;  alias, 1 drivers
v0x12ce73fa0_0 .net "data_read", 0 0, L_0x12ce77570;  alias, 1 drivers
v0x12ce74030_0 .net "data_readdata", 31 0, v0x12ce75290_0;  1 drivers
v0x12ce740d0_0 .net "data_write", 0 0, L_0x12ce77500;  alias, 1 drivers
v0x12ce74170_0 .net "data_writedata", 31 0, L_0x12ce782e0;  alias, 1 drivers
v0x12ce74220_0 .net "instr_address", 31 0, L_0x12ce79b50;  alias, 1 drivers
v0x12ce742d0_0 .net "instr_opcode", 5 0, L_0x12ce764d0;  1 drivers
v0x12ce74390_0 .net "instr_readdata", 31 0, v0x12ce755b0_0;  1 drivers
v0x12ce74430_0 .net "j_type", 0 0, L_0x12ce790f0;  1 drivers
v0x12ce744d0_0 .net "jr_type", 0 0, L_0x12ce79a10;  1 drivers
v0x12ce74570_0 .net "mem_read", 0 0, L_0x12ce76ff0;  1 drivers
v0x12ce74620_0 .net "mem_to_reg", 0 0, L_0x12ce76e10;  1 drivers
v0x12ce746d0_0 .net "mem_write", 0 0, L_0x12ce77090;  1 drivers
v0x12ce74780_0 .var "next_instr_addr", 31 0;
v0x12ce74830_0 .net "offset", 31 0, L_0x12ce78710;  1 drivers
v0x12ce748c0_0 .net "reg_a_read_data", 31 0, L_0x12ce77ed0;  1 drivers
v0x12ce74970_0 .net "reg_a_read_index", 4 0, L_0x12ce77620;  1 drivers
v0x12ce74a20_0 .net "reg_b_read_data", 31 0, L_0x12ce78180;  1 drivers
v0x12ce74ad0_0 .net "reg_b_read_index", 4 0, L_0x12ce77700;  1 drivers
v0x12ce74b80_0 .net "reg_dst", 0 0, L_0x12ce76bf0;  1 drivers
v0x12ce74c30_0 .net "reg_write", 0 0, L_0x12ce76ec0;  1 drivers
v0x12ce74ce0_0 .net "reg_write_data", 31 0, L_0x12ce77ac0;  1 drivers
v0x12ce74d90_0 .net "reg_write_enable", 0 0, L_0x12ce77c60;  1 drivers
v0x12ce74e40_0 .net "reg_write_index", 4 0, L_0x12ce779a0;  1 drivers
v0x12ce74ef0_0 .net "register_v0", 31 0, L_0x12ce78270;  alias, 1 drivers
v0x12ce73950_0 .net "reset", 0 0, v0x12ce75710_0;  1 drivers
E_0x12ce39320/0 .event edge, v0x12ce70070_0, v0x12ce6ef80_0, v0x12ce73e80_0, v0x12ce74830_0;
E_0x12ce39320/1 .event edge, v0x12ce74430_0, v0x12ce74390_0, v0x12ce744d0_0, v0x12ce716c0_0;
E_0x12ce39320 .event/or E_0x12ce39320/0, E_0x12ce39320/1;
L_0x12ce764d0 .part v0x12ce755b0_0, 26, 6;
L_0x12ce77620 .part v0x12ce755b0_0, 21, 5;
L_0x12ce77700 .part v0x12ce755b0_0, 16, 5;
L_0x12ce77860 .part v0x12ce755b0_0, 11, 5;
L_0x12ce77900 .part v0x12ce755b0_0, 16, 5;
L_0x12ce779a0 .functor MUXZ 5, L_0x12ce77900, L_0x12ce77860, L_0x12ce76bf0, C4<>;
L_0x12ce77ac0 .functor MUXZ 32, v0x12ce6ee90_0, v0x12ce75290_0, L_0x12ce76e10, C4<>;
L_0x12ce78390 .part v0x12ce755b0_0, 0, 6;
L_0x12ce78520 .part v0x12ce755b0_0, 0, 16;
L_0x12ce78710 .concat [ 16 16 0 0], L_0x12ce78520, L_0x130078208;
L_0x12ce787b0 .functor MUXZ 32, L_0x12ce78180, L_0x12ce78710, L_0x12ce76ce0, C4<>;
L_0x12ce78b40 .arith/sum 32, v0x12ce70b80_0, L_0x130078298;
L_0x12ce78c40 .concat [ 6 26 0 0], L_0x12ce764d0, L_0x1300782e0;
L_0x12ce78d90 .cmp/eq 32, L_0x12ce78c40, L_0x130078328;
L_0x12ce78e70 .concat [ 6 26 0 0], L_0x12ce764d0, L_0x130078370;
L_0x12ce79010 .cmp/eq 32, L_0x12ce78e70, L_0x1300783b8;
L_0x12ce79220 .concat [ 6 26 0 0], L_0x12ce764d0, L_0x130078400;
L_0x12ce79390 .cmp/eq 32, L_0x12ce79220, L_0x130078448;
L_0x12ce79430 .concat [ 6 26 0 0], L_0x12ce78390, L_0x130078490;
L_0x12ce796b0 .cmp/eq 32, L_0x12ce79430, L_0x1300784d8;
L_0x12ce79750 .concat [ 6 26 0 0], L_0x12ce78390, L_0x130078520;
L_0x12ce794d0 .cmp/eq 32, L_0x12ce79750, L_0x130078568;
S_0x12ce46870 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12ce46bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce142b0_0 .net/2u *"_ivl_0", 31 0, L_0x130078250;  1 drivers
v0x12ce6ec70_0 .net "control", 3 0, v0x12ce6f2e0_0;  alias, 1 drivers
v0x12ce6ed20_0 .net "op1", 31 0, L_0x12ce78470;  alias, 1 drivers
v0x12ce6ede0_0 .net "op2", 31 0, L_0x12ce787b0;  alias, 1 drivers
v0x12ce6ee90_0 .var "result", 31 0;
v0x12ce6ef80_0 .net "z_flag", 0 0, L_0x12ce78a20;  alias, 1 drivers
E_0x12ce591e0 .event edge, v0x12ce6ede0_0, v0x12ce6ed20_0, v0x12ce6ec70_0;
L_0x12ce78a20 .cmp/eq 32, v0x12ce6ee90_0, L_0x130078250;
S_0x12ce6f0a0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12ce46bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12ce6f2e0_0 .var "alu_control_out", 3 0;
v0x12ce6f3a0_0 .net "alu_fcode", 5 0, L_0x12ce78390;  alias, 1 drivers
v0x12ce6f440_0 .net "alu_opcode", 1 0, L_0x12ce77360;  alias, 1 drivers
E_0x12ce6f2b0 .event edge, v0x12ce6f440_0, v0x12ce6f3a0_0;
S_0x12ce6f550 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12ce46bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12ce76bf0 .functor BUFZ 1, L_0x12ce76720, C4<0>, C4<0>, C4<0>;
L_0x12ce76ce0 .functor OR 1, L_0x12ce76840, L_0x12ce769a0, C4<0>, C4<0>;
L_0x12ce76e10 .functor BUFZ 1, L_0x12ce76840, C4<0>, C4<0>, C4<0>;
L_0x12ce76ec0 .functor OR 1, L_0x12ce76720, L_0x12ce76840, C4<0>, C4<0>;
L_0x12ce76ff0 .functor BUFZ 1, L_0x12ce76840, C4<0>, C4<0>, C4<0>;
L_0x12ce77090 .functor BUFZ 1, L_0x12ce769a0, C4<0>, C4<0>, C4<0>;
L_0x12ce77140 .functor BUFZ 1, L_0x12ce76ae0, C4<0>, C4<0>, C4<0>;
L_0x12ce77270 .functor BUFZ 1, L_0x12ce76720, C4<0>, C4<0>, C4<0>;
L_0x12ce77400 .functor BUFZ 1, L_0x12ce76ae0, C4<0>, C4<0>, C4<0>;
v0x12ce6f850_0 .net *"_ivl_0", 31 0, L_0x12ce765f0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12ce6f900_0 .net/2u *"_ivl_12", 5 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12ce6f9b0_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce6fa70_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x12ce6fb20_0 .net *"_ivl_37", 0 0, L_0x12ce77270;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce6fc10_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x12ce6fcc0_0 .net *"_ivl_42", 0 0, L_0x12ce77400;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12ce6fd70_0 .net/2u *"_ivl_8", 5 0, L_0x1300780a0;  1 drivers
v0x12ce6fe20_0 .net "alu_op", 1 0, L_0x12ce77360;  alias, 1 drivers
v0x12ce6ff50_0 .net "alu_src", 0 0, L_0x12ce76ce0;  alias, 1 drivers
v0x12ce6ffe0_0 .net "beq", 0 0, L_0x12ce76ae0;  1 drivers
v0x12ce70070_0 .net "branch", 0 0, L_0x12ce77140;  alias, 1 drivers
v0x12ce70100_0 .net "instr_opcode", 5 0, L_0x12ce764d0;  alias, 1 drivers
v0x12ce70190_0 .var "jump", 0 0;
v0x12ce70220_0 .net "lw", 0 0, L_0x12ce76840;  1 drivers
v0x12ce702c0_0 .net "mem_read", 0 0, L_0x12ce76ff0;  alias, 1 drivers
v0x12ce70360_0 .net "mem_to_reg", 0 0, L_0x12ce76e10;  alias, 1 drivers
v0x12ce70500_0 .net "mem_write", 0 0, L_0x12ce77090;  alias, 1 drivers
v0x12ce705a0_0 .net "r_format", 0 0, L_0x12ce76720;  1 drivers
v0x12ce70640_0 .net "reg_dst", 0 0, L_0x12ce76bf0;  alias, 1 drivers
v0x12ce706e0_0 .net "reg_write", 0 0, L_0x12ce76ec0;  alias, 1 drivers
v0x12ce70780_0 .net "sw", 0 0, L_0x12ce769a0;  1 drivers
L_0x12ce765f0 .concat [ 6 26 0 0], L_0x12ce764d0, L_0x130078010;
L_0x12ce76720 .cmp/eq 32, L_0x12ce765f0, L_0x130078058;
L_0x12ce76840 .cmp/eq 6, L_0x12ce764d0, L_0x1300780a0;
L_0x12ce769a0 .cmp/eq 6, L_0x12ce764d0, L_0x1300780e8;
L_0x12ce76ae0 .cmp/eq 6, L_0x12ce764d0, L_0x130078130;
L_0x12ce77360 .concat8 [ 1 1 0 0], L_0x12ce77400, L_0x12ce77270;
S_0x12ce70910 .scope module, "cpu_pc" "pc" 4 148, 8 1 0, S_0x12ce46bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12ce70ad0_0 .net "clk", 0 0, v0x12ce75010_0;  alias, 1 drivers
v0x12ce70b80_0 .var "curr_addr", 31 0;
v0x12ce70c30_0 .net "next_addr", 31 0, v0x12ce74780_0;  1 drivers
v0x12ce70cf0_0 .net "reset", 0 0, v0x12ce75710_0;  alias, 1 drivers
E_0x12ce70a80 .event posedge, v0x12ce70ad0_0;
S_0x12ce70df0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12ce46bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12ce77ed0 .functor BUFZ 32, L_0x12ce77d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce78180 .functor BUFZ 32, L_0x12ce77fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce71ab0_2 .array/port v0x12ce71ab0, 2;
L_0x12ce78270 .functor BUFZ 32, v0x12ce71ab0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce71160_0 .net *"_ivl_0", 31 0, L_0x12ce77d10;  1 drivers
v0x12ce71200_0 .net *"_ivl_10", 6 0, L_0x12ce78060;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ce712a0_0 .net *"_ivl_13", 1 0, L_0x1300781c0;  1 drivers
v0x12ce71350_0 .net *"_ivl_2", 6 0, L_0x12ce77db0;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ce71400_0 .net *"_ivl_5", 1 0, L_0x130078178;  1 drivers
v0x12ce714f0_0 .net *"_ivl_8", 31 0, L_0x12ce77fc0;  1 drivers
v0x12ce715a0_0 .net "r_clk", 0 0, v0x12ce75010_0;  alias, 1 drivers
v0x12ce71630_0 .net "r_clk_enable", 0 0, v0x12ce750a0_0;  alias, 1 drivers
v0x12ce716c0_0 .net "read_data1", 31 0, L_0x12ce77ed0;  alias, 1 drivers
v0x12ce717f0_0 .net "read_data2", 31 0, L_0x12ce78180;  alias, 1 drivers
v0x12ce718a0_0 .net "read_reg1", 4 0, L_0x12ce77620;  alias, 1 drivers
v0x12ce71950_0 .net "read_reg2", 4 0, L_0x12ce77700;  alias, 1 drivers
v0x12ce71a00_0 .net "register_v0", 31 0, L_0x12ce78270;  alias, 1 drivers
v0x12ce71ab0 .array "registers", 0 31, 31 0;
v0x12ce71e50_0 .net "reset", 0 0, v0x12ce75710_0;  alias, 1 drivers
v0x12ce71f00_0 .net "write_control", 0 0, L_0x12ce77c60;  alias, 1 drivers
v0x12ce71f90_0 .net "write_data", 31 0, L_0x12ce77ac0;  alias, 1 drivers
v0x12ce72120_0 .net "write_reg", 4 0, L_0x12ce779a0;  alias, 1 drivers
L_0x12ce77d10 .array/port v0x12ce71ab0, L_0x12ce77db0;
L_0x12ce77db0 .concat [ 5 2 0 0], L_0x12ce77620, L_0x130078178;
L_0x12ce77fc0 .array/port v0x12ce71ab0, L_0x12ce78060;
L_0x12ce78060 .concat [ 5 2 0 0], L_0x12ce77700, L_0x1300781c0;
S_0x12ce49ef0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12ce79c60 .functor BUFZ 32, L_0x12ce79bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce757d0_0 .net *"_ivl_0", 31 0, L_0x12ce79bc0;  1 drivers
o0x130041ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ce75860_0 .net "clk", 0 0, o0x130041ed0;  0 drivers
o0x130041f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ce75900_0 .net "data_address", 31 0, o0x130041f00;  0 drivers
o0x130041f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ce759a0_0 .net "data_read", 0 0, o0x130041f30;  0 drivers
v0x12ce75a40_0 .net "data_readdata", 31 0, L_0x12ce79c60;  1 drivers
o0x130041f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ce75b30_0 .net "data_write", 0 0, o0x130041f90;  0 drivers
o0x130041fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ce75bd0_0 .net "data_writedata", 31 0, o0x130041fc0;  0 drivers
v0x12ce75c80_0 .var/i "i", 31 0;
v0x12ce75d30 .array "ram", 0 65535, 31 0;
E_0x12ce757a0 .event posedge, v0x12ce75860_0;
L_0x12ce79bc0 .array/port v0x12ce75d30, o0x130041f00;
S_0x12ce47250 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12ce485e0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12ce79e90 .functor BUFZ 32, L_0x12ce79d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce76110_0 .net *"_ivl_0", 31 0, L_0x12ce79d10;  1 drivers
v0x12ce761d0_0 .net *"_ivl_3", 29 0, L_0x12ce79db0;  1 drivers
o0x1300421d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ce76270_0 .net "instr_address", 31 0, o0x1300421d0;  0 drivers
v0x12ce76310_0 .net "instr_readdata", 31 0, L_0x12ce79e90;  1 drivers
v0x12ce763c0 .array "memory1", 0 65535, 31 0;
L_0x12ce79d10 .array/port v0x12ce763c0, L_0x12ce79db0;
L_0x12ce79db0 .part o0x1300421d0, 0, 30;
S_0x12ce75ec0 .scope begin, "$unm_blk_17" "$unm_blk_17" 11 9, 11 9 0, S_0x12ce47250;
 .timescale 0 0;
v0x12ce76080_0 .var/i "i", 31 0;
    .scope S_0x12ce70df0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce71ab0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12ce70df0;
T_1 ;
    %wait E_0x12ce70a80;
    %load/vec4 v0x12ce71e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12ce71630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12ce71f00_0;
    %load/vec4 v0x12ce72120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12ce71f90_0;
    %load/vec4 v0x12ce72120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce71ab0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ce6f0a0;
T_2 ;
    %wait E_0x12ce6f2b0;
    %load/vec4 v0x12ce6f440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12ce6f440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12ce6f440_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12ce6f3a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12ce6f2e0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12ce46870;
T_3 ;
    %wait E_0x12ce591e0;
    %load/vec4 v0x12ce6ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %and;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %or;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %add;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %sub;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12ce6ed20_0;
    %load/vec4 v0x12ce6ede0_0;
    %or;
    %inv;
    %assign/vec4 v0x12ce6ee90_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12ce70910;
T_4 ;
    %wait E_0x12ce70a80;
    %load/vec4 v0x12ce70cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12ce70b80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12ce70c30_0;
    %assign/vec4 v0x12ce70b80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12ce46bb0;
T_5 ;
    %wait E_0x12ce39320;
    %load/vec4 v0x12ce73bc0_0;
    %load/vec4 v0x12ce73b30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12ce73e80_0;
    %load/vec4 v0x12ce74830_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12ce74780_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12ce74430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12ce73e80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12ce74390_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12ce74780_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12ce744d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12ce748c0_0;
    %store/vec4 v0x12ce74780_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12ce73e80_0;
    %store/vec4 v0x12ce74780_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12ce593a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce75010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ce75010_0;
    %inv;
    %store/vec4 v0x12ce75010_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000010, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12ce593a0;
T_7 ;
    %wait E_0x12ce70a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce75710_0, 0, 1;
    %wait E_0x12ce70a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce75710_0, 0, 1;
    %wait E_0x12ce70a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce75710_0, 0, 1;
    %wait E_0x12ce70a80;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x12ce755b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12ce75290_0, 0, 32;
    %wait E_0x12ce70a80;
    %pushi/vec4 2097160, 0, 32;
    %store/vec4 v0x12ce755b0_0, 0, 32;
    %wait E_0x12ce70a80;
    %vpi_call/w 3 64 "$display", v0x12ce75480_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "succ" {0 0 0};
    %vpi_call/w 3 68 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12ce49ef0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce75c80_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12ce75c80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ce75c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce75d30, 0, 4;
    %load/vec4 v0x12ce75c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce75c80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12ce49ef0;
T_9 ;
    %wait E_0x12ce757a0;
    %load/vec4 v0x12ce75b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12ce75bd0_0;
    %ix/getv 3, v0x12ce75900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce75d30, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ce47250;
T_10 ;
    %fork t_1, S_0x12ce75ec0;
    %jmp t_0;
    .scope S_0x12ce75ec0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce76080_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12ce76080_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12ce76080_0;
    %store/vec4a v0x12ce763c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ce76080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12ce76080_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce763c0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce763c0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ce763c0, 4, 0;
    %end;
    .scope S_0x12ce47250;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
