# ğŸŒ UVM_UART

SystemVerilog ê¸°ë°˜ UVMì„ í™œìš©í•´ UART IPì˜ TX ëª¨ë“ˆì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---

## ğŸ” Overview

ë³¸ í”„ë¡œì íŠ¸ëŠ” UART IPì˜ TX ëª¨ë“ˆì„ ëŒ€ìƒìœ¼ë¡œ UVM Testbenchë¥¼ ì„¤ê³„í•˜ê³  Verificationì„ ìˆ˜í–‰í•˜ì—¬ ì•ˆì •ì  ë™ì‘ì„ ê²€ì¦í•©ë‹ˆë‹¤.

---

## ğŸ“Œ DUT Spec Analysis

### 1. System Block Diagram
![System Block](https://github.com/user-attachments/assets/f35191cc-3701-4830-ada3-a31a89ce559e)

### 2. Protocol
![Protocol](https://github.com/user-attachments/assets/0bf95832-7a3f-4a1a-8e93-271f4bd011b7)


### 3. Timing Diagram / FSM / ASM
**FSM**  
![FSM](https://github.com/user-attachments/assets/b4991daa-326d-4f95-9840-c5816e181085)

**ASM**  
![ASM](https://github.com/user-attachments/assets/4bb34b18-3029-4c76-a67c-f4e1cb682ad6)

---

## ğŸ” Verification Plan

Verification ëª©í‘œ, test strategy, coverage planì„ ìƒì„¸íˆ ê¸°ìˆ í•©ë‹ˆë‹¤.

---

## ğŸ“š TB Architecture

UVM Testbenchì˜ ê³„ì¸µì  êµ¬ì¡°(DUT, Interface, Driver, Sequencer, Monitor, Agent, Env ë“±)ë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤.

---

## ğŸ“‹ Testcase & Scenario

- ê¸°ë³¸ ì „ì†¡ í…ŒìŠ¤íŠ¸
- ì—£ì§€ ì¼€ì´ìŠ¤ í…ŒìŠ¤íŠ¸
- ëœë¤ ì‹œë‚˜ë¦¬ì˜¤ ê¸°ë°˜ í…ŒìŠ¤íŠ¸
- Coverage Hole ë³´ì™„ í…ŒìŠ¤íŠ¸

---

## âœ¨ Verification Results

ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜•, functional coverage, assertion ê²°ê³¼ ë“±ì„ í¬í•¨í•©ë‹ˆë‹¤.

---

## ğŸ”¥ Insights

Verification ê³¼ì •ì—ì„œ ë„ì¶œëœ ì£¼ìš” ì¸ì‚¬ì´íŠ¸, ê°œì„ ì , ì¶”í›„ ì‘ì—… ë°©í–¥ ë“±ì„ ì •ë¦¬í•©ë‹ˆë‹¤.
