// THIS FILE IS AUTOGENERATED BY wb_intercon_gen
// ANY MANUAL CHANGES WILL BE LOST
`default_nettype none
module wb_intercon
   (input  wire        wb_clk_i,
    input  wire        wb_rst_i,
    input  wire [31:0] wb_fazyrv1_adr_i,
    input  wire [31:0] wb_fazyrv1_dat_i,
    input  wire  [3:0] wb_fazyrv1_sel_i,
    input  wire        wb_fazyrv1_we_i,
    input  wire        wb_fazyrv1_cyc_i,
    input  wire        wb_fazyrv1_stb_i,
    input  wire  [2:0] wb_fazyrv1_cti_i,
    input  wire  [1:0] wb_fazyrv1_bte_i,
    output wire [31:0] wb_fazyrv1_rdt_o,
    output wire        wb_fazyrv1_ack_o,
    output wire        wb_fazyrv1_err_o,
    output wire        wb_fazyrv1_rty_o,
    input  wire [31:0] wb_fazyrv2_adr_i,
    input  wire [31:0] wb_fazyrv2_dat_i,
    input  wire  [3:0] wb_fazyrv2_sel_i,
    input  wire        wb_fazyrv2_we_i,
    input  wire        wb_fazyrv2_cyc_i,
    input  wire        wb_fazyrv2_stb_i,
    input  wire  [2:0] wb_fazyrv2_cti_i,
    input  wire  [1:0] wb_fazyrv2_bte_i,
    output wire [31:0] wb_fazyrv2_rdt_o,
    output wire        wb_fazyrv2_ack_o,
    output wire        wb_fazyrv2_err_o,
    output wire        wb_fazyrv2_rty_o,
    input  wire [31:0] wb_fazyrv4_adr_i,
    input  wire [31:0] wb_fazyrv4_dat_i,
    input  wire  [3:0] wb_fazyrv4_sel_i,
    input  wire        wb_fazyrv4_we_i,
    input  wire        wb_fazyrv4_cyc_i,
    input  wire        wb_fazyrv4_stb_i,
    input  wire  [2:0] wb_fazyrv4_cti_i,
    input  wire  [1:0] wb_fazyrv4_bte_i,
    output wire [31:0] wb_fazyrv4_rdt_o,
    output wire        wb_fazyrv4_ack_o,
    output wire        wb_fazyrv4_err_o,
    output wire        wb_fazyrv4_rty_o,
    input  wire [31:0] wb_fazyrv8_adr_i,
    input  wire [31:0] wb_fazyrv8_dat_i,
    input  wire  [3:0] wb_fazyrv8_sel_i,
    input  wire        wb_fazyrv8_we_i,
    input  wire        wb_fazyrv8_cyc_i,
    input  wire        wb_fazyrv8_stb_i,
    input  wire  [2:0] wb_fazyrv8_cti_i,
    input  wire  [1:0] wb_fazyrv8_bte_i,
    output wire [31:0] wb_fazyrv8_rdt_o,
    output wire        wb_fazyrv8_ack_o,
    output wire        wb_fazyrv8_err_o,
    output wire        wb_fazyrv8_rty_o,
    input  wire [31:0] wb_oled_dma_adr_i,
    input  wire [31:0] wb_oled_dma_dat_i,
    input  wire  [3:0] wb_oled_dma_sel_i,
    input  wire        wb_oled_dma_we_i,
    input  wire        wb_oled_dma_cyc_i,
    input  wire        wb_oled_dma_stb_i,
    input  wire  [2:0] wb_oled_dma_cti_i,
    input  wire  [1:0] wb_oled_dma_bte_i,
    output wire [31:0] wb_oled_dma_rdt_o,
    output wire        wb_oled_dma_ack_o,
    output wire        wb_oled_dma_err_o,
    output wire        wb_oled_dma_rty_o,
    output wire [31:0] wb_qspi_ram_rom_adr_o,
    output wire [31:0] wb_qspi_ram_rom_dat_o,
    output wire  [3:0] wb_qspi_ram_rom_sel_o,
    output wire        wb_qspi_ram_rom_we_o,
    output wire        wb_qspi_ram_rom_cyc_o,
    output wire        wb_qspi_ram_rom_stb_o,
    output wire  [2:0] wb_qspi_ram_rom_cti_o,
    output wire  [1:0] wb_qspi_ram_rom_bte_o,
    input  wire [31:0] wb_qspi_ram_rom_rdt_i,
    input  wire        wb_qspi_ram_rom_ack_i,
    input  wire        wb_qspi_ram_rom_err_i,
    input  wire        wb_qspi_ram_rom_rty_i,
    output wire [31:0] wb_ram_adr_o,
    output wire [31:0] wb_ram_dat_o,
    output wire  [3:0] wb_ram_sel_o,
    output wire        wb_ram_we_o,
    output wire        wb_ram_cyc_o,
    output wire        wb_ram_stb_o,
    output wire  [2:0] wb_ram_cti_o,
    output wire  [1:0] wb_ram_bte_o,
    input  wire [31:0] wb_ram_rdt_i,
    input  wire        wb_ram_ack_i,
    input  wire        wb_ram_err_i,
    input  wire        wb_ram_rty_i,
    output wire [31:0] wb_uart_adr_o,
    output wire [31:0] wb_uart_dat_o,
    output wire  [3:0] wb_uart_sel_o,
    output wire        wb_uart_we_o,
    output wire        wb_uart_cyc_o,
    output wire        wb_uart_stb_o,
    output wire  [2:0] wb_uart_cti_o,
    output wire  [1:0] wb_uart_bte_o,
    input  wire [31:0] wb_uart_rdt_i,
    input  wire        wb_uart_ack_i,
    input  wire        wb_uart_err_i,
    input  wire        wb_uart_rty_i,
    output wire [31:0] wb_spi_adr_o,
    output wire [31:0] wb_spi_dat_o,
    output wire  [3:0] wb_spi_sel_o,
    output wire        wb_spi_we_o,
    output wire        wb_spi_cyc_o,
    output wire        wb_spi_stb_o,
    output wire  [2:0] wb_spi_cti_o,
    output wire  [1:0] wb_spi_bte_o,
    input  wire [31:0] wb_spi_rdt_i,
    input  wire        wb_spi_ack_i,
    input  wire        wb_spi_err_i,
    input  wire        wb_spi_rty_i,
    output wire [31:0] wb_csr_adr_o,
    output wire [31:0] wb_csr_dat_o,
    output wire  [3:0] wb_csr_sel_o,
    output wire        wb_csr_we_o,
    output wire        wb_csr_cyc_o,
    output wire        wb_csr_stb_o,
    output wire  [2:0] wb_csr_cti_o,
    output wire  [1:0] wb_csr_bte_o,
    input  wire [31:0] wb_csr_rdt_i,
    input  wire        wb_csr_ack_i,
    input  wire        wb_csr_err_i,
    input  wire        wb_csr_rty_i);

wire [31:0] wb_fazyrv1_qspi_ram_rom_adr;
wire [31:0] wb_fazyrv1_qspi_ram_rom_dat;
wire  [3:0] wb_fazyrv1_qspi_ram_rom_sel;
wire        wb_fazyrv1_qspi_ram_rom_we;
wire        wb_fazyrv1_qspi_ram_rom_cyc;
wire        wb_fazyrv1_qspi_ram_rom_stb;
wire  [2:0] wb_fazyrv1_qspi_ram_rom_cti;
wire  [1:0] wb_fazyrv1_qspi_ram_rom_bte;
wire [31:0] wb_fazyrv1_qspi_ram_rom_rdt;
wire        wb_fazyrv1_qspi_ram_rom_ack;
wire        wb_fazyrv1_qspi_ram_rom_err;
wire        wb_fazyrv1_qspi_ram_rom_rty;
wire [31:0] wb_fazyrv1_ram_adr;
wire [31:0] wb_fazyrv1_ram_dat;
wire  [3:0] wb_fazyrv1_ram_sel;
wire        wb_fazyrv1_ram_we;
wire        wb_fazyrv1_ram_cyc;
wire        wb_fazyrv1_ram_stb;
wire  [2:0] wb_fazyrv1_ram_cti;
wire  [1:0] wb_fazyrv1_ram_bte;
wire [31:0] wb_fazyrv1_ram_rdt;
wire        wb_fazyrv1_ram_ack;
wire        wb_fazyrv1_ram_err;
wire        wb_fazyrv1_ram_rty;
wire [31:0] wb_fazyrv1_uart_adr;
wire [31:0] wb_fazyrv1_uart_dat;
wire  [3:0] wb_fazyrv1_uart_sel;
wire        wb_fazyrv1_uart_we;
wire        wb_fazyrv1_uart_cyc;
wire        wb_fazyrv1_uart_stb;
wire  [2:0] wb_fazyrv1_uart_cti;
wire  [1:0] wb_fazyrv1_uart_bte;
wire [31:0] wb_fazyrv1_uart_rdt;
wire        wb_fazyrv1_uart_ack;
wire        wb_fazyrv1_uart_err;
wire        wb_fazyrv1_uart_rty;
wire [31:0] wb_fazyrv1_spi_adr;
wire [31:0] wb_fazyrv1_spi_dat;
wire  [3:0] wb_fazyrv1_spi_sel;
wire        wb_fazyrv1_spi_we;
wire        wb_fazyrv1_spi_cyc;
wire        wb_fazyrv1_spi_stb;
wire  [2:0] wb_fazyrv1_spi_cti;
wire  [1:0] wb_fazyrv1_spi_bte;
wire [31:0] wb_fazyrv1_spi_rdt;
wire        wb_fazyrv1_spi_ack;
wire        wb_fazyrv1_spi_err;
wire        wb_fazyrv1_spi_rty;
wire [31:0] wb_fazyrv1_csr_adr;
wire [31:0] wb_fazyrv1_csr_dat;
wire  [3:0] wb_fazyrv1_csr_sel;
wire        wb_fazyrv1_csr_we;
wire        wb_fazyrv1_csr_cyc;
wire        wb_fazyrv1_csr_stb;
wire  [2:0] wb_fazyrv1_csr_cti;
wire  [1:0] wb_fazyrv1_csr_bte;
wire [31:0] wb_fazyrv1_csr_rdt;
wire        wb_fazyrv1_csr_ack;
wire        wb_fazyrv1_csr_err;
wire        wb_fazyrv1_csr_rty;
wire [31:0] wb_fazyrv2_qspi_ram_rom_adr;
wire [31:0] wb_fazyrv2_qspi_ram_rom_dat;
wire  [3:0] wb_fazyrv2_qspi_ram_rom_sel;
wire        wb_fazyrv2_qspi_ram_rom_we;
wire        wb_fazyrv2_qspi_ram_rom_cyc;
wire        wb_fazyrv2_qspi_ram_rom_stb;
wire  [2:0] wb_fazyrv2_qspi_ram_rom_cti;
wire  [1:0] wb_fazyrv2_qspi_ram_rom_bte;
wire [31:0] wb_fazyrv2_qspi_ram_rom_rdt;
wire        wb_fazyrv2_qspi_ram_rom_ack;
wire        wb_fazyrv2_qspi_ram_rom_err;
wire        wb_fazyrv2_qspi_ram_rom_rty;
wire [31:0] wb_fazyrv2_ram_adr;
wire [31:0] wb_fazyrv2_ram_dat;
wire  [3:0] wb_fazyrv2_ram_sel;
wire        wb_fazyrv2_ram_we;
wire        wb_fazyrv2_ram_cyc;
wire        wb_fazyrv2_ram_stb;
wire  [2:0] wb_fazyrv2_ram_cti;
wire  [1:0] wb_fazyrv2_ram_bte;
wire [31:0] wb_fazyrv2_ram_rdt;
wire        wb_fazyrv2_ram_ack;
wire        wb_fazyrv2_ram_err;
wire        wb_fazyrv2_ram_rty;
wire [31:0] wb_fazyrv2_uart_adr;
wire [31:0] wb_fazyrv2_uart_dat;
wire  [3:0] wb_fazyrv2_uart_sel;
wire        wb_fazyrv2_uart_we;
wire        wb_fazyrv2_uart_cyc;
wire        wb_fazyrv2_uart_stb;
wire  [2:0] wb_fazyrv2_uart_cti;
wire  [1:0] wb_fazyrv2_uart_bte;
wire [31:0] wb_fazyrv2_uart_rdt;
wire        wb_fazyrv2_uart_ack;
wire        wb_fazyrv2_uart_err;
wire        wb_fazyrv2_uart_rty;
wire [31:0] wb_fazyrv2_spi_adr;
wire [31:0] wb_fazyrv2_spi_dat;
wire  [3:0] wb_fazyrv2_spi_sel;
wire        wb_fazyrv2_spi_we;
wire        wb_fazyrv2_spi_cyc;
wire        wb_fazyrv2_spi_stb;
wire  [2:0] wb_fazyrv2_spi_cti;
wire  [1:0] wb_fazyrv2_spi_bte;
wire [31:0] wb_fazyrv2_spi_rdt;
wire        wb_fazyrv2_spi_ack;
wire        wb_fazyrv2_spi_err;
wire        wb_fazyrv2_spi_rty;
wire [31:0] wb_fazyrv2_csr_adr;
wire [31:0] wb_fazyrv2_csr_dat;
wire  [3:0] wb_fazyrv2_csr_sel;
wire        wb_fazyrv2_csr_we;
wire        wb_fazyrv2_csr_cyc;
wire        wb_fazyrv2_csr_stb;
wire  [2:0] wb_fazyrv2_csr_cti;
wire  [1:0] wb_fazyrv2_csr_bte;
wire [31:0] wb_fazyrv2_csr_rdt;
wire        wb_fazyrv2_csr_ack;
wire        wb_fazyrv2_csr_err;
wire        wb_fazyrv2_csr_rty;
wire [31:0] wb_fazyrv4_qspi_ram_rom_adr;
wire [31:0] wb_fazyrv4_qspi_ram_rom_dat;
wire  [3:0] wb_fazyrv4_qspi_ram_rom_sel;
wire        wb_fazyrv4_qspi_ram_rom_we;
wire        wb_fazyrv4_qspi_ram_rom_cyc;
wire        wb_fazyrv4_qspi_ram_rom_stb;
wire  [2:0] wb_fazyrv4_qspi_ram_rom_cti;
wire  [1:0] wb_fazyrv4_qspi_ram_rom_bte;
wire [31:0] wb_fazyrv4_qspi_ram_rom_rdt;
wire        wb_fazyrv4_qspi_ram_rom_ack;
wire        wb_fazyrv4_qspi_ram_rom_err;
wire        wb_fazyrv4_qspi_ram_rom_rty;
wire [31:0] wb_fazyrv4_ram_adr;
wire [31:0] wb_fazyrv4_ram_dat;
wire  [3:0] wb_fazyrv4_ram_sel;
wire        wb_fazyrv4_ram_we;
wire        wb_fazyrv4_ram_cyc;
wire        wb_fazyrv4_ram_stb;
wire  [2:0] wb_fazyrv4_ram_cti;
wire  [1:0] wb_fazyrv4_ram_bte;
wire [31:0] wb_fazyrv4_ram_rdt;
wire        wb_fazyrv4_ram_ack;
wire        wb_fazyrv4_ram_err;
wire        wb_fazyrv4_ram_rty;
wire [31:0] wb_fazyrv4_uart_adr;
wire [31:0] wb_fazyrv4_uart_dat;
wire  [3:0] wb_fazyrv4_uart_sel;
wire        wb_fazyrv4_uart_we;
wire        wb_fazyrv4_uart_cyc;
wire        wb_fazyrv4_uart_stb;
wire  [2:0] wb_fazyrv4_uart_cti;
wire  [1:0] wb_fazyrv4_uart_bte;
wire [31:0] wb_fazyrv4_uart_rdt;
wire        wb_fazyrv4_uart_ack;
wire        wb_fazyrv4_uart_err;
wire        wb_fazyrv4_uart_rty;
wire [31:0] wb_fazyrv4_spi_adr;
wire [31:0] wb_fazyrv4_spi_dat;
wire  [3:0] wb_fazyrv4_spi_sel;
wire        wb_fazyrv4_spi_we;
wire        wb_fazyrv4_spi_cyc;
wire        wb_fazyrv4_spi_stb;
wire  [2:0] wb_fazyrv4_spi_cti;
wire  [1:0] wb_fazyrv4_spi_bte;
wire [31:0] wb_fazyrv4_spi_rdt;
wire        wb_fazyrv4_spi_ack;
wire        wb_fazyrv4_spi_err;
wire        wb_fazyrv4_spi_rty;
wire [31:0] wb_fazyrv4_csr_adr;
wire [31:0] wb_fazyrv4_csr_dat;
wire  [3:0] wb_fazyrv4_csr_sel;
wire        wb_fazyrv4_csr_we;
wire        wb_fazyrv4_csr_cyc;
wire        wb_fazyrv4_csr_stb;
wire  [2:0] wb_fazyrv4_csr_cti;
wire  [1:0] wb_fazyrv4_csr_bte;
wire [31:0] wb_fazyrv4_csr_rdt;
wire        wb_fazyrv4_csr_ack;
wire        wb_fazyrv4_csr_err;
wire        wb_fazyrv4_csr_rty;
wire [31:0] wb_fazyrv8_qspi_ram_rom_adr;
wire [31:0] wb_fazyrv8_qspi_ram_rom_dat;
wire  [3:0] wb_fazyrv8_qspi_ram_rom_sel;
wire        wb_fazyrv8_qspi_ram_rom_we;
wire        wb_fazyrv8_qspi_ram_rom_cyc;
wire        wb_fazyrv8_qspi_ram_rom_stb;
wire  [2:0] wb_fazyrv8_qspi_ram_rom_cti;
wire  [1:0] wb_fazyrv8_qspi_ram_rom_bte;
wire [31:0] wb_fazyrv8_qspi_ram_rom_rdt;
wire        wb_fazyrv8_qspi_ram_rom_ack;
wire        wb_fazyrv8_qspi_ram_rom_err;
wire        wb_fazyrv8_qspi_ram_rom_rty;
wire [31:0] wb_fazyrv8_ram_adr;
wire [31:0] wb_fazyrv8_ram_dat;
wire  [3:0] wb_fazyrv8_ram_sel;
wire        wb_fazyrv8_ram_we;
wire        wb_fazyrv8_ram_cyc;
wire        wb_fazyrv8_ram_stb;
wire  [2:0] wb_fazyrv8_ram_cti;
wire  [1:0] wb_fazyrv8_ram_bte;
wire [31:0] wb_fazyrv8_ram_rdt;
wire        wb_fazyrv8_ram_ack;
wire        wb_fazyrv8_ram_err;
wire        wb_fazyrv8_ram_rty;
wire [31:0] wb_fazyrv8_uart_adr;
wire [31:0] wb_fazyrv8_uart_dat;
wire  [3:0] wb_fazyrv8_uart_sel;
wire        wb_fazyrv8_uart_we;
wire        wb_fazyrv8_uart_cyc;
wire        wb_fazyrv8_uart_stb;
wire  [2:0] wb_fazyrv8_uart_cti;
wire  [1:0] wb_fazyrv8_uart_bte;
wire [31:0] wb_fazyrv8_uart_rdt;
wire        wb_fazyrv8_uart_ack;
wire        wb_fazyrv8_uart_err;
wire        wb_fazyrv8_uart_rty;
wire [31:0] wb_fazyrv8_spi_adr;
wire [31:0] wb_fazyrv8_spi_dat;
wire  [3:0] wb_fazyrv8_spi_sel;
wire        wb_fazyrv8_spi_we;
wire        wb_fazyrv8_spi_cyc;
wire        wb_fazyrv8_spi_stb;
wire  [2:0] wb_fazyrv8_spi_cti;
wire  [1:0] wb_fazyrv8_spi_bte;
wire [31:0] wb_fazyrv8_spi_rdt;
wire        wb_fazyrv8_spi_ack;
wire        wb_fazyrv8_spi_err;
wire        wb_fazyrv8_spi_rty;
wire [31:0] wb_fazyrv8_csr_adr;
wire [31:0] wb_fazyrv8_csr_dat;
wire  [3:0] wb_fazyrv8_csr_sel;
wire        wb_fazyrv8_csr_we;
wire        wb_fazyrv8_csr_cyc;
wire        wb_fazyrv8_csr_stb;
wire  [2:0] wb_fazyrv8_csr_cti;
wire  [1:0] wb_fazyrv8_csr_bte;
wire [31:0] wb_fazyrv8_csr_rdt;
wire        wb_fazyrv8_csr_ack;
wire        wb_fazyrv8_csr_err;
wire        wb_fazyrv8_csr_rty;
wire [31:0] wb_oled_dma_qspi_ram_rom_adr;
wire [31:0] wb_oled_dma_qspi_ram_rom_dat;
wire  [3:0] wb_oled_dma_qspi_ram_rom_sel;
wire        wb_oled_dma_qspi_ram_rom_we;
wire        wb_oled_dma_qspi_ram_rom_cyc;
wire        wb_oled_dma_qspi_ram_rom_stb;
wire  [2:0] wb_oled_dma_qspi_ram_rom_cti;
wire  [1:0] wb_oled_dma_qspi_ram_rom_bte;
wire [31:0] wb_oled_dma_qspi_ram_rom_rdt;
wire        wb_oled_dma_qspi_ram_rom_ack;
wire        wb_oled_dma_qspi_ram_rom_err;
wire        wb_oled_dma_qspi_ram_rom_rty;
wire [31:0] wb_oled_dma_ram_adr;
wire [31:0] wb_oled_dma_ram_dat;
wire  [3:0] wb_oled_dma_ram_sel;
wire        wb_oled_dma_ram_we;
wire        wb_oled_dma_ram_cyc;
wire        wb_oled_dma_ram_stb;
wire  [2:0] wb_oled_dma_ram_cti;
wire  [1:0] wb_oled_dma_ram_bte;
wire [31:0] wb_oled_dma_ram_rdt;
wire        wb_oled_dma_ram_ack;
wire        wb_oled_dma_ram_err;
wire        wb_oled_dma_ram_rty;

wb_mux
  #(.num_devices (5),
    .MATCH_ADDR  ({32'h00000000, 32'h20000000, 32'h30000000, 32'h40000000, 32'h50000000}),
    .MATCH_MASK  ({32'hffff0000, 32'hffff0000, 32'hfffffffc, 32'hfffffffc, 32'hffffffe0}))
 wb_mux_fazyrv1
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_fazyrv1_adr_i),
    .wbm_dat_i (wb_fazyrv1_dat_i),
    .wbm_sel_i (wb_fazyrv1_sel_i),
    .wbm_we_i  (wb_fazyrv1_we_i),
    .wbm_cyc_i (wb_fazyrv1_cyc_i),
    .wbm_stb_i (wb_fazyrv1_stb_i),
    .wbm_cti_i (wb_fazyrv1_cti_i),
    .wbm_bte_i (wb_fazyrv1_bte_i),
    .wbm_dat_o (wb_fazyrv1_rdt_o),
    .wbm_ack_o (wb_fazyrv1_ack_o),
    .wbm_err_o (wb_fazyrv1_err_o),
    .wbm_rty_o (wb_fazyrv1_rty_o),
    .wbs_adr_o ({wb_fazyrv1_qspi_ram_rom_adr, wb_fazyrv1_ram_adr, wb_fazyrv1_uart_adr, wb_fazyrv1_spi_adr, wb_fazyrv1_csr_adr}),
    .wbs_dat_o ({wb_fazyrv1_qspi_ram_rom_dat, wb_fazyrv1_ram_dat, wb_fazyrv1_uart_dat, wb_fazyrv1_spi_dat, wb_fazyrv1_csr_dat}),
    .wbs_sel_o ({wb_fazyrv1_qspi_ram_rom_sel, wb_fazyrv1_ram_sel, wb_fazyrv1_uart_sel, wb_fazyrv1_spi_sel, wb_fazyrv1_csr_sel}),
    .wbs_we_o  ({wb_fazyrv1_qspi_ram_rom_we, wb_fazyrv1_ram_we, wb_fazyrv1_uart_we, wb_fazyrv1_spi_we, wb_fazyrv1_csr_we}),
    .wbs_cyc_o ({wb_fazyrv1_qspi_ram_rom_cyc, wb_fazyrv1_ram_cyc, wb_fazyrv1_uart_cyc, wb_fazyrv1_spi_cyc, wb_fazyrv1_csr_cyc}),
    .wbs_stb_o ({wb_fazyrv1_qspi_ram_rom_stb, wb_fazyrv1_ram_stb, wb_fazyrv1_uart_stb, wb_fazyrv1_spi_stb, wb_fazyrv1_csr_stb}),
    .wbs_cti_o ({wb_fazyrv1_qspi_ram_rom_cti, wb_fazyrv1_ram_cti, wb_fazyrv1_uart_cti, wb_fazyrv1_spi_cti, wb_fazyrv1_csr_cti}),
    .wbs_bte_o ({wb_fazyrv1_qspi_ram_rom_bte, wb_fazyrv1_ram_bte, wb_fazyrv1_uart_bte, wb_fazyrv1_spi_bte, wb_fazyrv1_csr_bte}),
    .wbs_dat_i ({wb_fazyrv1_qspi_ram_rom_rdt, wb_fazyrv1_ram_rdt, wb_fazyrv1_uart_rdt, wb_fazyrv1_spi_rdt, wb_fazyrv1_csr_rdt}),
    .wbs_ack_i ({wb_fazyrv1_qspi_ram_rom_ack, wb_fazyrv1_ram_ack, wb_fazyrv1_uart_ack, wb_fazyrv1_spi_ack, wb_fazyrv1_csr_ack}),
    .wbs_err_i ({wb_fazyrv1_qspi_ram_rom_err, wb_fazyrv1_ram_err, wb_fazyrv1_uart_err, wb_fazyrv1_spi_err, wb_fazyrv1_csr_err}),
    .wbs_rty_i ({wb_fazyrv1_qspi_ram_rom_rty, wb_fazyrv1_ram_rty, wb_fazyrv1_uart_rty, wb_fazyrv1_spi_rty, wb_fazyrv1_csr_rty}));

wb_mux
  #(.num_devices (5),
    .MATCH_ADDR  ({32'h00000000, 32'h20000000, 32'h30000000, 32'h40000000, 32'h50000000}),
    .MATCH_MASK  ({32'hffff0000, 32'hffff0000, 32'hfffffffc, 32'hfffffffc, 32'hffffffe0}))
 wb_mux_fazyrv2
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_fazyrv2_adr_i),
    .wbm_dat_i (wb_fazyrv2_dat_i),
    .wbm_sel_i (wb_fazyrv2_sel_i),
    .wbm_we_i  (wb_fazyrv2_we_i),
    .wbm_cyc_i (wb_fazyrv2_cyc_i),
    .wbm_stb_i (wb_fazyrv2_stb_i),
    .wbm_cti_i (wb_fazyrv2_cti_i),
    .wbm_bte_i (wb_fazyrv2_bte_i),
    .wbm_dat_o (wb_fazyrv2_rdt_o),
    .wbm_ack_o (wb_fazyrv2_ack_o),
    .wbm_err_o (wb_fazyrv2_err_o),
    .wbm_rty_o (wb_fazyrv2_rty_o),
    .wbs_adr_o ({wb_fazyrv2_qspi_ram_rom_adr, wb_fazyrv2_ram_adr, wb_fazyrv2_uart_adr, wb_fazyrv2_spi_adr, wb_fazyrv2_csr_adr}),
    .wbs_dat_o ({wb_fazyrv2_qspi_ram_rom_dat, wb_fazyrv2_ram_dat, wb_fazyrv2_uart_dat, wb_fazyrv2_spi_dat, wb_fazyrv2_csr_dat}),
    .wbs_sel_o ({wb_fazyrv2_qspi_ram_rom_sel, wb_fazyrv2_ram_sel, wb_fazyrv2_uart_sel, wb_fazyrv2_spi_sel, wb_fazyrv2_csr_sel}),
    .wbs_we_o  ({wb_fazyrv2_qspi_ram_rom_we, wb_fazyrv2_ram_we, wb_fazyrv2_uart_we, wb_fazyrv2_spi_we, wb_fazyrv2_csr_we}),
    .wbs_cyc_o ({wb_fazyrv2_qspi_ram_rom_cyc, wb_fazyrv2_ram_cyc, wb_fazyrv2_uart_cyc, wb_fazyrv2_spi_cyc, wb_fazyrv2_csr_cyc}),
    .wbs_stb_o ({wb_fazyrv2_qspi_ram_rom_stb, wb_fazyrv2_ram_stb, wb_fazyrv2_uart_stb, wb_fazyrv2_spi_stb, wb_fazyrv2_csr_stb}),
    .wbs_cti_o ({wb_fazyrv2_qspi_ram_rom_cti, wb_fazyrv2_ram_cti, wb_fazyrv2_uart_cti, wb_fazyrv2_spi_cti, wb_fazyrv2_csr_cti}),
    .wbs_bte_o ({wb_fazyrv2_qspi_ram_rom_bte, wb_fazyrv2_ram_bte, wb_fazyrv2_uart_bte, wb_fazyrv2_spi_bte, wb_fazyrv2_csr_bte}),
    .wbs_dat_i ({wb_fazyrv2_qspi_ram_rom_rdt, wb_fazyrv2_ram_rdt, wb_fazyrv2_uart_rdt, wb_fazyrv2_spi_rdt, wb_fazyrv2_csr_rdt}),
    .wbs_ack_i ({wb_fazyrv2_qspi_ram_rom_ack, wb_fazyrv2_ram_ack, wb_fazyrv2_uart_ack, wb_fazyrv2_spi_ack, wb_fazyrv2_csr_ack}),
    .wbs_err_i ({wb_fazyrv2_qspi_ram_rom_err, wb_fazyrv2_ram_err, wb_fazyrv2_uart_err, wb_fazyrv2_spi_err, wb_fazyrv2_csr_err}),
    .wbs_rty_i ({wb_fazyrv2_qspi_ram_rom_rty, wb_fazyrv2_ram_rty, wb_fazyrv2_uart_rty, wb_fazyrv2_spi_rty, wb_fazyrv2_csr_rty}));

wb_mux
  #(.num_devices (5),
    .MATCH_ADDR  ({32'h00000000, 32'h20000000, 32'h30000000, 32'h40000000, 32'h50000000}),
    .MATCH_MASK  ({32'hffff0000, 32'hffff0000, 32'hfffffffc, 32'hfffffffc, 32'hffffffe0}))
 wb_mux_fazyrv4
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_fazyrv4_adr_i),
    .wbm_dat_i (wb_fazyrv4_dat_i),
    .wbm_sel_i (wb_fazyrv4_sel_i),
    .wbm_we_i  (wb_fazyrv4_we_i),
    .wbm_cyc_i (wb_fazyrv4_cyc_i),
    .wbm_stb_i (wb_fazyrv4_stb_i),
    .wbm_cti_i (wb_fazyrv4_cti_i),
    .wbm_bte_i (wb_fazyrv4_bte_i),
    .wbm_dat_o (wb_fazyrv4_rdt_o),
    .wbm_ack_o (wb_fazyrv4_ack_o),
    .wbm_err_o (wb_fazyrv4_err_o),
    .wbm_rty_o (wb_fazyrv4_rty_o),
    .wbs_adr_o ({wb_fazyrv4_qspi_ram_rom_adr, wb_fazyrv4_ram_adr, wb_fazyrv4_uart_adr, wb_fazyrv4_spi_adr, wb_fazyrv4_csr_adr}),
    .wbs_dat_o ({wb_fazyrv4_qspi_ram_rom_dat, wb_fazyrv4_ram_dat, wb_fazyrv4_uart_dat, wb_fazyrv4_spi_dat, wb_fazyrv4_csr_dat}),
    .wbs_sel_o ({wb_fazyrv4_qspi_ram_rom_sel, wb_fazyrv4_ram_sel, wb_fazyrv4_uart_sel, wb_fazyrv4_spi_sel, wb_fazyrv4_csr_sel}),
    .wbs_we_o  ({wb_fazyrv4_qspi_ram_rom_we, wb_fazyrv4_ram_we, wb_fazyrv4_uart_we, wb_fazyrv4_spi_we, wb_fazyrv4_csr_we}),
    .wbs_cyc_o ({wb_fazyrv4_qspi_ram_rom_cyc, wb_fazyrv4_ram_cyc, wb_fazyrv4_uart_cyc, wb_fazyrv4_spi_cyc, wb_fazyrv4_csr_cyc}),
    .wbs_stb_o ({wb_fazyrv4_qspi_ram_rom_stb, wb_fazyrv4_ram_stb, wb_fazyrv4_uart_stb, wb_fazyrv4_spi_stb, wb_fazyrv4_csr_stb}),
    .wbs_cti_o ({wb_fazyrv4_qspi_ram_rom_cti, wb_fazyrv4_ram_cti, wb_fazyrv4_uart_cti, wb_fazyrv4_spi_cti, wb_fazyrv4_csr_cti}),
    .wbs_bte_o ({wb_fazyrv4_qspi_ram_rom_bte, wb_fazyrv4_ram_bte, wb_fazyrv4_uart_bte, wb_fazyrv4_spi_bte, wb_fazyrv4_csr_bte}),
    .wbs_dat_i ({wb_fazyrv4_qspi_ram_rom_rdt, wb_fazyrv4_ram_rdt, wb_fazyrv4_uart_rdt, wb_fazyrv4_spi_rdt, wb_fazyrv4_csr_rdt}),
    .wbs_ack_i ({wb_fazyrv4_qspi_ram_rom_ack, wb_fazyrv4_ram_ack, wb_fazyrv4_uart_ack, wb_fazyrv4_spi_ack, wb_fazyrv4_csr_ack}),
    .wbs_err_i ({wb_fazyrv4_qspi_ram_rom_err, wb_fazyrv4_ram_err, wb_fazyrv4_uart_err, wb_fazyrv4_spi_err, wb_fazyrv4_csr_err}),
    .wbs_rty_i ({wb_fazyrv4_qspi_ram_rom_rty, wb_fazyrv4_ram_rty, wb_fazyrv4_uart_rty, wb_fazyrv4_spi_rty, wb_fazyrv4_csr_rty}));

wb_mux
  #(.num_devices (5),
    .MATCH_ADDR  ({32'h00000000, 32'h20000000, 32'h30000000, 32'h40000000, 32'h50000000}),
    .MATCH_MASK  ({32'hffff0000, 32'hffff0000, 32'hfffffffc, 32'hfffffffc, 32'hffffffe0}))
 wb_mux_fazyrv8
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_fazyrv8_adr_i),
    .wbm_dat_i (wb_fazyrv8_dat_i),
    .wbm_sel_i (wb_fazyrv8_sel_i),
    .wbm_we_i  (wb_fazyrv8_we_i),
    .wbm_cyc_i (wb_fazyrv8_cyc_i),
    .wbm_stb_i (wb_fazyrv8_stb_i),
    .wbm_cti_i (wb_fazyrv8_cti_i),
    .wbm_bte_i (wb_fazyrv8_bte_i),
    .wbm_dat_o (wb_fazyrv8_rdt_o),
    .wbm_ack_o (wb_fazyrv8_ack_o),
    .wbm_err_o (wb_fazyrv8_err_o),
    .wbm_rty_o (wb_fazyrv8_rty_o),
    .wbs_adr_o ({wb_fazyrv8_qspi_ram_rom_adr, wb_fazyrv8_ram_adr, wb_fazyrv8_uart_adr, wb_fazyrv8_spi_adr, wb_fazyrv8_csr_adr}),
    .wbs_dat_o ({wb_fazyrv8_qspi_ram_rom_dat, wb_fazyrv8_ram_dat, wb_fazyrv8_uart_dat, wb_fazyrv8_spi_dat, wb_fazyrv8_csr_dat}),
    .wbs_sel_o ({wb_fazyrv8_qspi_ram_rom_sel, wb_fazyrv8_ram_sel, wb_fazyrv8_uart_sel, wb_fazyrv8_spi_sel, wb_fazyrv8_csr_sel}),
    .wbs_we_o  ({wb_fazyrv8_qspi_ram_rom_we, wb_fazyrv8_ram_we, wb_fazyrv8_uart_we, wb_fazyrv8_spi_we, wb_fazyrv8_csr_we}),
    .wbs_cyc_o ({wb_fazyrv8_qspi_ram_rom_cyc, wb_fazyrv8_ram_cyc, wb_fazyrv8_uart_cyc, wb_fazyrv8_spi_cyc, wb_fazyrv8_csr_cyc}),
    .wbs_stb_o ({wb_fazyrv8_qspi_ram_rom_stb, wb_fazyrv8_ram_stb, wb_fazyrv8_uart_stb, wb_fazyrv8_spi_stb, wb_fazyrv8_csr_stb}),
    .wbs_cti_o ({wb_fazyrv8_qspi_ram_rom_cti, wb_fazyrv8_ram_cti, wb_fazyrv8_uart_cti, wb_fazyrv8_spi_cti, wb_fazyrv8_csr_cti}),
    .wbs_bte_o ({wb_fazyrv8_qspi_ram_rom_bte, wb_fazyrv8_ram_bte, wb_fazyrv8_uart_bte, wb_fazyrv8_spi_bte, wb_fazyrv8_csr_bte}),
    .wbs_dat_i ({wb_fazyrv8_qspi_ram_rom_rdt, wb_fazyrv8_ram_rdt, wb_fazyrv8_uart_rdt, wb_fazyrv8_spi_rdt, wb_fazyrv8_csr_rdt}),
    .wbs_ack_i ({wb_fazyrv8_qspi_ram_rom_ack, wb_fazyrv8_ram_ack, wb_fazyrv8_uart_ack, wb_fazyrv8_spi_ack, wb_fazyrv8_csr_ack}),
    .wbs_err_i ({wb_fazyrv8_qspi_ram_rom_err, wb_fazyrv8_ram_err, wb_fazyrv8_uart_err, wb_fazyrv8_spi_err, wb_fazyrv8_csr_err}),
    .wbs_rty_i ({wb_fazyrv8_qspi_ram_rom_rty, wb_fazyrv8_ram_rty, wb_fazyrv8_uart_rty, wb_fazyrv8_spi_rty, wb_fazyrv8_csr_rty}));

wb_mux
  #(.num_devices (2),
    .MATCH_ADDR  ({32'h00000000, 32'h20000000}),
    .MATCH_MASK  ({32'hffff0000, 32'hffff0000}))
 wb_mux_oled_dma
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_oled_dma_adr_i),
    .wbm_dat_i (wb_oled_dma_dat_i),
    .wbm_sel_i (wb_oled_dma_sel_i),
    .wbm_we_i  (wb_oled_dma_we_i),
    .wbm_cyc_i (wb_oled_dma_cyc_i),
    .wbm_stb_i (wb_oled_dma_stb_i),
    .wbm_cti_i (wb_oled_dma_cti_i),
    .wbm_bte_i (wb_oled_dma_bte_i),
    .wbm_dat_o (wb_oled_dma_rdt_o),
    .wbm_ack_o (wb_oled_dma_ack_o),
    .wbm_err_o (wb_oled_dma_err_o),
    .wbm_rty_o (wb_oled_dma_rty_o),
    .wbs_adr_o ({wb_oled_dma_qspi_ram_rom_adr, wb_oled_dma_ram_adr}),
    .wbs_dat_o ({wb_oled_dma_qspi_ram_rom_dat, wb_oled_dma_ram_dat}),
    .wbs_sel_o ({wb_oled_dma_qspi_ram_rom_sel, wb_oled_dma_ram_sel}),
    .wbs_we_o  ({wb_oled_dma_qspi_ram_rom_we, wb_oled_dma_ram_we}),
    .wbs_cyc_o ({wb_oled_dma_qspi_ram_rom_cyc, wb_oled_dma_ram_cyc}),
    .wbs_stb_o ({wb_oled_dma_qspi_ram_rom_stb, wb_oled_dma_ram_stb}),
    .wbs_cti_o ({wb_oled_dma_qspi_ram_rom_cti, wb_oled_dma_ram_cti}),
    .wbs_bte_o ({wb_oled_dma_qspi_ram_rom_bte, wb_oled_dma_ram_bte}),
    .wbs_dat_i ({wb_oled_dma_qspi_ram_rom_rdt, wb_oled_dma_ram_rdt}),
    .wbs_ack_i ({wb_oled_dma_qspi_ram_rom_ack, wb_oled_dma_ram_ack}),
    .wbs_err_i ({wb_oled_dma_qspi_ram_rom_err, wb_oled_dma_ram_err}),
    .wbs_rty_i ({wb_oled_dma_qspi_ram_rom_rty, wb_oled_dma_ram_rty}));

wb_arbiter
  #(.num_hosts (5))
 wb_arbiter_qspi_ram_rom
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i ({wb_fazyrv1_qspi_ram_rom_adr, wb_fazyrv2_qspi_ram_rom_adr, wb_fazyrv4_qspi_ram_rom_adr, wb_fazyrv8_qspi_ram_rom_adr, wb_oled_dma_qspi_ram_rom_adr}),
    .wbm_dat_i ({wb_fazyrv1_qspi_ram_rom_dat, wb_fazyrv2_qspi_ram_rom_dat, wb_fazyrv4_qspi_ram_rom_dat, wb_fazyrv8_qspi_ram_rom_dat, wb_oled_dma_qspi_ram_rom_dat}),
    .wbm_sel_i ({wb_fazyrv1_qspi_ram_rom_sel, wb_fazyrv2_qspi_ram_rom_sel, wb_fazyrv4_qspi_ram_rom_sel, wb_fazyrv8_qspi_ram_rom_sel, wb_oled_dma_qspi_ram_rom_sel}),
    .wbm_we_i  ({wb_fazyrv1_qspi_ram_rom_we, wb_fazyrv2_qspi_ram_rom_we, wb_fazyrv4_qspi_ram_rom_we, wb_fazyrv8_qspi_ram_rom_we, wb_oled_dma_qspi_ram_rom_we}),
    .wbm_cyc_i ({wb_fazyrv1_qspi_ram_rom_cyc, wb_fazyrv2_qspi_ram_rom_cyc, wb_fazyrv4_qspi_ram_rom_cyc, wb_fazyrv8_qspi_ram_rom_cyc, wb_oled_dma_qspi_ram_rom_cyc}),
    .wbm_stb_i ({wb_fazyrv1_qspi_ram_rom_stb, wb_fazyrv2_qspi_ram_rom_stb, wb_fazyrv4_qspi_ram_rom_stb, wb_fazyrv8_qspi_ram_rom_stb, wb_oled_dma_qspi_ram_rom_stb}),
    .wbm_cti_i ({wb_fazyrv1_qspi_ram_rom_cti, wb_fazyrv2_qspi_ram_rom_cti, wb_fazyrv4_qspi_ram_rom_cti, wb_fazyrv8_qspi_ram_rom_cti, wb_oled_dma_qspi_ram_rom_cti}),
    .wbm_bte_i ({wb_fazyrv1_qspi_ram_rom_bte, wb_fazyrv2_qspi_ram_rom_bte, wb_fazyrv4_qspi_ram_rom_bte, wb_fazyrv8_qspi_ram_rom_bte, wb_oled_dma_qspi_ram_rom_bte}),
    .wbm_dat_o ({wb_fazyrv1_qspi_ram_rom_rdt, wb_fazyrv2_qspi_ram_rom_rdt, wb_fazyrv4_qspi_ram_rom_rdt, wb_fazyrv8_qspi_ram_rom_rdt, wb_oled_dma_qspi_ram_rom_rdt}),
    .wbm_ack_o ({wb_fazyrv1_qspi_ram_rom_ack, wb_fazyrv2_qspi_ram_rom_ack, wb_fazyrv4_qspi_ram_rom_ack, wb_fazyrv8_qspi_ram_rom_ack, wb_oled_dma_qspi_ram_rom_ack}),
    .wbm_err_o ({wb_fazyrv1_qspi_ram_rom_err, wb_fazyrv2_qspi_ram_rom_err, wb_fazyrv4_qspi_ram_rom_err, wb_fazyrv8_qspi_ram_rom_err, wb_oled_dma_qspi_ram_rom_err}),
    .wbm_rty_o ({wb_fazyrv1_qspi_ram_rom_rty, wb_fazyrv2_qspi_ram_rom_rty, wb_fazyrv4_qspi_ram_rom_rty, wb_fazyrv8_qspi_ram_rom_rty, wb_oled_dma_qspi_ram_rom_rty}),
    .wbs_adr_o (wb_qspi_ram_rom_adr_o),
    .wbs_dat_o (wb_qspi_ram_rom_dat_o),
    .wbs_sel_o (wb_qspi_ram_rom_sel_o),
    .wbs_we_o  (wb_qspi_ram_rom_we_o),
    .wbs_cyc_o (wb_qspi_ram_rom_cyc_o),
    .wbs_stb_o (wb_qspi_ram_rom_stb_o),
    .wbs_cti_o (wb_qspi_ram_rom_cti_o),
    .wbs_bte_o (wb_qspi_ram_rom_bte_o),
    .wbs_dat_i (wb_qspi_ram_rom_rdt_i),
    .wbs_ack_i (wb_qspi_ram_rom_ack_i),
    .wbs_err_i (wb_qspi_ram_rom_err_i),
    .wbs_rty_i (wb_qspi_ram_rom_rty_i));

wb_arbiter
  #(.num_hosts (5))
 wb_arbiter_ram
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i ({wb_fazyrv1_ram_adr, wb_fazyrv2_ram_adr, wb_fazyrv4_ram_adr, wb_fazyrv8_ram_adr, wb_oled_dma_ram_adr}),
    .wbm_dat_i ({wb_fazyrv1_ram_dat, wb_fazyrv2_ram_dat, wb_fazyrv4_ram_dat, wb_fazyrv8_ram_dat, wb_oled_dma_ram_dat}),
    .wbm_sel_i ({wb_fazyrv1_ram_sel, wb_fazyrv2_ram_sel, wb_fazyrv4_ram_sel, wb_fazyrv8_ram_sel, wb_oled_dma_ram_sel}),
    .wbm_we_i  ({wb_fazyrv1_ram_we, wb_fazyrv2_ram_we, wb_fazyrv4_ram_we, wb_fazyrv8_ram_we, wb_oled_dma_ram_we}),
    .wbm_cyc_i ({wb_fazyrv1_ram_cyc, wb_fazyrv2_ram_cyc, wb_fazyrv4_ram_cyc, wb_fazyrv8_ram_cyc, wb_oled_dma_ram_cyc}),
    .wbm_stb_i ({wb_fazyrv1_ram_stb, wb_fazyrv2_ram_stb, wb_fazyrv4_ram_stb, wb_fazyrv8_ram_stb, wb_oled_dma_ram_stb}),
    .wbm_cti_i ({wb_fazyrv1_ram_cti, wb_fazyrv2_ram_cti, wb_fazyrv4_ram_cti, wb_fazyrv8_ram_cti, wb_oled_dma_ram_cti}),
    .wbm_bte_i ({wb_fazyrv1_ram_bte, wb_fazyrv2_ram_bte, wb_fazyrv4_ram_bte, wb_fazyrv8_ram_bte, wb_oled_dma_ram_bte}),
    .wbm_dat_o ({wb_fazyrv1_ram_rdt, wb_fazyrv2_ram_rdt, wb_fazyrv4_ram_rdt, wb_fazyrv8_ram_rdt, wb_oled_dma_ram_rdt}),
    .wbm_ack_o ({wb_fazyrv1_ram_ack, wb_fazyrv2_ram_ack, wb_fazyrv4_ram_ack, wb_fazyrv8_ram_ack, wb_oled_dma_ram_ack}),
    .wbm_err_o ({wb_fazyrv1_ram_err, wb_fazyrv2_ram_err, wb_fazyrv4_ram_err, wb_fazyrv8_ram_err, wb_oled_dma_ram_err}),
    .wbm_rty_o ({wb_fazyrv1_ram_rty, wb_fazyrv2_ram_rty, wb_fazyrv4_ram_rty, wb_fazyrv8_ram_rty, wb_oled_dma_ram_rty}),
    .wbs_adr_o (wb_ram_adr_o),
    .wbs_dat_o (wb_ram_dat_o),
    .wbs_sel_o (wb_ram_sel_o),
    .wbs_we_o  (wb_ram_we_o),
    .wbs_cyc_o (wb_ram_cyc_o),
    .wbs_stb_o (wb_ram_stb_o),
    .wbs_cti_o (wb_ram_cti_o),
    .wbs_bte_o (wb_ram_bte_o),
    .wbs_dat_i (wb_ram_rdt_i),
    .wbs_ack_i (wb_ram_ack_i),
    .wbs_err_i (wb_ram_err_i),
    .wbs_rty_i (wb_ram_rty_i));

wb_arbiter
  #(.num_hosts (4))
 wb_arbiter_uart
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i ({wb_fazyrv1_uart_adr, wb_fazyrv2_uart_adr, wb_fazyrv4_uart_adr, wb_fazyrv8_uart_adr}),
    .wbm_dat_i ({wb_fazyrv1_uart_dat, wb_fazyrv2_uart_dat, wb_fazyrv4_uart_dat, wb_fazyrv8_uart_dat}),
    .wbm_sel_i ({wb_fazyrv1_uart_sel, wb_fazyrv2_uart_sel, wb_fazyrv4_uart_sel, wb_fazyrv8_uart_sel}),
    .wbm_we_i  ({wb_fazyrv1_uart_we, wb_fazyrv2_uart_we, wb_fazyrv4_uart_we, wb_fazyrv8_uart_we}),
    .wbm_cyc_i ({wb_fazyrv1_uart_cyc, wb_fazyrv2_uart_cyc, wb_fazyrv4_uart_cyc, wb_fazyrv8_uart_cyc}),
    .wbm_stb_i ({wb_fazyrv1_uart_stb, wb_fazyrv2_uart_stb, wb_fazyrv4_uart_stb, wb_fazyrv8_uart_stb}),
    .wbm_cti_i ({wb_fazyrv1_uart_cti, wb_fazyrv2_uart_cti, wb_fazyrv4_uart_cti, wb_fazyrv8_uart_cti}),
    .wbm_bte_i ({wb_fazyrv1_uart_bte, wb_fazyrv2_uart_bte, wb_fazyrv4_uart_bte, wb_fazyrv8_uart_bte}),
    .wbm_dat_o ({wb_fazyrv1_uart_rdt, wb_fazyrv2_uart_rdt, wb_fazyrv4_uart_rdt, wb_fazyrv8_uart_rdt}),
    .wbm_ack_o ({wb_fazyrv1_uart_ack, wb_fazyrv2_uart_ack, wb_fazyrv4_uart_ack, wb_fazyrv8_uart_ack}),
    .wbm_err_o ({wb_fazyrv1_uart_err, wb_fazyrv2_uart_err, wb_fazyrv4_uart_err, wb_fazyrv8_uart_err}),
    .wbm_rty_o ({wb_fazyrv1_uart_rty, wb_fazyrv2_uart_rty, wb_fazyrv4_uart_rty, wb_fazyrv8_uart_rty}),
    .wbs_adr_o (wb_uart_adr_o),
    .wbs_dat_o (wb_uart_dat_o),
    .wbs_sel_o (wb_uart_sel_o),
    .wbs_we_o  (wb_uart_we_o),
    .wbs_cyc_o (wb_uart_cyc_o),
    .wbs_stb_o (wb_uart_stb_o),
    .wbs_cti_o (wb_uart_cti_o),
    .wbs_bte_o (wb_uart_bte_o),
    .wbs_dat_i (wb_uart_rdt_i),
    .wbs_ack_i (wb_uart_ack_i),
    .wbs_err_i (wb_uart_err_i),
    .wbs_rty_i (wb_uart_rty_i));

wb_arbiter
  #(.num_hosts (4))
 wb_arbiter_spi
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i ({wb_fazyrv1_spi_adr, wb_fazyrv2_spi_adr, wb_fazyrv4_spi_adr, wb_fazyrv8_spi_adr}),
    .wbm_dat_i ({wb_fazyrv1_spi_dat, wb_fazyrv2_spi_dat, wb_fazyrv4_spi_dat, wb_fazyrv8_spi_dat}),
    .wbm_sel_i ({wb_fazyrv1_spi_sel, wb_fazyrv2_spi_sel, wb_fazyrv4_spi_sel, wb_fazyrv8_spi_sel}),
    .wbm_we_i  ({wb_fazyrv1_spi_we, wb_fazyrv2_spi_we, wb_fazyrv4_spi_we, wb_fazyrv8_spi_we}),
    .wbm_cyc_i ({wb_fazyrv1_spi_cyc, wb_fazyrv2_spi_cyc, wb_fazyrv4_spi_cyc, wb_fazyrv8_spi_cyc}),
    .wbm_stb_i ({wb_fazyrv1_spi_stb, wb_fazyrv2_spi_stb, wb_fazyrv4_spi_stb, wb_fazyrv8_spi_stb}),
    .wbm_cti_i ({wb_fazyrv1_spi_cti, wb_fazyrv2_spi_cti, wb_fazyrv4_spi_cti, wb_fazyrv8_spi_cti}),
    .wbm_bte_i ({wb_fazyrv1_spi_bte, wb_fazyrv2_spi_bte, wb_fazyrv4_spi_bte, wb_fazyrv8_spi_bte}),
    .wbm_dat_o ({wb_fazyrv1_spi_rdt, wb_fazyrv2_spi_rdt, wb_fazyrv4_spi_rdt, wb_fazyrv8_spi_rdt}),
    .wbm_ack_o ({wb_fazyrv1_spi_ack, wb_fazyrv2_spi_ack, wb_fazyrv4_spi_ack, wb_fazyrv8_spi_ack}),
    .wbm_err_o ({wb_fazyrv1_spi_err, wb_fazyrv2_spi_err, wb_fazyrv4_spi_err, wb_fazyrv8_spi_err}),
    .wbm_rty_o ({wb_fazyrv1_spi_rty, wb_fazyrv2_spi_rty, wb_fazyrv4_spi_rty, wb_fazyrv8_spi_rty}),
    .wbs_adr_o (wb_spi_adr_o),
    .wbs_dat_o (wb_spi_dat_o),
    .wbs_sel_o (wb_spi_sel_o),
    .wbs_we_o  (wb_spi_we_o),
    .wbs_cyc_o (wb_spi_cyc_o),
    .wbs_stb_o (wb_spi_stb_o),
    .wbs_cti_o (wb_spi_cti_o),
    .wbs_bte_o (wb_spi_bte_o),
    .wbs_dat_i (wb_spi_rdt_i),
    .wbs_ack_i (wb_spi_ack_i),
    .wbs_err_i (wb_spi_err_i),
    .wbs_rty_i (wb_spi_rty_i));

wb_arbiter
  #(.num_hosts (4))
 wb_arbiter_csr
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i ({wb_fazyrv1_csr_adr, wb_fazyrv2_csr_adr, wb_fazyrv4_csr_adr, wb_fazyrv8_csr_adr}),
    .wbm_dat_i ({wb_fazyrv1_csr_dat, wb_fazyrv2_csr_dat, wb_fazyrv4_csr_dat, wb_fazyrv8_csr_dat}),
    .wbm_sel_i ({wb_fazyrv1_csr_sel, wb_fazyrv2_csr_sel, wb_fazyrv4_csr_sel, wb_fazyrv8_csr_sel}),
    .wbm_we_i  ({wb_fazyrv1_csr_we, wb_fazyrv2_csr_we, wb_fazyrv4_csr_we, wb_fazyrv8_csr_we}),
    .wbm_cyc_i ({wb_fazyrv1_csr_cyc, wb_fazyrv2_csr_cyc, wb_fazyrv4_csr_cyc, wb_fazyrv8_csr_cyc}),
    .wbm_stb_i ({wb_fazyrv1_csr_stb, wb_fazyrv2_csr_stb, wb_fazyrv4_csr_stb, wb_fazyrv8_csr_stb}),
    .wbm_cti_i ({wb_fazyrv1_csr_cti, wb_fazyrv2_csr_cti, wb_fazyrv4_csr_cti, wb_fazyrv8_csr_cti}),
    .wbm_bte_i ({wb_fazyrv1_csr_bte, wb_fazyrv2_csr_bte, wb_fazyrv4_csr_bte, wb_fazyrv8_csr_bte}),
    .wbm_dat_o ({wb_fazyrv1_csr_rdt, wb_fazyrv2_csr_rdt, wb_fazyrv4_csr_rdt, wb_fazyrv8_csr_rdt}),
    .wbm_ack_o ({wb_fazyrv1_csr_ack, wb_fazyrv2_csr_ack, wb_fazyrv4_csr_ack, wb_fazyrv8_csr_ack}),
    .wbm_err_o ({wb_fazyrv1_csr_err, wb_fazyrv2_csr_err, wb_fazyrv4_csr_err, wb_fazyrv8_csr_err}),
    .wbm_rty_o ({wb_fazyrv1_csr_rty, wb_fazyrv2_csr_rty, wb_fazyrv4_csr_rty, wb_fazyrv8_csr_rty}),
    .wbs_adr_o (wb_csr_adr_o),
    .wbs_dat_o (wb_csr_dat_o),
    .wbs_sel_o (wb_csr_sel_o),
    .wbs_we_o  (wb_csr_we_o),
    .wbs_cyc_o (wb_csr_cyc_o),
    .wbs_stb_o (wb_csr_stb_o),
    .wbs_cti_o (wb_csr_cti_o),
    .wbs_bte_o (wb_csr_bte_o),
    .wbs_dat_i (wb_csr_rdt_i),
    .wbs_ack_i (wb_csr_ack_i),
    .wbs_err_i (wb_csr_err_i),
    .wbs_rty_i (wb_csr_rty_i));

endmodule
