--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml solver.twx solver.ncd -o solver.twr solver.pcf

Design file:              solver.ncd
Physical constraint file: solver.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 
0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23900488 paths analyzed, 42623 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.542ns.
--------------------------------------------------------------------------------

Paths for end point v_cont/red_2 (SLICE_X13Y14.C5), 1290260 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/red_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.999ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_3_1
    SLICE_X24Y16.A1      net (fanout=14)       2.328   v_cont/column_3_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.CX      net (fanout=288)      4.663   cell_address<2>
    SLICE_X14Y59.BMUX    Tcxb                  0.189   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_12_f7_13
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X11Y21.D2      net (fanout=7)        2.470   weight<1>
    SLICE_X11Y21.D       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/Mmux_color81_SW1
    SLICE_X13Y14.C5      net (fanout=1)        1.154   N569
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color81
                                                       v_cont/red_2
    -------------------------------------------------  ---------------------------
    Total                                     22.999ns (3.074ns logic, 19.925ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/red_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.828ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_3_1
    SLICE_X24Y16.A1      net (fanout=14)       2.328   v_cont/column_3_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.AX      net (fanout=288)      4.506   cell_address<2>
    SLICE_X14Y59.BMUX    Taxb                  0.175   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_11_f7_16
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X11Y21.D2      net (fanout=7)        2.470   weight<1>
    SLICE_X11Y21.D       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/Mmux_color81_SW1
    SLICE_X13Y14.C5      net (fanout=1)        1.154   N569
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color81
                                                       v_cont/red_2
    -------------------------------------------------  ---------------------------
    Total                                     22.828ns (3.060ns logic, 19.768ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_5_1 (FF)
  Destination:          v_cont/red_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.773ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_5_1 to v_cont/red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_5_1
    SLICE_X24Y16.A2      net (fanout=16)       2.088   v_cont/column_5_1
    SLICE_X24Y16.COUT    Topcya                0.409   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lutdi
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.CX      net (fanout=288)      4.663   cell_address<2>
    SLICE_X14Y59.BMUX    Tcxb                  0.189   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_12_f7_13
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X11Y21.D2      net (fanout=7)        2.470   weight<1>
    SLICE_X11Y21.D       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/Mmux_color81_SW1
    SLICE_X13Y14.C5      net (fanout=1)        1.154   N569
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color81
                                                       v_cont/red_2
    -------------------------------------------------  ---------------------------
    Total                                     22.773ns (3.088ns logic, 19.685ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/blue_1 (SLICE_X13Y14.B3), 1290260 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.742ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_3_1
    SLICE_X24Y16.A1      net (fanout=14)       2.328   v_cont/column_3_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.CX      net (fanout=288)      4.663   cell_address<2>
    SLICE_X14Y59.BMUX    Tcxb                  0.189   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_12_f7_13
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X13Y24.D4      net (fanout=7)        1.886   weight<1>
    SLICE_X13Y24.D       Tilo                  0.259   nm/start_weights_159<3>
                                                       v_col/Mmux_color2_SW2
    SLICE_X13Y14.B3      net (fanout=1)        1.481   N566
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color2
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     22.742ns (3.074ns logic, 19.668ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.571ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_3_1
    SLICE_X24Y16.A1      net (fanout=14)       2.328   v_cont/column_3_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.AX      net (fanout=288)      4.506   cell_address<2>
    SLICE_X14Y59.BMUX    Taxb                  0.175   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_11_f7_16
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X13Y24.D4      net (fanout=7)        1.886   weight<1>
    SLICE_X13Y24.D       Tilo                  0.259   nm/start_weights_159<3>
                                                       v_col/Mmux_color2_SW2
    SLICE_X13Y14.B3      net (fanout=1)        1.481   N566
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color2
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     22.571ns (3.060ns logic, 19.511ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_5_1 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.516ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.258 - 0.266)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_5_1 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_5_1
    SLICE_X24Y16.A2      net (fanout=16)       2.088   v_cont/column_5_1
    SLICE_X24Y16.COUT    Topcya                0.409   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lutdi
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X15Y9.B5       net (fanout=40)       0.909   v_col/row_enable_column_enable_AND_569_o
    SLICE_X15Y9.B        Tilo                  0.259   nm/start_weights_189<7>
                                                       v_col/Mmux_cell_address33
    SLICE_X14Y59.CX      net (fanout=288)      4.663   cell_address<2>
    SLICE_X14Y59.BMUX    Tcxb                  0.189   nm/Mmux_weight_out_10_f89
                                                       nm/Mmux_weight_out_12_f7_13
                                                       nm/Mmux_weight_out_10_f8_8
    SLICE_X24Y32.C1      net (fanout=1)        3.609   nm/Mmux_weight_out_10_f89
    SLICE_X24Y32.BMUX    Topcb                 0.371   weight<1>
                                                       nm/Mmux_weight_out_53
                                                       nm/Mmux_weight_out_4_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X13Y24.D4      net (fanout=7)        1.886   weight<1>
    SLICE_X13Y24.D       Tilo                  0.259   nm/start_weights_159<3>
                                                       v_col/Mmux_color2_SW2
    SLICE_X13Y14.B3      net (fanout=1)        1.481   N566
    SLICE_X13Y14.CLK     Tas                   0.322   v_cont/red<2>
                                                       v_col/Mmux_color2
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                     22.516ns (3.088ns logic, 19.428ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/green_0 (SLICE_X9Y20.A5), 775058 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/green_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.663ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.353 - 0.361)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_3_1
    SLICE_X24Y16.A1      net (fanout=14)       2.328   v_cont/column_3_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X21Y26.A2      net (fanout=40)       2.994   v_col/row_enable_column_enable_AND_569_o
    SLICE_X21Y26.A       Tilo                  0.259   nm/start_weights_234<7>
                                                       v_col/Mmux_cell_address18_16
    SLICE_X22Y56.B1      net (fanout=21)       3.779   v_col/Mmux_cell_address1815
    SLICE_X22Y56.BMUX    Topbb                 0.361   nm/Mmux_weight_out_10_f828
                                                       nm/Mmux_weight_out_1393
                                                       nm/Mmux_weight_out_11_f7_47
                                                       nm/Mmux_weight_out_10_f8_27
    SLICE_X18Y30.C2      net (fanout=1)        2.290   nm/Mmux_weight_out_10_f828
    SLICE_X18Y30.BMUX    Topcb                 0.386   weight<4>
                                                       nm/Mmux_weight_out_59
                                                       nm/Mmux_weight_out_4_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X15Y14.A2      net (fanout=9)        2.384   weight<4>
    SLICE_X15Y14.A       Tilo                  0.259   v_cont/red<1>
                                                       v_col/Mmux_color511
    SLICE_X9Y20.A5       net (fanout=2)        0.835   v_col/Mmux_color51
    SLICE_X9Y20.CLK      Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color31
                                                       v_cont/green_0
    -------------------------------------------------  ---------------------------
    Total                                     22.663ns (3.261ns logic, 19.402ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_5_1 (FF)
  Destination:          v_cont/green_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.437ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.353 - 0.361)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_5_1 to v_cont/green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_5_1
    SLICE_X24Y16.A2      net (fanout=16)       2.088   v_cont/column_5_1
    SLICE_X24Y16.COUT    Topcya                0.409   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lutdi
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X21Y26.A2      net (fanout=40)       2.994   v_col/row_enable_column_enable_AND_569_o
    SLICE_X21Y26.A       Tilo                  0.259   nm/start_weights_234<7>
                                                       v_col/Mmux_cell_address18_16
    SLICE_X22Y56.B1      net (fanout=21)       3.779   v_col/Mmux_cell_address1815
    SLICE_X22Y56.BMUX    Topbb                 0.361   nm/Mmux_weight_out_10_f828
                                                       nm/Mmux_weight_out_1393
                                                       nm/Mmux_weight_out_11_f7_47
                                                       nm/Mmux_weight_out_10_f8_27
    SLICE_X18Y30.C2      net (fanout=1)        2.290   nm/Mmux_weight_out_10_f828
    SLICE_X18Y30.BMUX    Topcb                 0.386   weight<4>
                                                       nm/Mmux_weight_out_59
                                                       nm/Mmux_weight_out_4_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X15Y14.A2      net (fanout=9)        2.384   weight<4>
    SLICE_X15Y14.A       Tilo                  0.259   v_cont/red<1>
                                                       v_col/Mmux_color511
    SLICE_X9Y20.A5       net (fanout=2)        0.835   v_col/Mmux_color51
    SLICE_X9Y20.CLK      Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color31
                                                       v_cont/green_0
    -------------------------------------------------  ---------------------------
    Total                                     22.437ns (3.275ns logic, 19.162ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_5_1 (FF)
  Destination:          v_cont/green_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.423ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.353 - 0.361)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_5_1 to v_cont/green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.391   v_cont/column_5_1
                                                       v_cont/column_5_1
    SLICE_X24Y16.A2      net (fanout=16)       2.088   v_cont/column_5_1
    SLICE_X24Y16.COUT    Topcya                0.395   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_lut<0>
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.CIN     net (fanout=1)        0.003   v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<3>
    SLICE_X24Y17.BMUX    Tcinb                 0.222   nm/node_matrix_full[219].main_nodes.NX/state_FSM_FFd2-In2
                                                       v_col/Mcompar_GND_213_o_column[31]_LessThan_52_o_cy<5>
    SLICE_X11Y21.A4      net (fanout=1)        1.325   v_col/GND_213_o_column[31]_LessThan_52_o
    SLICE_X11Y21.A       Tilo                  0.259   nm/start_weights_164<7>
                                                       v_col/column[31]_GND_213_o_AND_554_o1
    SLICE_X6Y3.C6        net (fanout=31)       2.216   v_col/column[31]_GND_213_o_AND_554_o
    SLICE_X6Y3.C         Tilo                  0.204   N574
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X6Y13.A1       net (fanout=1)        1.248   N563
    SLICE_X6Y13.A        Tilo                  0.203   cell_address<1>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X21Y26.A2      net (fanout=40)       2.994   v_col/row_enable_column_enable_AND_569_o
    SLICE_X21Y26.A       Tilo                  0.259   nm/start_weights_234<7>
                                                       v_col/Mmux_cell_address18_16
    SLICE_X22Y56.B1      net (fanout=21)       3.779   v_col/Mmux_cell_address1815
    SLICE_X22Y56.BMUX    Topbb                 0.361   nm/Mmux_weight_out_10_f828
                                                       nm/Mmux_weight_out_1393
                                                       nm/Mmux_weight_out_11_f7_47
                                                       nm/Mmux_weight_out_10_f8_27
    SLICE_X18Y30.C2      net (fanout=1)        2.290   nm/Mmux_weight_out_10_f828
    SLICE_X18Y30.BMUX    Topcb                 0.386   weight<4>
                                                       nm/Mmux_weight_out_59
                                                       nm/Mmux_weight_out_4_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X15Y14.A2      net (fanout=9)        2.384   weight<4>
    SLICE_X15Y14.A       Tilo                  0.259   v_cont/red<1>
                                                       v_col/Mmux_color511
    SLICE_X9Y20.A5       net (fanout=2)        0.835   v_col/Mmux_color51
    SLICE_X9Y20.CLK      Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color31
                                                       v_cont/green_0
    -------------------------------------------------  ---------------------------
    Total                                     22.423ns (3.261ns logic, 19.162ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0 (SLICE_X0Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0 (FF)
  Destination:          nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0 to nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.200   nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current<1>
                                                       nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0
    SLICE_X0Y46.A6       net (fanout=2)        0.022   nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current<0>
    SLICE_X0Y46.CLK      Tah         (-Th)    -0.190   nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current<1>
                                                       nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0_glue_set
                                                       nm/node_matrix_full[7].top_row_nodes.NTR/pinged_by_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0 (SLICE_X12Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0 (FF)
  Destination:          nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0 to nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.200   nm/node_matrix_full[40].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0
    SLICE_X12Y31.A6      net (fanout=2)        0.022   nm/node_matrix_full[40].main_nodes.NX/pinged_by_current<0>
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.190   nm/node_matrix_full[40].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0_glue_set
                                                       nm/node_matrix_full[40].main_nodes.NX/pinged_by_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point nm/path_back_173 (SLICE_X32Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/path_back_173 (FF)
  Destination:          nm/path_back_173 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/path_back_173 to nm/path_back_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.200   nm/path_back<176>
                                                       nm/path_back_173
    SLICE_X32Y37.A6      net (fanout=2)        0.022   nm/path_back<173>
    SLICE_X32Y37.CLK     Tah         (-Th)    -0.190   nm/path_back<176>
                                                       nm/_n5812<173>1
                                                       nm/path_back_173
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cb/clkout1_buf/I0
  Logical resource: cb/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cb/clkfx
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: s_rx/df_sync/async_out/CLK
  Logical resource: s_rx/df_sync/Mshreg_async_out/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: nm/clk_div<3>/CLK
  Logical resource: nm/clk_div_0/CK
  Location pin: SLICE_X36Y16.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      5.886ns|            0|            0|            0|     23900488|
| TS_cb_clkfx                   |     40.000ns|     23.542ns|          N/A|            0|            0|     23900488|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_real
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_real       |   23.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23900488 paths, 0 nets, and 44725 connections

Design statistics:
   Minimum period:  23.542ns{1}   (Maximum frequency:  42.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 22 15:25:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



