<stg><name>Dig_compensator</name>


<trans_list>

<trans id="201" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="8">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="9" to="10">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="10" to="11">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="11" to="12">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="12" to="13">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="13" to="14">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="14" to="15">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="15" to="16">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="16" to="17">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="17" to="18">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="18" to="19">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="19" to="20">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="20" to="21">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="21" to="22">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="22" to="23">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="23" to="24">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="24" to="25">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="25" to="26">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="26" to="27">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="27" to="28">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="28" to="29">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="29" to="30">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="30" to="31">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="31" to="32">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="32" to="33">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="33" to="34">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="34" to="35">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="35" to="36">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="36" to="36">
<condition id="89">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %e_load_s = alloca float

]]></node>
<StgValue><ssdm name="e_load_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %y_load_s = alloca float

]]></node>
<StgValue><ssdm name="y_load_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:14  %params_adcMask_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %params_adcMask)

]]></node>
<StgValue><ssdm name="params_adcMask_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:15  %params_y_max_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %params_y_max)

]]></node>
<StgValue><ssdm name="params_y_max_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:16  %params_vRef_read = call float @_ssdm_op_Read.s_axilite.float(float %params_vRef)

]]></node>
<StgValue><ssdm name="params_vRef_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="12" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %tmp_8 = trunc i32 %params_adcMask_read to i12

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:13  %v_meas_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %v_meas)

]]></node>
<StgValue><ssdm name="v_meas_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:30  %tmp_1 = and i12 %tmp_8, %v_meas_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:31  %tmp_1_cast = zext i12 %tmp_1 to i32

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %v_measReal = sitofp i32 %tmp_1_cast to float

]]></node>
<StgValue><ssdm name="v_measReal"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %e = fsub float %params_vRef_read, %v_measReal

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %e = fsub float %params_vRef_read, %v_measReal

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %e = fsub float %params_vRef_read, %v_measReal

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:19  %params_coef_addr = getelementptr [3 x float]* %params_coef, i64 0, i64 0

]]></node>
<StgValue><ssdm name="params_coef_addr"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %e = fsub float %params_vRef_read, %v_measReal

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:34  %params_coef_load = load float* %params_coef_addr, align 4

]]></node>
<StgValue><ssdm name="params_coef_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="58" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %e = fsub float %params_vRef_read, %v_measReal

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:34  %params_coef_load = load float* %params_coef_addr, align 4

]]></node>
<StgValue><ssdm name="params_coef_load"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:36  %params_coef_addr_1 = getelementptr [3 x float]* %params_coef, i64 0, i64 1

]]></node>
<StgValue><ssdm name="params_coef_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:37  %params_coef_load_1 = load float* %params_coef_addr_1, align 4

]]></node>
<StgValue><ssdm name="params_coef_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %tmp_2 = fmul float %params_coef_load, %e

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:37  %params_coef_load_1 = load float* %params_coef_addr_1, align 4

]]></node>
<StgValue><ssdm name="params_coef_load_1"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %e_1_load = load float* @e_1, align 4

]]></node>
<StgValue><ssdm name="e_1_load"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %tmp_3 = fmul float %params_coef_load_1, %e_1_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:96  store float %e_1_load, float* %e_load_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %tmp_2 = fmul float %params_coef_load, %e

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %tmp_3 = fmul float %params_coef_load_1, %e_1_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %tmp_2 = fmul float %params_coef_load, %e

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %tmp_3 = fmul float %params_coef_load_1, %e_1_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %tmp_2 = fmul float %params_coef_load, %e

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %tmp_3 = fmul float %params_coef_load_1, %e_1_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_4 = fadd float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:41  %params_coef_addr_2 = getelementptr [3 x float]* %params_coef, i64 0, i64 2

]]></node>
<StgValue><ssdm name="params_coef_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:42  %params_coef_load_2 = load float* %params_coef_addr_2, align 4

]]></node>
<StgValue><ssdm name="params_coef_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_4 = fadd float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:42  %params_coef_load_2 = load float* %params_coef_addr_2, align 4

]]></node>
<StgValue><ssdm name="params_coef_load_2"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:43  %e_2_load = load float* @e_2, align 4

]]></node>
<StgValue><ssdm name="e_2_load"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_5 = fmul float %params_coef_load_2, %e_2_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_4 = fadd float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_5 = fmul float %params_coef_load_2, %e_2_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="82" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_4 = fadd float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_5 = fmul float %params_coef_load_2, %e_2_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="84" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_4 = fadd float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_5 = fmul float %params_coef_load_2, %e_2_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_6 = fadd float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_6 = fadd float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="88" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_6 = fadd float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="89" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_6 = fadd float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="90" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_6 = fadd float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="91" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %y_1_load = load float* @y_1, align 4

]]></node>
<StgValue><ssdm name="y_1_load"/></StgValue>
</operation>

<operation id="92" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_7 = fadd float %tmp_6, %y_1_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="27" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:95  store float %y_1_load, float* %y_load_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="95" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_7 = fadd float %tmp_6, %y_1_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="96" st_id="28" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="97" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_7 = fadd float %tmp_6, %y_1_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="99" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_7 = fadd float %tmp_6, %y_1_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="100" st_id="30" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="101" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_7 = fadd float %tmp_6, %y_1_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="102" st_id="31" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="103" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:48  %tmp_7_to_int = bitcast float %tmp_7 to i32

]]></node>
<StgValue><ssdm name="tmp_7_to_int"/></StgValue>
</operation>

<operation id="104" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:49  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_7_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %tmp_15 = trunc i32 %tmp_7_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="106" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:51  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="107" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:52  %notrhs = icmp eq i23 %tmp_15, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="108" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:53  %tmp_10 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="109" st_id="32" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %tmp_11 = fcmp ogt float %tmp_7, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="110" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:55  %tmp_13 = and i1 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="111" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:56  %tmp_9 = select i1 %tmp_13, float %tmp_7, float 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="112" st_id="32" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_s = sitofp i32 %params_y_max_read to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %tmp_9_to_int = bitcast float %tmp_9 to i32

]]></node>
<StgValue><ssdm name="tmp_9_to_int"/></StgValue>
</operation>

<operation id="114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:59  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_9_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:60  %tmp_17 = trunc i32 %tmp_9_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:61  %tmp_10_to_int = bitcast float %tmp_s to i32

]]></node>
<StgValue><ssdm name="tmp_10_to_int"/></StgValue>
</operation>

<operation id="117" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:62  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="118" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:63  %tmp_23 = trunc i32 %tmp_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="119" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:64  %notlhs2 = icmp ne i8 %tmp_14, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="120" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:65  %notrhs3 = icmp eq i23 %tmp_17, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="121" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:66  %tmp_18 = or i1 %notrhs3, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="122" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:67  %notlhs4 = icmp ne i8 %tmp_16, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="123" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:68  %notrhs5 = icmp eq i23 %tmp_23, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="124" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:69  %tmp_19 = or i1 %notrhs5, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="125" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:70  %tmp_20 = and i1 %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="126" st_id="33" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:71  %tmp_21 = fcmp olt float %tmp_9, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="127" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:72  %tmp_22 = and i1 %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="128" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:73  %x_assign = select i1 %tmp_22, float %tmp_9, float %tmp_s

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:74  %p_Val2_s = bitcast float %x_assign to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="130" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:75  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="131" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:76  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="132" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:77  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="24">
<![CDATA[
._crit_edge_ifconv:78  %tmp_2_i_i = zext i24 %p_Result_s to i62

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:79  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast1"/></StgValue>
</operation>

<operation id="135" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:80  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="136" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:81  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="137" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:82  %tmp_4_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="138" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:83  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i_cast"/></StgValue>
</operation>

<operation id="139" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:84  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:85  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="24" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:86  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:87  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i62

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="143" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge_ifconv:88  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="144" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:89  %tmp_9_i_i = shl i62 %tmp_2_i_i, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:90  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="146" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="10" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:91  %tmp_24 = zext i1 %tmp_29 to i10

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="10" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:92  %tmp_25 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %tmp_9_i_i, i32 23, i32 32)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="148" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge_ifconv:93  %tmp_26 = select i1 %isNeg, i10 %tmp_24, i10 %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="149" st_id="34" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge_ifconv:94  call void @_ssdm_op_Write.ap_none.i10P(i10* %u, i10 %tmp_26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float %params_vRef), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %params_coef), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %params_y_max), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %params_adcMask), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i12 %v_meas), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i10* %u), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %yVmeasDbg), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %yDbg), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %eDbg), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap(i10* %uDbg), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:12  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @Dig_compensator_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:17  call void (...)* @_ssdm_op_SpecInterface(i32 %params_adcMask, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:18  call void (...)* @_ssdm_op_SpecInterface(i32 %params_y_max, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:20  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %params_coef, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:21  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %params_coef, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:22  call void (...)* @_ssdm_op_SpecInterface(float %params_vRef, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:23  call void (...)* @_ssdm_op_SpecInterface(float* %yVmeasDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i10* %uDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:25  call void (...)* @_ssdm_op_SpecInterface(float* %eDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:26  call void (...)* @_ssdm_op_SpecInterface(float* %yDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:27  call void (...)* @_ssdm_op_SpecInterface(i12 %v_meas, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge_ifconv:28  call void (...)* @_ssdm_op_SpecInterface(i10* %u, [8 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="35" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge_ifconv:94  call void @_ssdm_op_Write.ap_none.i10P(i10* %u, i10 %tmp_26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:97  br label %branch2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="174" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
branch2:0  %i = phi i2 [ -2, %._crit_edge_ifconv ], [ %i_1, %branch2.backedge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch2:1  %tmp_12 = icmp eq i2 %i, 0

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="176" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch2:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="177" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch2:3  br i1 %tmp_12, label %2, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32">
<![CDATA[
:0  %e_load = load float* %e_load_s

]]></node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>

<operation id="179" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %i_1 = add i2 %i, -1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="180" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %cond = icmp eq i2 %i_1, 0

]]></node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="181" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %e_load_2_phi = select i1 %cond, float %e, float %e_load

]]></node>
<StgValue><ssdm name="e_load_2_phi"/></StgValue>
</operation>

<operation id="182" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %cond1 = icmp eq i2 %i, 1

]]></node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>

<operation id="183" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %cond1, label %branch7, label %branch8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store float %e_load_2_phi, float* @e_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store float %e_load_2_phi, float* @e_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1  store float %e_load_2_phi, float* %e_load_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32">
<![CDATA[
:0  %y_load = load float* %y_load_s

]]></node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="190" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %y_load_1_phi = select i1 %cond, float %x_assign, float %y_load

]]></node>
<StgValue><ssdm name="y_load_1_phi"/></StgValue>
</operation>

<operation id="191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %cond1, label %branch1, label %branch2.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store float %y_load_1_phi, float* @y_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:1  store float %y_load_1_phi, float* %y_load_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %branch2.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch2.backedge:0  br label %branch2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="36" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %yVmeasDbg, float %v_measReal)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="36" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.s_axilite.floatP(float* %yDbg, float %x_assign)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="36" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %eDbg, float %e)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="36" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  call void @_ssdm_op_Write.s_axilite.i10P(i10* %uDbg, i10 %tmp_26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0">
<![CDATA[
:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
