Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 30 14:39:38 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                  144        0.230        0.000                      0                  144        3.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.169        0.000                      0                  144        0.230        0.000                      0                  144        3.000        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.684ns (39.611%)  route 4.092ns (60.389%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.638     4.710    incr1_right[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  incr1_left_inferred_i_31/O
                         net (fo=2, routed)           0.615     5.448    incr1/incr1_out_inferred_i_1_0[1]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.955 r  incr1/incr1_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.955    incr1/incr1_out_inferred_i_8_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  incr1/incr1_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.069    incr1/incr1_out_inferred_i_7_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  incr1/incr1_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.183    incr1/incr1_out_inferred_i_6_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  incr1/incr1_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.297    incr1/incr1_out_inferred_i_5_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  incr1/incr1_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.411    incr1/incr1_out_inferred_i_4_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  incr1/incr1_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    incr1/incr1_out_inferred_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  incr1/incr1_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    incr1/incr1_out_inferred_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.878 r  incr1/incr1_out_inferred_i_1/O[2]
                         net (fo=1, routed)           0.568     7.447    incr1_out[30]
    SLICE_X27Y66         LUT6 (Prop_lut6_I0_O)        0.302     7.749 r  fsm1_in_inferred_i_2/O
                         net (fo=1, routed)           0.000     7.749    fsm1/D[30]
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y66         FDRE (Setup_fdre_C_D)        0.029     7.918    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.911ns (43.345%)  route 3.805ns (56.655%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  incr0/incr0_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.713    incr0/incr0_out_inferred_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.026 r  incr0/incr0_out_inferred_i_1/O[3]
                         net (fo=1, routed)           0.357     7.383    incr0_out[31]
    SLICE_X30Y68         LUT6 (Prop_lut6_I0_O)        0.306     7.689 r  fsm0_in_inferred_i_1/O
                         net (fo=1, routed)           0.000     7.689    fsm0/D[31]
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.077     7.966    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.780ns (41.794%)  route 3.872ns (58.206%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.638     4.710    incr1_right[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  incr1_left_inferred_i_31/O
                         net (fo=2, routed)           0.615     5.448    incr1/incr1_out_inferred_i_1_0[1]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.955 r  incr1/incr1_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.955    incr1/incr1_out_inferred_i_8_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  incr1/incr1_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.069    incr1/incr1_out_inferred_i_7_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  incr1/incr1_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.183    incr1/incr1_out_inferred_i_6_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  incr1/incr1_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.297    incr1/incr1_out_inferred_i_5_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  incr1/incr1_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.411    incr1/incr1_out_inferred_i_4_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  incr1/incr1_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    incr1/incr1_out_inferred_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  incr1/incr1_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    incr1/incr1_out_inferred_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  incr1/incr1_out_inferred_i_1/O[1]
                         net (fo=1, routed)           0.348     7.322    incr1_out[29]
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.303     7.625 r  fsm1_in_inferred_i_3/O
                         net (fo=1, routed)           0.000     7.625    fsm1/D[29]
    SLICE_X29Y68         FDRE                                         r  fsm1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm1/clk
    SLICE_X29Y68         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031     7.920    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.929ns (43.766%)  route 3.763ns (56.234%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  incr0/incr0_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.713    incr0/incr0_out_inferred_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.047 r  incr0/incr0_out_inferred_i_1/O[1]
                         net (fo=1, routed)           0.316     7.362    incr0_out[29]
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.303     7.665 r  fsm0_in_inferred_i_3/O
                         net (fo=1, routed)           0.000     7.665    fsm0/D[29]
    SLICE_X30Y69         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X30Y69         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.079     7.968    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.719ns (40.651%)  route 3.970ns (59.349%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.838 r  incr0/incr0_out_inferred_i_2/O[2]
                         net (fo=1, routed)           0.522     7.360    incr0_out[26]
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302     7.662 r  fsm0_in_inferred_i_6/O
                         net (fo=1, routed)           0.000     7.662    fsm0/D[26]
    SLICE_X30Y67         FDRE                                         r  fsm0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X30Y67         FDRE                                         r  fsm0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.081     7.970    fsm0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 2.666ns (40.161%)  route 3.972ns (59.839%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.638     4.710    incr1_right[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  incr1_left_inferred_i_31/O
                         net (fo=2, routed)           0.615     5.448    incr1/incr1_out_inferred_i_1_0[1]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.955 r  incr1/incr1_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.955    incr1/incr1_out_inferred_i_8_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  incr1/incr1_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.069    incr1/incr1_out_inferred_i_7_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  incr1/incr1_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.183    incr1/incr1_out_inferred_i_6_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  incr1/incr1_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.297    incr1/incr1_out_inferred_i_5_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  incr1/incr1_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.411    incr1/incr1_out_inferred_i_4_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  incr1/incr1_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    incr1/incr1_out_inferred_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  incr1/incr1_out_inferred_i_2/O[1]
                         net (fo=1, routed)           0.449     7.308    incr1_out[25]
    SLICE_X27Y67         LUT6 (Prop_lut6_I0_O)        0.303     7.611 r  fsm1_in_inferred_i_7/O
                         net (fo=1, routed)           0.000     7.611    fsm1/D[25]
    SLICE_X27Y67         FDRE                                         r  fsm1/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm1/clk
    SLICE_X27Y67         FDRE                                         r  fsm1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)        0.031     7.920    fsm1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.762ns (41.632%)  route 3.872ns (58.368%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.638     4.710    incr1_right[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  incr1_left_inferred_i_31/O
                         net (fo=2, routed)           0.615     5.448    incr1/incr1_out_inferred_i_1_0[1]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.955 r  incr1/incr1_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.955    incr1/incr1_out_inferred_i_8_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  incr1/incr1_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.069    incr1/incr1_out_inferred_i_7_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  incr1/incr1_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.183    incr1/incr1_out_inferred_i_6_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  incr1/incr1_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.297    incr1/incr1_out_inferred_i_5_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  incr1/incr1_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.411    incr1/incr1_out_inferred_i_4_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  incr1/incr1_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    incr1/incr1_out_inferred_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  incr1/incr1_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    incr1/incr1_out_inferred_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.952 r  incr1/incr1_out_inferred_i_1/O[3]
                         net (fo=1, routed)           0.349     7.301    incr1_out[31]
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.306     7.607 r  fsm1_in_inferred_i_1/O
                         net (fo=1, routed)           0.000     7.607    fsm1/D[31]
    SLICE_X29Y68         FDRE                                         r  fsm1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm1/clk
    SLICE_X29Y68         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.029     7.918    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 2.833ns (42.640%)  route 3.811ns (57.360%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  incr0/incr0_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.713    incr0/incr0_out_inferred_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.952 r  incr0/incr0_out_inferred_i_1/O[2]
                         net (fo=1, routed)           0.363     7.315    incr0_out[30]
    SLICE_X30Y68         LUT6 (Prop_lut6_I0_O)        0.302     7.617 r  fsm0_in_inferred_i_2/O
                         net (fo=1, routed)           0.000     7.617    fsm0/D[30]
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.079     7.968    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.813ns (42.530%)  route 3.801ns (57.470%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  incr0/incr0_out_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.713    incr0/incr0_out_inferred_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.935 r  incr0/incr0_out_inferred_i_1/O[0]
                         net (fo=1, routed)           0.354     7.288    incr0_out[28]
    SLICE_X30Y68         LUT6 (Prop_lut6_I0_O)        0.299     7.587 r  fsm0_in_inferred_i_4/O
                         net (fo=1, routed)           0.000     7.587    fsm0/D[28]
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.079     7.968    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 fsm1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.815ns (42.948%)  route 3.739ns (57.052%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.973     0.973    fsm1/clk
    SLICE_X27Y66         FDRE                                         r  fsm1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[30]/Q
                         net (fo=2, routed)           0.934     2.363    v0/B_addr0[3]_INST_0_i_8_0[30]
    SLICE_X29Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.487 r  v0/B_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.636     3.124    v0/B_addr0[3]_INST_0_i_19_n_0
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  v0/B_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.700     3.948    v0_n_11
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.072 r  fsm0_in_inferred_i_34/O
                         net (fo=131, routed)         0.672     4.744    incr1_right[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  incr0_left_inferred_i_1/O
                         net (fo=2, routed)           0.505     5.373    incr0/incr0_out_inferred_i_1_0[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  incr0/incr0_out_inferred_i_40/O
                         net (fo=1, routed)           0.000     5.497    incr0/incr0_out_inferred_i_40_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  incr0/incr0_out_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.029    incr0/incr0_out_inferred_i_8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  incr0/incr0_out_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.143    incr0/incr0_out_inferred_i_7_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  incr0/incr0_out_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.257    incr0/incr0_out_inferred_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  incr0/incr0_out_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.371    incr0/incr0_out_inferred_i_5_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  incr0/incr0_out_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.485    incr0/incr0_out_inferred_i_4_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  incr0/incr0_out_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.599    incr0/incr0_out_inferred_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.933 r  incr0/incr0_out_inferred_i_2/O[1]
                         net (fo=1, routed)           0.292     7.224    incr0_out[25]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.303     7.527 r  fsm0_in_inferred_i_7/O
                         net (fo=1, routed)           0.000     7.527    fsm0/D[25]
    SLICE_X29Y67         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=72, unset)           0.924     7.924    fsm0/clk
    SLICE_X29Y67         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.029     7.918    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dot0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    dot0/clk
    SLICE_X33Y63         FDRE                                         r  dot0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dot0/done_reg/Q
                         net (fo=3, routed)           0.186     0.737    dot0_done
    SLICE_X34Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.782 r  fsm2_in_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.782    fsm2/D[0]
    SLICE_X34Y63         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm2/clk
    SLICE_X34Y63         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.820%)  route 0.187ns (50.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[0]/Q
                         net (fo=49, routed)          0.187     0.738    fsm1_out[0]
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.783 r  fsm1_in_inferred_i_24/O
                         net (fo=1, routed)           0.000     0.783    fsm1/D[8]
    SLICE_X30Y60         FDRE                                         r  fsm1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X30Y60         FDRE                                         r  fsm1/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[0]/Q
                         net (fo=49, routed)          0.193     0.744    fsm1_out[0]
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  fsm1_in_inferred_i_32/O
                         net (fo=1, routed)           0.000     0.789    fsm1/D[0]
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.026%)  route 0.201ns (51.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[0]/Q
                         net (fo=49, routed)          0.201     0.752    fsm1_out[0]
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.797 r  fsm1_in_inferred_i_20/O
                         net (fo=1, routed)           0.000     0.797    fsm1/D[12]
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X29Y60         FDRE                                         r  fsm1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 fsm1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.414%)  route 0.224ns (54.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[1]/Q
                         net (fo=35, routed)          0.224     0.775    fsm1_out[1]
    SLICE_X29Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.820 r  fsm1_in_inferred_i_22/O
                         net (fo=1, routed)           0.000     0.820    fsm1/D[10]
    SLICE_X29Y62         FDRE                                         r  fsm1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X29Y62         FDRE                                         r  fsm1/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fsm1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.304%)  route 0.225ns (54.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[1]/Q
                         net (fo=35, routed)          0.225     0.776    fsm1_out[1]
    SLICE_X29Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.821 r  fsm1_in_inferred_i_18/O
                         net (fo=1, routed)           0.000     0.821    fsm1/D[14]
    SLICE_X29Y62         FDRE                                         r  fsm1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X29Y62         FDRE                                         r  fsm1/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.059%)  route 0.245ns (53.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    i0/clk
    SLICE_X34Y61         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i0/done_reg/Q
                         net (fo=3, routed)           0.245     0.819    i0_done
    SLICE_X34Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.864 r  fsm2_in_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.864    fsm2/D[1]
    SLICE_X34Y63         FDRE                                         r  fsm2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm2/clk
    SLICE_X34Y63         FDRE                                         r  fsm2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.878%)  route 0.238ns (56.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm1/out_reg[2]/Q
                         net (fo=69, routed)          0.238     0.789    fsm1_out[2]
    SLICE_X29Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.834 r  fsm1_in_inferred_i_19/O
                         net (fo=1, routed)           0.000     0.834    fsm1/D[13]
    SLICE_X29Y61         FDRE                                         r  fsm1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X29Y61         FDRE                                         r  fsm1/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dot0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.254ns (56.413%)  route 0.196ns (43.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm2/clk
    SLICE_X34Y63         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.145     0.719    v0_n_14
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.764 r  dot0_in_inferred_i_34/O
                         net (fo=1, routed)           0.051     0.815    dot0_in_inferred_i_34_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.860 r  dot0_write_en_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.860    dot0/E[0]
    SLICE_X33Y63         FDRE                                         r  dot0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    dot0/clk
    SLICE_X33Y63         FDRE                                         r  dot0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.091     0.523    dot0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.005%)  route 0.268ns (58.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.410     0.410    fsm1/clk
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm1/out_reg[2]/Q
                         net (fo=69, routed)          0.268     0.819    fsm1_out[2]
    SLICE_X27Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.864 r  fsm1_in_inferred_i_30/O
                         net (fo=1, routed)           0.000     0.864    fsm1/D[2]
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=72, unset)           0.432     0.432    fsm1/clk
    SLICE_X27Y61         FDRE                                         r  fsm1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y62  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y63  dot0/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y63  fsm0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y63  fsm0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y63  fsm0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y64  fsm0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y64  fsm0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y64  fsm0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y64  fsm0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y65  fsm0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y62  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y63  dot0/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y63  fsm0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y63  fsm0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y63  fsm0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y64  fsm0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y65  fsm0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y62  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y63  dot0/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y63  fsm0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y63  fsm0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y63  fsm0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y64  fsm0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y64  fsm0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y65  fsm0/out_reg[16]/C



