{"Source Block": ["oh/elink/hdl/etx_protocol.v@83:95@HdlStmAssign", "\t  tx_access_reg     <= tx_enable & etx_access;\n       end\n  \n   //Clear out the access while in wait state\n   //the IO pipeline flushes out\n   assign tx_access = tx_access_reg  &\n//\t\t      ~burst_negedge &\n\t\t      ~(tx_wr_wait | tx_rd_wait);\n\n   //#################################\n   //# Checking for transaction \"done\"\n   //#################################\n   //if burst, you get immediate \"ack\"\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[90, "   packet2emesh p2m1 (\n"], [90, "\t\t     .write_out\t\t(tx_write),\n"], [90, "\t\t     .datamode_out\t(tx_datamode[1:0]),\n"], [90, "\t\t     .ctrlmode_out\t(tx_ctrlmode[3:0]),\n"], [90, "\t\t     .dstaddr_out\t(tx_dstaddr[31:0]),\n"], [90, "\t\t     .data_out\t\t(),\n"], [90, "\t\t     .srcaddr_out\t(),\n"], [90, "\t\t     .packet_in\t\t(tx_packet[PW-1:0]));//input\n"]]}}