-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_chal1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hcom_val : IN STD_LOGIC_VECTOR (255 downto 0);
    iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GenerateProof_chal1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv128_lc_20 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_s_reg_1238 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_8_reg_1243 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_9_reg_1248 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_0_reg_1253 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_shakeXOF_32u_s_fu_255_ap_start : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_ap_done : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_ap_idle : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_ap_ready : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_msgStrm_i_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_digestStrm_i_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_shakeXOF_32u_s_fu_255_digestStrm_i_write : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_255_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal msgStrm_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_empty_n : STD_LOGIC;
    signal msgStrm_read : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal msgLenStrm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal msgLenStrm_empty_n : STD_LOGIC;
    signal msgLenStrm_read : STD_LOGIC;
    signal endMsgLenStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_empty_n : STD_LOGIC;
    signal endMsgLenStrm_read : STD_LOGIC;
    signal digestStrm_full_n : STD_LOGIC;
    signal digestStrm_write : STD_LOGIC;
    signal endDigestStrm_full_n : STD_LOGIC;
    signal endDigestStrm_write : STD_LOGIC;
    signal endMsgLenStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_full_n : STD_LOGIC;
    signal endMsgLenStrm_write : STD_LOGIC;
    signal msgStrm_din : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_full_n : STD_LOGIC;
    signal msgStrm_write : STD_LOGIC;
    signal msgLenStrm_full_n : STD_LOGIC;
    signal msgLenStrm_write : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2 : BOOLEAN;
    signal trunc_ln25_fu_264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal digestStrm_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal digestStrm_empty_n : STD_LOGIC;
    signal digestStrm_read : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal endDigestStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endDigestStrm_empty_n : STD_LOGIC;
    signal endDigestStrm_read : STD_LOGIC;
    signal ap_block_state9 : BOOLEAN;
    signal trunc_ln43_fu_310_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_fu_306_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_shakeXOF_32u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        msgStrm_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        msgStrm_i_empty_n : IN STD_LOGIC;
        msgStrm_i_read : OUT STD_LOGIC;
        msgLenStrm_i_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        msgLenStrm_i_empty_n : IN STD_LOGIC;
        msgLenStrm_i_read : OUT STD_LOGIC;
        endMsgLenStrm_i_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        endMsgLenStrm_i_empty_n : IN STD_LOGIC;
        endMsgLenStrm_i_read : OUT STD_LOGIC;
        digestStrm_i_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        digestStrm_i_full_n : IN STD_LOGIC;
        digestStrm_i_write : OUT STD_LOGIC;
        endDigestStrm_i_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        endDigestStrm_i_full_n : IN STD_LOGIC;
        endDigestStrm_i_write : OUT STD_LOGIC );
    end component;


    component GenerateProof_fifo_w64_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w128_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w1_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w256_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_shakeXOF_32u_s_fu_255 : component GenerateProof_shakeXOF_32u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shakeXOF_32u_s_fu_255_ap_start,
        ap_done => grp_shakeXOF_32u_s_fu_255_ap_done,
        ap_idle => grp_shakeXOF_32u_s_fu_255_ap_idle,
        ap_ready => grp_shakeXOF_32u_s_fu_255_ap_ready,
        msgStrm_i_dout => msgStrm_dout,
        msgStrm_i_empty_n => msgStrm_empty_n,
        msgStrm_i_read => grp_shakeXOF_32u_s_fu_255_msgStrm_i_read,
        msgLenStrm_i_dout => msgLenStrm_dout,
        msgLenStrm_i_empty_n => msgLenStrm_empty_n,
        msgLenStrm_i_read => grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read,
        endMsgLenStrm_i_dout => endMsgLenStrm_dout,
        endMsgLenStrm_i_empty_n => endMsgLenStrm_empty_n,
        endMsgLenStrm_i_read => grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read,
        digestStrm_i_din => grp_shakeXOF_32u_s_fu_255_digestStrm_i_din,
        digestStrm_i_full_n => digestStrm_full_n,
        digestStrm_i_write => grp_shakeXOF_32u_s_fu_255_digestStrm_i_write,
        endDigestStrm_i_din => grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din,
        endDigestStrm_i_full_n => endDigestStrm_full_n,
        endDigestStrm_i_write => grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write);

    msgStrm_fifo_U : component GenerateProof_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => msgStrm_din,
        if_full_n => msgStrm_full_n,
        if_write => msgStrm_write,
        if_dout => msgStrm_dout,
        if_empty_n => msgStrm_empty_n,
        if_read => msgStrm_read);

    msgLenStrm_fifo_U : component GenerateProof_fifo_w128_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv128_lc_20,
        if_full_n => msgLenStrm_full_n,
        if_write => msgLenStrm_write,
        if_dout => msgLenStrm_dout,
        if_empty_n => msgLenStrm_empty_n,
        if_read => msgLenStrm_read);

    endMsgLenStrm_fifo_U : component GenerateProof_fifo_w1_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => endMsgLenStrm_din,
        if_full_n => endMsgLenStrm_full_n,
        if_write => endMsgLenStrm_write,
        if_dout => endMsgLenStrm_dout,
        if_empty_n => endMsgLenStrm_empty_n,
        if_read => endMsgLenStrm_read);

    digestStrm_fifo_U : component GenerateProof_fifo_w256_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_shakeXOF_32u_s_fu_255_digestStrm_i_din,
        if_full_n => digestStrm_full_n,
        if_write => digestStrm_write,
        if_dout => digestStrm_dout,
        if_empty_n => digestStrm_empty_n,
        if_read => digestStrm_read);

    endDigestStrm_fifo_U : component GenerateProof_fifo_w1_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din,
        if_full_n => endDigestStrm_full_n,
        if_write => endDigestStrm_write,
        if_dout => endDigestStrm_dout,
        if_empty_n => endDigestStrm_empty_n,
        if_read => endDigestStrm_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_shakeXOF_32u_s_fu_255_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shakeXOF_32u_s_fu_255_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_shakeXOF_32u_s_fu_255_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shakeXOF_32u_s_fu_255_ap_ready = ap_const_logic_1)) then 
                    grp_shakeXOF_32u_s_fu_255_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_0_reg_1253 <= hcom_val(255 downto 192);
                p_8_reg_1243 <= hcom_val(127 downto 64);
                p_9_reg_1248 <= hcom_val(191 downto 128);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                p_s_reg_1238 <= iv_val(127 downto 64);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_shakeXOF_32u_s_fu_255_ap_done, ap_CS_fsm_state8, msgStrm_full_n, ap_block_state1, ap_CS_fsm_state2, ap_block_state2, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_block_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_shakeXOF_32u_s_fu_255_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_shakeXOF_32u_s_fu_255_ap_done)
    begin
        if ((grp_shakeXOF_32u_s_fu_255_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(ap_block_state9)
    begin
        if ((ap_const_boolean_1 = ap_block_state9)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, endMsgLenStrm_full_n, msgStrm_full_n, msgLenStrm_full_n)
    begin
                ap_block_state1 <= ((msgLenStrm_full_n = ap_const_logic_0) or (msgStrm_full_n = ap_const_logic_0) or (endMsgLenStrm_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(endMsgLenStrm_full_n, msgStrm_full_n)
    begin
                ap_block_state2 <= ((msgStrm_full_n = ap_const_logic_0) or (endMsgLenStrm_full_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(digestStrm_empty_n, endDigestStrm_empty_n)
    begin
                ap_block_state9 <= ((endDigestStrm_empty_n = ap_const_logic_0) or (digestStrm_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9, ap_block_state9)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, ap_block_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= trunc_ln43_fu_310_p1;
    ap_return_1 <= digestStrm_dout(3 downto 2);
    ap_return_10 <= digestStrm_dout(21 downto 20);
    ap_return_11 <= digestStrm_dout(23 downto 22);
    ap_return_12 <= digestStrm_dout(25 downto 24);
    ap_return_13 <= digestStrm_dout(27 downto 26);
    ap_return_14 <= digestStrm_dout(29 downto 28);
    ap_return_15 <= digestStrm_dout(31 downto 30);
    ap_return_16 <= digestStrm_dout(33 downto 32);
    ap_return_17 <= digestStrm_dout(35 downto 34);
    ap_return_18 <= digestStrm_dout(37 downto 36);
    ap_return_19 <= digestStrm_dout(39 downto 38);
    ap_return_2 <= digestStrm_dout(5 downto 4);
    ap_return_20 <= digestStrm_dout(41 downto 40);
    ap_return_21 <= digestStrm_dout(43 downto 42);
    ap_return_22 <= digestStrm_dout(45 downto 44);
    ap_return_23 <= digestStrm_dout(47 downto 46);
    ap_return_24 <= digestStrm_dout(49 downto 48);
    ap_return_25 <= digestStrm_dout(51 downto 50);
    ap_return_26 <= digestStrm_dout(53 downto 52);
    ap_return_27 <= digestStrm_dout(55 downto 54);
    ap_return_28 <= digestStrm_dout(57 downto 56);
    ap_return_29 <= digestStrm_dout(59 downto 58);
    ap_return_3 <= digestStrm_dout(7 downto 6);
    ap_return_30 <= digestStrm_dout(61 downto 60);
    ap_return_31 <= digestStrm_dout(63 downto 62);
    ap_return_32 <= digestStrm_dout(65 downto 64);
    ap_return_33 <= digestStrm_dout(67 downto 66);
    ap_return_34 <= digestStrm_dout(69 downto 68);
    ap_return_35 <= digestStrm_dout(71 downto 70);
    ap_return_36 <= digestStrm_dout(73 downto 72);
    ap_return_37 <= digestStrm_dout(75 downto 74);
    ap_return_38 <= digestStrm_dout(77 downto 76);
    ap_return_39 <= digestStrm_dout(79 downto 78);
    ap_return_4 <= digestStrm_dout(9 downto 8);
    ap_return_40 <= digestStrm_dout(81 downto 80);
    ap_return_41 <= digestStrm_dout(83 downto 82);
    ap_return_42 <= digestStrm_dout(85 downto 84);
    ap_return_43 <= digestStrm_dout(87 downto 86);
    ap_return_44 <= digestStrm_dout(89 downto 88);
    ap_return_45 <= digestStrm_dout(91 downto 90);
    ap_return_46 <= digestStrm_dout(93 downto 92);
    ap_return_47 <= digestStrm_dout(95 downto 94);
    ap_return_48 <= digestStrm_dout(97 downto 96);
    ap_return_49 <= digestStrm_dout(99 downto 98);
    ap_return_5 <= digestStrm_dout(11 downto 10);
    ap_return_50 <= digestStrm_dout(101 downto 100);
    ap_return_51 <= digestStrm_dout(103 downto 102);
    ap_return_52 <= digestStrm_dout(105 downto 104);
    ap_return_53 <= digestStrm_dout(107 downto 106);
    ap_return_54 <= digestStrm_dout(109 downto 108);
    ap_return_55 <= digestStrm_dout(111 downto 110);
    ap_return_56 <= digestStrm_dout(113 downto 112);
    ap_return_57 <= digestStrm_dout(115 downto 114);
    ap_return_58 <= digestStrm_dout(117 downto 116);
    ap_return_59 <= digestStrm_dout(119 downto 118);
    ap_return_6 <= digestStrm_dout(13 downto 12);
    ap_return_60 <= digestStrm_dout(121 downto 120);
    ap_return_61 <= digestStrm_dout(123 downto 122);
    ap_return_62 <= digestStrm_dout(125 downto 124);
    ap_return_63 <= digestStrm_dout(127 downto 126);
    ap_return_64 <= trunc_ln40_fu_306_p1;
    ap_return_7 <= digestStrm_dout(15 downto 14);
    ap_return_8 <= digestStrm_dout(17 downto 16);
    ap_return_9 <= digestStrm_dout(19 downto 18);

    digestStrm_read_assign_proc : process(ap_CS_fsm_state9, ap_block_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9))) then 
            digestStrm_read <= ap_const_logic_1;
        else 
            digestStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    digestStrm_write_assign_proc : process(grp_shakeXOF_32u_s_fu_255_digestStrm_i_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            digestStrm_write <= grp_shakeXOF_32u_s_fu_255_digestStrm_i_write;
        else 
            digestStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_read_assign_proc : process(ap_CS_fsm_state9, ap_block_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9))) then 
            endDigestStrm_read <= ap_const_logic_1;
        else 
            endDigestStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_write_assign_proc : process(grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            endDigestStrm_write <= grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write;
        else 
            endDigestStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_din_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, ap_block_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2))) then 
            endMsgLenStrm_din <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            endMsgLenStrm_din <= ap_const_lv1_0;
        else 
            endMsgLenStrm_din <= "X";
        end if; 
    end process;


    endMsgLenStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            endMsgLenStrm_read <= grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read;
        else 
            endMsgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, ap_block_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2)))) then 
            endMsgLenStrm_write <= ap_const_logic_1;
        else 
            endMsgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_shakeXOF_32u_s_fu_255_ap_start <= grp_shakeXOF_32u_s_fu_255_ap_start_reg;

    msgLenStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            msgLenStrm_read <= grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read;
        else 
            msgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgLenStrm_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            msgLenStrm_write <= ap_const_logic_1;
        else 
            msgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_din_assign_proc : process(ap_CS_fsm_state1, p_s_reg_1238, p_8_reg_1243, ap_CS_fsm_state3, p_9_reg_1248, p_0_reg_1253, msgStrm_full_n, ap_block_state1, ap_CS_fsm_state2, ap_block_state2, trunc_ln25_fu_264_p1, trunc_ln27_fu_277_p1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= p_0_reg_1253;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= p_9_reg_1248;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= p_8_reg_1243;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= trunc_ln27_fu_277_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2))) then 
            msgStrm_din <= p_s_reg_1238;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            msgStrm_din <= trunc_ln25_fu_264_p1;
        else 
            msgStrm_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    msgStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_255_msgStrm_i_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            msgStrm_read <= grp_shakeXOF_32u_s_fu_255_msgStrm_i_read;
        else 
            msgStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_write_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, msgStrm_full_n, ap_block_state1, ap_CS_fsm_state2, ap_block_state2, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (msgStrm_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (msgStrm_full_n = ap_const_logic_1)))) then 
            msgStrm_write <= ap_const_logic_1;
        else 
            msgStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln25_fu_264_p1 <= iv_val(64 - 1 downto 0);
    trunc_ln27_fu_277_p1 <= hcom_val(64 - 1 downto 0);
    trunc_ln40_fu_306_p1 <= digestStrm_dout(128 - 1 downto 0);
    trunc_ln43_fu_310_p1 <= digestStrm_dout(2 - 1 downto 0);
end behav;
