#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 21 18:01:18 2025
# Process ID         : 1584
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/new_dct_test/chen_ts_2d
# Command line       : vivado.exe -mode batch -source .\synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/new_dct_test/chen_ts_2d/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/new_dct_test/chen_ts_2d\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9220 MB
# Total Virtual      : 59841 MB
# Available Virtual  : 25583 MB
#-----------------------------------------------------------
source {.\synth.tcl}
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/new_dct_test/chen_ts_2d/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {../../rtl/dct8x8_2d_pipe_block_ts.sv ../../rtl/dct8_chen_ts.sv}
# update_compile_order -fileset sources_1
# set_property top dct8x8_2d_pipe_block_ts [current_fileset]
# synth_design -top dct8x8_2d_pipe_block_ts -part xc7z020clg484-1
Command: synth_design -top dct8x8_2d_pipe_block_ts -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.164 ; gain = 468.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dct8x8_2d_pipe_block_ts' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dct8_chen_ts' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:8]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC bound to: 32'sb00000000000000000000000000001000 
	Parameter CONST_W bound to: 32'sb00000000000000000000000000001010 
	Parameter NUM_MUL bound to: 32'sb00000000000000000000000000001000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:111]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'dct8_chen_ts' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'dct8x8_2d_pipe_block_ts' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:5]
WARNING: [Synth 8-6014] Unused sequential element s0_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:126]
WARNING: [Synth 8-6014] Unused sequential element s1_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:127]
WARNING: [Synth 8-6014] Unused sequential element s2_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:128]
WARNING: [Synth 8-6014] Unused sequential element s3_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:129]
WARNING: [Synth 8-7137] Register pix_mem_reg[0] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[1] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[2] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[3] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[4] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[5] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[6] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[7] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[8] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[9] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[10] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[11] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[12] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[13] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[14] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[15] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[16] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[17] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[18] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[19] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[20] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[21] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[22] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[23] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[24] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[25] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[26] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[27] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[28] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[29] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[30] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[31] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[32] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[33] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[34] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[35] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[36] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[37] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[38] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[39] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[40] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[41] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[42] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[43] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[44] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[45] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[46] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[47] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[48] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[49] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[50] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[51] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[52] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[53] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[54] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[55] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[56] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[57] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[58] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[59] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[60] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[61] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[62] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register pix_mem_reg[63] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:89]
WARNING: [Synth 8-7137] Register row_mem_reg in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register coef_mem_reg[0] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[1] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[2] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[3] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[4] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[5] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[6] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[7] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[8] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[9] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[10] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[11] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[12] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[13] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[14] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[15] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[16] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[17] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[18] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[19] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[20] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[21] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[22] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[23] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[24] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[25] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[26] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[27] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[28] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[29] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[30] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[31] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[32] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[33] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
WARNING: [Synth 8-7137] Register coef_mem_reg[34] in module dct8x8_2d_pipe_block_ts has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block_ts.sv:102]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM 'row_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "row_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.641 ; gain = 632.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.641 ; gain = 632.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.641 ; gain = 632.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dct8_chen_ts'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dct8x8_2d_pipe_block_ts'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                      P0 |                              001 |                              001
                      P1 |                              010 |                              010
                      P2 |                              011 |                              011
                      P3 |                              100 |                              100
                  S_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dct8_chen_ts'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               01 |                               00
                   S_ROW |                               11 |                               01
                   S_COL |                               10 |                               10
                   S_OUT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dct8x8_2d_pipe_block_ts'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.641 ; gain = 632.848
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 10    
	   5 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 218   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	               9x32  Multipliers := 8     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 52    
	   5 Input    9 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 72    
	   4 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 56    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   455|
|3     |LUT1   |    27|
|4     |LUT2   |   421|
|5     |LUT3   |  1041|
|6     |LUT4   |  1084|
|7     |LUT5   |   878|
|8     |LUT6   |  4434|
|9     |MUXF7  |   256|
|10    |FDCE   |   107|
|11    |FDPE   |     1|
|12    |FDRE   |  6848|
|13    |FDSE   |   128|
|14    |IBUF   |  2052|
|15    |OBUF   |  2050|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             | 19783|
|2     |  u_core |dct8_chen_ts |  9376|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.332 ; gain = 1062.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1781.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1912.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13e73f3f
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1912.027 ; gain = 1256.168
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file utilization_synth.rpt
# report_power -file power_synth.rpt
Command: report_power -file power_synth.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_checkpoint -force post_synth.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2248.496 ; gain = 0.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/new_dct_test/chen_ts_2d/post_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 18:02:16 2025...
