#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb665e10ad0 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7fb665e28c50_0 .var/s "a", 7 0;
v0x7fb665e28d60_0 .net/s "b", 7 0, v0x7fb665e210e0_0;  1 drivers
v0x7fb665e28df0_0 .var "clk", 0 0;
v0x7fb665e28e80_0 .var "i", 32 0;
v0x7fb665e28f10_0 .var "opcode", 3 0;
S_0x7fb665e10c30 .scope module, "DUT" "PowerALU" 2 156, 3 2 0, S_0x7fb665e10ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7fb665e281d0_0 .net "a", 7 0, v0x7fb665e28c50_0;  1 drivers
v0x7fb665e28280_0 .net "addsub2mux", 7 0, L_0x7fb665e2d6e0;  1 drivers
v0x7fb665e28360_0 .net "addsub_ctrl", 0 0, v0x7fb665e27580_0;  1 drivers
v0x7fb665e283f0_0 .net "andornot2mux", 7 0, v0x7fb665e26b20_0;  1 drivers
v0x7fb665e284c0_0 .net "andornot_ctrl", 1 0, v0x7fb665e27660_0;  1 drivers
v0x7fb665e285d0_0 .net "b", 7 0, v0x7fb665e210e0_0;  alias, 1 drivers
v0x7fb665e286e0_0 .net "clk", 0 0, v0x7fb665e28df0_0;  1 drivers
v0x7fb665e28770_0 .net "compare2mux", 7 0, v0x7fb665e27170_0;  1 drivers
v0x7fb665e28840_0 .net "compare_ctrl", 3 0, v0x7fb665e277c0_0;  1 drivers
v0x7fb665e28950_0 .net "mux2accu", 7 0, v0x7fb665e280c0_0;  1 drivers
v0x7fb665e28a20_0 .net "mux_ctrl", 1 0, v0x7fb665e27850_0;  1 drivers
v0x7fb665e28af0_0 .net "opcode", 3 0, v0x7fb665e28f10_0;  1 drivers
v0x7fb665e28b80_0 .net "overflow", 0 0, L_0x7fb665e2d320;  1 drivers
S_0x7fb665e10d90 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7fb665e10f80_0 .net "a", 7 0, v0x7fb665e280c0_0;  alias, 1 drivers
v0x7fb665e21040_0 .net "clk", 0 0, v0x7fb665e28df0_0;  alias, 1 drivers
v0x7fb665e210e0_0 .var "s", 7 0;
E_0x7fb665e10f40 .event negedge, v0x7fb665e21040_0;
S_0x7fb665e211f0 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7fb665e28fe0 .functor XOR 1, L_0x7fb665e290d0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e29170 .functor XOR 1, L_0x7fb665e29220, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e29300 .functor XOR 1, L_0x7fb665e293d0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e28660 .functor XOR 1, L_0x7fb665e29610, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e296f0 .functor XOR 1, L_0x7fb665e298d0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e29970 .functor XOR 1, L_0x7fb665e299e0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e29ac0 .functor XOR 1, L_0x7fb665e29bb0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e29f40 .functor XOR 1, L_0x7fb665e29ff0, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e2d320 .functor XOR 1, L_0x7fb665e2de20, L_0x7fb665e2d410, C4<0>, C4<0>;
v0x7fb665e25440_0 .net *"_s1", 0 0, L_0x7fb665e28fe0;  1 drivers
v0x7fb665e254e0_0 .net *"_s11", 0 0, L_0x7fb665e29300;  1 drivers
v0x7fb665e25580_0 .net *"_s121", 0 0, L_0x7fb665e2de20;  1 drivers
v0x7fb665e25620_0 .net *"_s14", 0 0, L_0x7fb665e293d0;  1 drivers
v0x7fb665e256d0_0 .net *"_s16", 0 0, L_0x7fb665e28660;  1 drivers
v0x7fb665e257c0_0 .net *"_s19", 0 0, L_0x7fb665e29610;  1 drivers
v0x7fb665e25870_0 .net *"_s21", 0 0, L_0x7fb665e296f0;  1 drivers
v0x7fb665e25920_0 .net *"_s24", 0 0, L_0x7fb665e298d0;  1 drivers
v0x7fb665e259d0_0 .net *"_s26", 0 0, L_0x7fb665e29970;  1 drivers
v0x7fb665e25ae0_0 .net *"_s29", 0 0, L_0x7fb665e299e0;  1 drivers
v0x7fb665e25b90_0 .net *"_s31", 0 0, L_0x7fb665e29ac0;  1 drivers
v0x7fb665e25c40_0 .net *"_s34", 0 0, L_0x7fb665e29bb0;  1 drivers
v0x7fb665e25cf0_0 .net *"_s36", 0 0, L_0x7fb665e29f40;  1 drivers
v0x7fb665e25da0_0 .net *"_s4", 0 0, L_0x7fb665e290d0;  1 drivers
v0x7fb665e25e50_0 .net *"_s40", 0 0, L_0x7fb665e29ff0;  1 drivers
v0x7fb665e25f00_0 .net *"_s6", 0 0, L_0x7fb665e29170;  1 drivers
v0x7fb665e25fb0_0 .net *"_s9", 0 0, L_0x7fb665e29220;  1 drivers
v0x7fb665e26140_0 .net/s "a", 7 0, v0x7fb665e28c50_0;  alias, 1 drivers
v0x7fb665e261d0_0 .net/s "b", 7 0, v0x7fb665e210e0_0;  alias, 1 drivers
v0x7fb665e26290_0 .net "bxor", 7 0, L_0x7fb665e29c90;  1 drivers
v0x7fb665e26320_0 .net "carry", 6 0, L_0x7fb665e2cd60;  1 drivers
v0x7fb665e263b0_0 .net "last_cout", 0 0, L_0x7fb665e2d410;  1 drivers
v0x7fb665e26440_0 .net "op", 0 0, v0x7fb665e27580_0;  alias, 1 drivers
v0x7fb665e264d0_0 .net "overflow", 0 0, L_0x7fb665e2d320;  alias, 1 drivers
v0x7fb665e26560_0 .net/s "s", 7 0, L_0x7fb665e2d6e0;  alias, 1 drivers
L_0x7fb665e290d0 .part v0x7fb665e210e0_0, 0, 1;
L_0x7fb665e29220 .part v0x7fb665e210e0_0, 1, 1;
L_0x7fb665e293d0 .part v0x7fb665e210e0_0, 2, 1;
L_0x7fb665e29610 .part v0x7fb665e210e0_0, 3, 1;
L_0x7fb665e298d0 .part v0x7fb665e210e0_0, 4, 1;
L_0x7fb665e299e0 .part v0x7fb665e210e0_0, 5, 1;
L_0x7fb665e29bb0 .part v0x7fb665e210e0_0, 6, 1;
LS_0x7fb665e29c90_0_0 .concat8 [ 1 1 1 1], L_0x7fb665e28fe0, L_0x7fb665e29170, L_0x7fb665e29300, L_0x7fb665e28660;
LS_0x7fb665e29c90_0_4 .concat8 [ 1 1 1 1], L_0x7fb665e296f0, L_0x7fb665e29970, L_0x7fb665e29ac0, L_0x7fb665e29f40;
L_0x7fb665e29c90 .concat8 [ 4 4 0 0], LS_0x7fb665e29c90_0_0, LS_0x7fb665e29c90_0_4;
L_0x7fb665e29ff0 .part v0x7fb665e210e0_0, 7, 1;
L_0x7fb665e2a4e0 .part v0x7fb665e28c50_0, 0, 1;
L_0x7fb665e2a580 .part L_0x7fb665e29c90, 0, 1;
L_0x7fb665e2ab00 .part v0x7fb665e28c50_0, 1, 1;
L_0x7fb665e2aba0 .part L_0x7fb665e29c90, 1, 1;
L_0x7fb665e2acb0 .part L_0x7fb665e2cd60, 0, 1;
L_0x7fb665e2b1b0 .part v0x7fb665e28c50_0, 2, 1;
L_0x7fb665e2b2d0 .part L_0x7fb665e29c90, 2, 1;
L_0x7fb665e2b3f0 .part L_0x7fb665e2cd60, 1, 1;
L_0x7fb665e2b8c0 .part v0x7fb665e28c50_0, 3, 1;
L_0x7fb665e2ba60 .part L_0x7fb665e29c90, 3, 1;
L_0x7fb665e2bba0 .part L_0x7fb665e2cd60, 2, 1;
L_0x7fb665e2bfe0 .part v0x7fb665e28c50_0, 4, 1;
L_0x7fb665e2bb00 .part L_0x7fb665e29c90, 4, 1;
L_0x7fb665e2c130 .part L_0x7fb665e2cd60, 3, 1;
L_0x7fb665e2c6c0 .part v0x7fb665e28c50_0, 5, 1;
L_0x7fb665e2c760 .part L_0x7fb665e29c90, 5, 1;
L_0x7fb665e2c8d0 .part L_0x7fb665e2cd60, 4, 1;
LS_0x7fb665e2cd60_0_0 .concat8 [ 1 1 1 1], L_0x7fb665e2a200, L_0x7fb665e2a7e0, L_0x7fb665e2ae90, L_0x7fb665e2b5a0;
LS_0x7fb665e2cd60_0_4 .concat8 [ 1 1 1 0], L_0x7fb665e2bcc0, L_0x7fb665e2c3c0, L_0x7fb665e2ca40;
L_0x7fb665e2cd60 .concat8 [ 4 3 0 0], LS_0x7fb665e2cd60_0_0, LS_0x7fb665e2cd60_0_4;
L_0x7fb665e2d0e0 .part v0x7fb665e28c50_0, 6, 1;
L_0x7fb665e2d180 .part L_0x7fb665e29c90, 6, 1;
L_0x7fb665e2c800 .part L_0x7fb665e2cd60, 5, 1;
LS_0x7fb665e2d6e0_0_0 .concat8 [ 1 1 1 1], L_0x7fb665e2a190, L_0x7fb665e2a730, L_0x7fb665e2adc0, L_0x7fb665e2b250;
LS_0x7fb665e2d6e0_0_4 .concat8 [ 1 1 1 1], L_0x7fb665e2b4b0, L_0x7fb665e2c080, L_0x7fb665e2c270, L_0x7fb665e2d000;
L_0x7fb665e2d6e0 .concat8 [ 4 4 0 0], LS_0x7fb665e2d6e0_0_0, LS_0x7fb665e2d6e0_0_4;
L_0x7fb665e2dad0 .part v0x7fb665e28c50_0, 7, 1;
L_0x7fb665e2db70 .part L_0x7fb665e29c90, 7, 1;
L_0x7fb665e2d9d0 .part L_0x7fb665e2cd60, 6, 1;
L_0x7fb665e2de20 .part L_0x7fb665e2cd60, 6, 1;
S_0x7fb665e21460 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2a120 .functor XOR 1, L_0x7fb665e2a4e0, L_0x7fb665e2a580, C4<0>, C4<0>;
L_0x7fb665e2a190 .functor XOR 1, L_0x7fb665e2a120, v0x7fb665e27580_0, C4<0>, C4<0>;
L_0x7fb665e2a200 .functor OR 1, L_0x7fb665e2a2b0, L_0x7fb665e2a380, C4<0>, C4<0>;
L_0x7fb665e2a2b0 .functor AND 1, L_0x7fb665e2a120, v0x7fb665e27580_0, C4<1>, C4<1>;
L_0x7fb665e2a380 .functor AND 1, L_0x7fb665e2a4e0, L_0x7fb665e2a580, C4<1>, C4<1>;
v0x7fb665e216c0_0 .net "a", 0 0, L_0x7fb665e2a4e0;  1 drivers
v0x7fb665e21750_0 .net "b", 0 0, L_0x7fb665e2a580;  1 drivers
v0x7fb665e217f0_0 .net "cin", 0 0, v0x7fb665e27580_0;  alias, 1 drivers
v0x7fb665e218a0_0 .net "cout", 0 0, L_0x7fb665e2a200;  1 drivers
v0x7fb665e21940_0 .net "s", 0 0, L_0x7fb665e2a190;  1 drivers
v0x7fb665e21a20_0 .net "w1", 0 0, L_0x7fb665e2a120;  1 drivers
v0x7fb665e21ac0_0 .net "w2", 0 0, L_0x7fb665e2a2b0;  1 drivers
v0x7fb665e21b60_0 .net "w3", 0 0, L_0x7fb665e2a380;  1 drivers
S_0x7fb665e21c80 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2a6c0 .functor XOR 1, L_0x7fb665e2ab00, L_0x7fb665e2aba0, C4<0>, C4<0>;
L_0x7fb665e2a730 .functor XOR 1, L_0x7fb665e2a6c0, L_0x7fb665e2acb0, C4<0>, C4<0>;
L_0x7fb665e2a7e0 .functor OR 1, L_0x7fb665e2a8d0, L_0x7fb665e2a9e0, C4<0>, C4<0>;
L_0x7fb665e2a8d0 .functor AND 1, L_0x7fb665e2a6c0, L_0x7fb665e2acb0, C4<1>, C4<1>;
L_0x7fb665e2a9e0 .functor AND 1, L_0x7fb665e2ab00, L_0x7fb665e2aba0, C4<1>, C4<1>;
v0x7fb665e21eb0_0 .net "a", 0 0, L_0x7fb665e2ab00;  1 drivers
v0x7fb665e21f40_0 .net "b", 0 0, L_0x7fb665e2aba0;  1 drivers
v0x7fb665e21fe0_0 .net "cin", 0 0, L_0x7fb665e2acb0;  1 drivers
v0x7fb665e22090_0 .net "cout", 0 0, L_0x7fb665e2a7e0;  1 drivers
v0x7fb665e22130_0 .net "s", 0 0, L_0x7fb665e2a730;  1 drivers
v0x7fb665e22210_0 .net "w1", 0 0, L_0x7fb665e2a6c0;  1 drivers
v0x7fb665e222b0_0 .net "w2", 0 0, L_0x7fb665e2a8d0;  1 drivers
v0x7fb665e22350_0 .net "w3", 0 0, L_0x7fb665e2a9e0;  1 drivers
S_0x7fb665e22470 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2ad50 .functor XOR 1, L_0x7fb665e2b1b0, L_0x7fb665e2b2d0, C4<0>, C4<0>;
L_0x7fb665e2adc0 .functor XOR 1, L_0x7fb665e2ad50, L_0x7fb665e2b3f0, C4<0>, C4<0>;
L_0x7fb665e2ae90 .functor OR 1, L_0x7fb665e2af80, L_0x7fb665e2b090, C4<0>, C4<0>;
L_0x7fb665e2af80 .functor AND 1, L_0x7fb665e2ad50, L_0x7fb665e2b3f0, C4<1>, C4<1>;
L_0x7fb665e2b090 .functor AND 1, L_0x7fb665e2b1b0, L_0x7fb665e2b2d0, C4<1>, C4<1>;
v0x7fb665e226a0_0 .net "a", 0 0, L_0x7fb665e2b1b0;  1 drivers
v0x7fb665e22740_0 .net "b", 0 0, L_0x7fb665e2b2d0;  1 drivers
v0x7fb665e227e0_0 .net "cin", 0 0, L_0x7fb665e2b3f0;  1 drivers
v0x7fb665e22890_0 .net "cout", 0 0, L_0x7fb665e2ae90;  1 drivers
v0x7fb665e22930_0 .net "s", 0 0, L_0x7fb665e2adc0;  1 drivers
v0x7fb665e22a10_0 .net "w1", 0 0, L_0x7fb665e2ad50;  1 drivers
v0x7fb665e22ab0_0 .net "w2", 0 0, L_0x7fb665e2af80;  1 drivers
v0x7fb665e22b50_0 .net "w3", 0 0, L_0x7fb665e2b090;  1 drivers
S_0x7fb665e22c70 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2ac40 .functor XOR 1, L_0x7fb665e2b8c0, L_0x7fb665e2ba60, C4<0>, C4<0>;
L_0x7fb665e2b250 .functor XOR 1, L_0x7fb665e2ac40, L_0x7fb665e2bba0, C4<0>, C4<0>;
L_0x7fb665e2b5a0 .functor OR 1, L_0x7fb665e2b690, L_0x7fb665e2b7a0, C4<0>, C4<0>;
L_0x7fb665e2b690 .functor AND 1, L_0x7fb665e2ac40, L_0x7fb665e2bba0, C4<1>, C4<1>;
L_0x7fb665e2b7a0 .functor AND 1, L_0x7fb665e2b8c0, L_0x7fb665e2ba60, C4<1>, C4<1>;
v0x7fb665e22ea0_0 .net "a", 0 0, L_0x7fb665e2b8c0;  1 drivers
v0x7fb665e22f30_0 .net "b", 0 0, L_0x7fb665e2ba60;  1 drivers
v0x7fb665e22fd0_0 .net "cin", 0 0, L_0x7fb665e2bba0;  1 drivers
v0x7fb665e23080_0 .net "cout", 0 0, L_0x7fb665e2b5a0;  1 drivers
v0x7fb665e23120_0 .net "s", 0 0, L_0x7fb665e2b250;  1 drivers
v0x7fb665e23200_0 .net "w1", 0 0, L_0x7fb665e2ac40;  1 drivers
v0x7fb665e232a0_0 .net "w2", 0 0, L_0x7fb665e2b690;  1 drivers
v0x7fb665e23340_0 .net "w3", 0 0, L_0x7fb665e2b7a0;  1 drivers
S_0x7fb665e23460 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e28ce0 .functor XOR 1, L_0x7fb665e2bfe0, L_0x7fb665e2bb00, C4<0>, C4<0>;
L_0x7fb665e2b4b0 .functor XOR 1, L_0x7fb665e28ce0, L_0x7fb665e2c130, C4<0>, C4<0>;
L_0x7fb665e2bcc0 .functor OR 1, L_0x7fb665e2bdb0, L_0x7fb665e2bec0, C4<0>, C4<0>;
L_0x7fb665e2bdb0 .functor AND 1, L_0x7fb665e28ce0, L_0x7fb665e2c130, C4<1>, C4<1>;
L_0x7fb665e2bec0 .functor AND 1, L_0x7fb665e2bfe0, L_0x7fb665e2bb00, C4<1>, C4<1>;
v0x7fb665e236d0_0 .net "a", 0 0, L_0x7fb665e2bfe0;  1 drivers
v0x7fb665e23760_0 .net "b", 0 0, L_0x7fb665e2bb00;  1 drivers
v0x7fb665e23800_0 .net "cin", 0 0, L_0x7fb665e2c130;  1 drivers
v0x7fb665e23890_0 .net "cout", 0 0, L_0x7fb665e2bcc0;  1 drivers
v0x7fb665e23930_0 .net "s", 0 0, L_0x7fb665e2b4b0;  1 drivers
v0x7fb665e23a10_0 .net "w1", 0 0, L_0x7fb665e28ce0;  1 drivers
v0x7fb665e23ab0_0 .net "w2", 0 0, L_0x7fb665e2bdb0;  1 drivers
v0x7fb665e23b50_0 .net "w3", 0 0, L_0x7fb665e2bec0;  1 drivers
S_0x7fb665e23c70 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2c310 .functor XOR 1, L_0x7fb665e2c6c0, L_0x7fb665e2c760, C4<0>, C4<0>;
L_0x7fb665e2c080 .functor XOR 1, L_0x7fb665e2c310, L_0x7fb665e2c8d0, C4<0>, C4<0>;
L_0x7fb665e2c3c0 .functor OR 1, L_0x7fb665e2c490, L_0x7fb665e2c5a0, C4<0>, C4<0>;
L_0x7fb665e2c490 .functor AND 1, L_0x7fb665e2c310, L_0x7fb665e2c8d0, C4<1>, C4<1>;
L_0x7fb665e2c5a0 .functor AND 1, L_0x7fb665e2c6c0, L_0x7fb665e2c760, C4<1>, C4<1>;
v0x7fb665e23ea0_0 .net "a", 0 0, L_0x7fb665e2c6c0;  1 drivers
v0x7fb665e23f30_0 .net "b", 0 0, L_0x7fb665e2c760;  1 drivers
v0x7fb665e23fd0_0 .net "cin", 0 0, L_0x7fb665e2c8d0;  1 drivers
v0x7fb665e24080_0 .net "cout", 0 0, L_0x7fb665e2c3c0;  1 drivers
v0x7fb665e24120_0 .net "s", 0 0, L_0x7fb665e2c080;  1 drivers
v0x7fb665e24200_0 .net "w1", 0 0, L_0x7fb665e2c310;  1 drivers
v0x7fb665e242a0_0 .net "w2", 0 0, L_0x7fb665e2c490;  1 drivers
v0x7fb665e24340_0 .net "w3", 0 0, L_0x7fb665e2c5a0;  1 drivers
S_0x7fb665e24460 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2c970 .functor XOR 1, L_0x7fb665e2d0e0, L_0x7fb665e2d180, C4<0>, C4<0>;
L_0x7fb665e2c270 .functor XOR 1, L_0x7fb665e2c970, L_0x7fb665e2c800, C4<0>, C4<0>;
L_0x7fb665e2ca40 .functor OR 1, L_0x7fb665e2cb30, L_0x7fb665e2cc40, C4<0>, C4<0>;
L_0x7fb665e2cb30 .functor AND 1, L_0x7fb665e2c970, L_0x7fb665e2c800, C4<1>, C4<1>;
L_0x7fb665e2cc40 .functor AND 1, L_0x7fb665e2d0e0, L_0x7fb665e2d180, C4<1>, C4<1>;
v0x7fb665e24690_0 .net "a", 0 0, L_0x7fb665e2d0e0;  1 drivers
v0x7fb665e24720_0 .net "b", 0 0, L_0x7fb665e2d180;  1 drivers
v0x7fb665e247c0_0 .net "cin", 0 0, L_0x7fb665e2c800;  1 drivers
v0x7fb665e24870_0 .net "cout", 0 0, L_0x7fb665e2ca40;  1 drivers
v0x7fb665e24910_0 .net "s", 0 0, L_0x7fb665e2c270;  1 drivers
v0x7fb665e249f0_0 .net "w1", 0 0, L_0x7fb665e2c970;  1 drivers
v0x7fb665e24a90_0 .net "w2", 0 0, L_0x7fb665e2cb30;  1 drivers
v0x7fb665e24b30_0 .net "w3", 0 0, L_0x7fb665e2cc40;  1 drivers
S_0x7fb665e24c50 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7fb665e211f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fb665e2b370 .functor XOR 1, L_0x7fb665e2dad0, L_0x7fb665e2db70, C4<0>, C4<0>;
L_0x7fb665e2d000 .functor XOR 1, L_0x7fb665e2b370, L_0x7fb665e2d9d0, C4<0>, C4<0>;
L_0x7fb665e2d410 .functor OR 1, L_0x7fb665e2d4c0, L_0x7fb665e2d5b0, C4<0>, C4<0>;
L_0x7fb665e2d4c0 .functor AND 1, L_0x7fb665e2b370, L_0x7fb665e2d9d0, C4<1>, C4<1>;
L_0x7fb665e2d5b0 .functor AND 1, L_0x7fb665e2dad0, L_0x7fb665e2db70, C4<1>, C4<1>;
v0x7fb665e24e80_0 .net "a", 0 0, L_0x7fb665e2dad0;  1 drivers
v0x7fb665e24f10_0 .net "b", 0 0, L_0x7fb665e2db70;  1 drivers
v0x7fb665e24fb0_0 .net "cin", 0 0, L_0x7fb665e2d9d0;  1 drivers
v0x7fb665e25060_0 .net "cout", 0 0, L_0x7fb665e2d410;  alias, 1 drivers
v0x7fb665e25100_0 .net "s", 0 0, L_0x7fb665e2d000;  1 drivers
v0x7fb665e251e0_0 .net "w1", 0 0, L_0x7fb665e2b370;  1 drivers
v0x7fb665e25280_0 .net "w2", 0 0, L_0x7fb665e2d4c0;  1 drivers
v0x7fb665e25320_0 .net "w3", 0 0, L_0x7fb665e2d5b0;  1 drivers
S_0x7fb665e26670 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7fb665e268f0_0 .net "a", 7 0, v0x7fb665e28c50_0;  alias, 1 drivers
v0x7fb665e269b0_0 .net "b", 7 0, v0x7fb665e210e0_0;  alias, 1 drivers
v0x7fb665e26a80_0 .net "ctrl", 1 0, v0x7fb665e27660_0;  alias, 1 drivers
v0x7fb665e26b20_0 .var "s", 7 0;
E_0x7fb665e268a0 .event edge, v0x7fb665e210e0_0, v0x7fb665e26140_0, v0x7fb665e26a80_0;
S_0x7fb665e26c30 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7fb665e26ea0_0 .net/s "a", 7 0, v0x7fb665e28c50_0;  alias, 1 drivers
v0x7fb665e26f90_0 .net/s "b", 7 0, v0x7fb665e210e0_0;  alias, 1 drivers
v0x7fb665e27030_0 .net "ctrl", 3 0, v0x7fb665e277c0_0;  alias, 1 drivers
o0x1059ccb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb665e270d0_0 .net "overflow", 0 0, o0x1059ccb08;  0 drivers
v0x7fb665e27170_0 .var "s", 7 0;
E_0x7fb665e26e40 .event edge, v0x7fb665e210e0_0, v0x7fb665e26140_0, v0x7fb665e27030_0;
S_0x7fb665e272a0 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7fb665e27580_0 .var "addsub_ctrl", 0 0;
v0x7fb665e27660_0 .var "andornot_ctrl", 1 0;
v0x7fb665e276f0_0 .net "clk", 0 0, v0x7fb665e28df0_0;  alias, 1 drivers
v0x7fb665e277c0_0 .var "compare_ctrl", 3 0;
v0x7fb665e27850_0 .var "mux_ctrl", 1 0;
v0x7fb665e27920_0 .net "opcode", 3 0, v0x7fb665e28f10_0;  alias, 1 drivers
E_0x7fb665e27550 .event edge, v0x7fb665e21040_0;
S_0x7fb665e27a60 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7fb665e10c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7fb665e27d00_0 .net "addsub_in", 7 0, L_0x7fb665e2d6e0;  alias, 1 drivers
v0x7fb665e27dc0_0 .net "andornot_in", 7 0, v0x7fb665e26b20_0;  alias, 1 drivers
v0x7fb665e27e70_0 .net "compare_in", 7 0, v0x7fb665e27170_0;  alias, 1 drivers
v0x7fb665e27f40_0 .net "ctrl", 1 0, v0x7fb665e27850_0;  alias, 1 drivers
v0x7fb665e27ff0_0 .net "overflow", 0 0, L_0x7fb665e2d320;  alias, 1 drivers
v0x7fb665e280c0_0 .var "s", 7 0;
E_0x7fb665e27ca0/0 .event edge, v0x7fb665e264d0_0, v0x7fb665e26560_0, v0x7fb665e26b20_0, v0x7fb665e27170_0;
E_0x7fb665e27ca0/1 .event edge, v0x7fb665e27850_0;
E_0x7fb665e27ca0 .event/or E_0x7fb665e27ca0/0, E_0x7fb665e27ca0/1;
    .scope S_0x7fb665e26c30;
T_0 ;
    %wait E_0x7fb665e26e40;
    %load/vec4 v0x7fb665e27030_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7fb665e26ea0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %load/vec4 v0x7fb665e26f90_0;
    %or;
    %inv;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %load/vec4 v0x7fb665e26f90_0;
    %xor;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %load/vec4 v0x7fb665e26f90_0;
    %xnor;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7fb665e26f90_0;
    %load/vec4 v0x7fb665e26ea0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %load/vec4 v0x7fb665e26f90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7fb665e26ea0_0;
    %load/vec4 v0x7fb665e26f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7fb665e27170_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb665e26670;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7fb665e26670;
T_2 ;
    %wait E_0x7fb665e268a0;
    %load/vec4 v0x7fb665e26a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7fb665e268f0_0;
    %load/vec4 v0x7fb665e269b0_0;
    %and;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7fb665e268f0_0;
    %load/vec4 v0x7fb665e269b0_0;
    %or;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7fb665e268f0_0;
    %inv;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7fb665e268f0_0;
    %load/vec4 v0x7fb665e269b0_0;
    %and;
    %inv;
    %store/vec4 v0x7fb665e26b20_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb665e272a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb665e277c0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb665e27660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb665e27580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb665e27850_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7fb665e272a0;
T_4 ;
    %wait E_0x7fb665e27550;
    %load/vec4 v0x7fb665e27920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb665e27580_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb665e27580_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27660_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb665e27660_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb665e27660_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e277c0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb665e27660_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb665e27920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb665e27850_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb665e27a60;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb665e280c0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fb665e27a60;
T_6 ;
    %wait E_0x7fb665e27ca0;
    %load/vec4 v0x7fb665e27f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb665e280c0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fb665e27e70_0;
    %assign/vec4 v0x7fb665e280c0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fb665e27dc0_0;
    %assign/vec4 v0x7fb665e280c0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fb665e27d00_0;
    %assign/vec4 v0x7fb665e280c0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb665e10d90;
T_7 ;
    %wait E_0x7fb665e10f40;
    %load/vec4 v0x7fb665e10f80_0;
    %assign/vec4 v0x7fb665e210e0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb665e10ad0;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fb665e28e80_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7fb665e28e80_0;
    %cmpi/u 270, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7fb665e28df0_0;
    %inv;
    %store/vec4 v0x7fb665e28df0_0, 0, 1;
    %load/vec4 v0x7fb665e28e80_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7fb665e28e80_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fb665e10ad0;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb665e10c30 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7fb665e28e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb665e28df0_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 200, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb665e28f10_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb665e28c50_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
