// (c) Copyright 1995-2023 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:ip:pxi_ii_core:1.0
// IP Revision: 1

(* X_CORE_INFO = "bd_1860,Vivado 2022.2" *)
(* CHECK_LICENSE_TYPE = "ii_level1_wire_pxi_ii_core_0,bd_1860,{}" *)
(* CORE_GENERATION_INFO = "ii_level1_wire_pxi_ii_core_0,bd_1860,{x_ipProduct=Vivado 2022.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pxi_ii_core,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,DICT=aclk _ctrl_00 _bif_params _config.clk_domain cd_ctrl_00 config.freq_hz 50000000 config.phase 0_ gen_params _m_partition ulp s_partition plp__ pcie_user_00 _bif_params _config.clk_domain cd_pcie_user_00 config.freq_hz 250000000 config.phase 0_ gen_params _m_partition ulp s_partition plp__ freeru\
n_ref_00 _bif_params _config.clk_domain cd_freerun_ref_00 config.freq_hz 100000000 config.phase 0_ gen_params _m_partition ulp s_partition plp__ data_u2s_00 _bif_params _config.clk_domain cd_data_u2s_00 config.freq_hz 300000000 config.phase 0_ gen_params _m_partition ulp s_partition plp___ aresetn _ctrl_00 _bif_params _config.polarity active_low_ gen_params _aclk_src aclk_ctrl_00 m_partition ulp s_partition plp__ pcie_user_00 _bif_params _config.polarity active_low_ gen_params _aclk_src aclk_pci\
e_user_00 m_partition ulp s_partition plp__ data_u2s_00 _bif_params _config.polarity active_low_ gen_params _aclk_src aclk_data_u2s_00 m_partition ulp s_partition plp___ axi _ctrl_mgmt_00 _bif_params _config.addr_width 24 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr0 config.wuser_width 0_ ge\
n_params _aclk_src aclk_ctrl_00 m_partition ulp s_partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_mgmt_01 _bif_params _config.addr_width 24 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr2 config.wuser_width 0_ gen_params _aclk_src a\
clk_ctrl_00 m_partition ulp s_partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_user_00 _bif_params _config.addr_width 25 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_p\
artition ulp s_partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_user_01 _bif_params _config.addr_width 25 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr1 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_\
partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_user_02 _bif_params _config.addr_width 25 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr2 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_partition plp_ \
ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_user_03 _bif_params _config.addr_width 25 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.num_read_outstanding 2 config.num_write_outstanding 2 config.protocol axi4lite config.read_write_mode read_write config.ruser_width 0 config.slr_assignment slr2 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_partition plp_ ip_params _conf\
ig.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ ctrl_user_debug_00 _bif_params _config.addr_width 25 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 32 config.has_bresp 1 config.has_burst 0 config.has_cache 0 config.has_lock 0 config.has_prot 1 config.has_qos 0 config.has_region 1 config.has_rresp 1 config.has_wstrb 1 config.id_width 0 config.max_burst_length 1 config.num_read_outstanding 2 config.num_read_threads 1 config.num_write_o\
utstanding 2 config.num_write_threads 1 config.protocol axi4lite config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignment __ config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_ctrl_00 m_partition ulp s_partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ data_c2h_00 _bif_params _config.addr_width 39 config.aruser_width 0 config.awuser_width\
 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 config.has_qos 0 config.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 64 config.num_read_threads 2 config.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignme\
nt slr2 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition plp s_partition ulp_ ip_params _config.reg_ar 1 config.reg_aw 1 config.reg_b 1 config.reg_r 1 config.reg_w 1__ data_h2c_00 _bif_params _config.addr_width 39 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 config.has_qos 0 confi\
g.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 16 config.num_read_threads 2 config.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignment slr0 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_partition plp_\
 ip_params _config.reg_ar 1 config.reg_aw 1 config.reg_b 1 config.reg_r 1 config.reg_w 1__ data_h2c_01 _bif_params _config.addr_width 39 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 config.has_qos 0 config.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 16 config.num_read_threads 2 confi\
g.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignment slr1 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_partition plp_ ip_params _config.reg_ar 7 config.reg_aw 7 config.reg_b 7 config.reg_r 1 config.reg_w 1__ data_h2c_02 _bif_params _config.addr_width 39 config.aruser_width 0 co\
nfig.awuser_width 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 config.has_qos 0 config.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 16 config.num_read_threads 2 config.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 co\
nfig.slr_assignment slr2 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp s_partition plp_ ip_params _config.reg_ar 1 config.reg_aw 1 config.reg_b 1 config.reg_r 1 config.reg_w 1__ data_h2c_03 _bif_params _config.addr_width 39 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 confi\
g.has_qos 0 config.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 16 config.num_read_threads 2 config.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignment slr2 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_pcie_user_00 m_partition ulp\
 s_partition plp_ ip_params _config.reg_ar 1 config.reg_aw 1 config.reg_b 1 config.reg_r 1 config.reg_w 1__ data_u2s_00 _bif_params _config.addr_width 39 config.aruser_width 0 config.awuser_width 0 config.buser_width 0 config.data_width 512 config.has_bresp 1 config.has_burst 1 config.has_cache 1 config.has_lock 1 config.has_prot 1 config.has_qos 0 config.has_region 0 config.has_rresp 1 config.has_wstrb 1 config.id_width 4 config.max_burst_length 256 config.num_read_outstanding 16 config.num_rea\
d_threads 2 config.num_write_outstanding 32 config.num_write_threads 2 config.protocol axi4 config.read_write_mode read_write config.ruser_bits_per_byte 0 config.ruser_width 0 config.slr_assignment slr1 config.supports_narrow_burst 0 config.wuser_bits_per_byte 0 config.wuser_width 0_ gen_params _aclk_src aclk_data_u2s_00 m_partition plp s_partition ulp_ ip_params _config.reg_ar 1 config.reg_aw 1 config.reg_b 1 config.reg_r 1 config.reg_w 1___ data _ddr4_calib_complete_00 _gen_params _aclk_src ac\
lk_ctrl_00 m_partition plp s_partition ulp_ ip_params _config.width 1__ satellite_ctrl_data_00 _gen_params _aclk_src aclk_ctrl_00 m_partition ulp s_partition plp_ ip_params _config.width 4___ irq _kernel_00 _bif_params _config.portwidth 128 config.sensitivity level_high_ gen_params _aclk_src aclk_ctrl_00 m_partition plp s_partition ulp___,ADVANCED_PROPERTIES=0,MODE=WIRETHROUGH,IPDEF.P4CL=3386113,Component_Name=ii_level1_wire_pxi_ii_core_0}" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module ii_level1_wire_pxi_ii_core_0 (
  plp_s_aclk_ctrl_00,
  ulp_m_aclk_ctrl_00,
  plp_s_aclk_pcie_user_00,
  ulp_m_aclk_pcie_user_00,
  plp_s_aclk_freerun_ref_00,
  ulp_m_aclk_freerun_ref_00,
  plp_s_aclk_data_u2s_00,
  ulp_m_aclk_data_u2s_00,
  plp_s_aresetn_ctrl_00,
  ulp_m_aresetn_ctrl_00,
  plp_s_aresetn_pcie_user_00,
  ulp_m_aresetn_pcie_user_00,
  plp_s_aresetn_data_u2s_00,
  ulp_m_aresetn_data_u2s_00,
  ulp_s_data_ddr4_calib_complete_00,
  plp_m_data_ddr4_calib_complete_00,
  plp_s_data_satellite_ctrl_data_00,
  ulp_m_data_satellite_ctrl_data_00,
  ulp_s_irq_kernel_00,
  plp_m_irq_kernel_00,
  PLP_S_AXI_CTRL_MGMT_00_araddr,
  PLP_S_AXI_CTRL_MGMT_00_arprot,
  PLP_S_AXI_CTRL_MGMT_00_arready,
  PLP_S_AXI_CTRL_MGMT_00_arvalid,
  PLP_S_AXI_CTRL_MGMT_00_awaddr,
  PLP_S_AXI_CTRL_MGMT_00_awprot,
  PLP_S_AXI_CTRL_MGMT_00_awready,
  PLP_S_AXI_CTRL_MGMT_00_awvalid,
  PLP_S_AXI_CTRL_MGMT_00_bready,
  PLP_S_AXI_CTRL_MGMT_00_bresp,
  PLP_S_AXI_CTRL_MGMT_00_bvalid,
  PLP_S_AXI_CTRL_MGMT_00_rdata,
  PLP_S_AXI_CTRL_MGMT_00_rready,
  PLP_S_AXI_CTRL_MGMT_00_rresp,
  PLP_S_AXI_CTRL_MGMT_00_rvalid,
  PLP_S_AXI_CTRL_MGMT_00_wdata,
  PLP_S_AXI_CTRL_MGMT_00_wready,
  PLP_S_AXI_CTRL_MGMT_00_wstrb,
  PLP_S_AXI_CTRL_MGMT_00_wvalid,
  ULP_M_AXI_CTRL_MGMT_00_araddr,
  ULP_M_AXI_CTRL_MGMT_00_arprot,
  ULP_M_AXI_CTRL_MGMT_00_arready,
  ULP_M_AXI_CTRL_MGMT_00_arvalid,
  ULP_M_AXI_CTRL_MGMT_00_awaddr,
  ULP_M_AXI_CTRL_MGMT_00_awprot,
  ULP_M_AXI_CTRL_MGMT_00_awready,
  ULP_M_AXI_CTRL_MGMT_00_awvalid,
  ULP_M_AXI_CTRL_MGMT_00_bready,
  ULP_M_AXI_CTRL_MGMT_00_bresp,
  ULP_M_AXI_CTRL_MGMT_00_bvalid,
  ULP_M_AXI_CTRL_MGMT_00_rdata,
  ULP_M_AXI_CTRL_MGMT_00_rready,
  ULP_M_AXI_CTRL_MGMT_00_rresp,
  ULP_M_AXI_CTRL_MGMT_00_rvalid,
  ULP_M_AXI_CTRL_MGMT_00_wdata,
  ULP_M_AXI_CTRL_MGMT_00_wready,
  ULP_M_AXI_CTRL_MGMT_00_wstrb,
  ULP_M_AXI_CTRL_MGMT_00_wvalid,
  PLP_S_AXI_CTRL_MGMT_01_araddr,
  PLP_S_AXI_CTRL_MGMT_01_arprot,
  PLP_S_AXI_CTRL_MGMT_01_arready,
  PLP_S_AXI_CTRL_MGMT_01_arvalid,
  PLP_S_AXI_CTRL_MGMT_01_awaddr,
  PLP_S_AXI_CTRL_MGMT_01_awprot,
  PLP_S_AXI_CTRL_MGMT_01_awready,
  PLP_S_AXI_CTRL_MGMT_01_awvalid,
  PLP_S_AXI_CTRL_MGMT_01_bready,
  PLP_S_AXI_CTRL_MGMT_01_bresp,
  PLP_S_AXI_CTRL_MGMT_01_bvalid,
  PLP_S_AXI_CTRL_MGMT_01_rdata,
  PLP_S_AXI_CTRL_MGMT_01_rready,
  PLP_S_AXI_CTRL_MGMT_01_rresp,
  PLP_S_AXI_CTRL_MGMT_01_rvalid,
  PLP_S_AXI_CTRL_MGMT_01_wdata,
  PLP_S_AXI_CTRL_MGMT_01_wready,
  PLP_S_AXI_CTRL_MGMT_01_wstrb,
  PLP_S_AXI_CTRL_MGMT_01_wvalid,
  ULP_M_AXI_CTRL_MGMT_01_araddr,
  ULP_M_AXI_CTRL_MGMT_01_arprot,
  ULP_M_AXI_CTRL_MGMT_01_arready,
  ULP_M_AXI_CTRL_MGMT_01_arvalid,
  ULP_M_AXI_CTRL_MGMT_01_awaddr,
  ULP_M_AXI_CTRL_MGMT_01_awprot,
  ULP_M_AXI_CTRL_MGMT_01_awready,
  ULP_M_AXI_CTRL_MGMT_01_awvalid,
  ULP_M_AXI_CTRL_MGMT_01_bready,
  ULP_M_AXI_CTRL_MGMT_01_bresp,
  ULP_M_AXI_CTRL_MGMT_01_bvalid,
  ULP_M_AXI_CTRL_MGMT_01_rdata,
  ULP_M_AXI_CTRL_MGMT_01_rready,
  ULP_M_AXI_CTRL_MGMT_01_rresp,
  ULP_M_AXI_CTRL_MGMT_01_rvalid,
  ULP_M_AXI_CTRL_MGMT_01_wdata,
  ULP_M_AXI_CTRL_MGMT_01_wready,
  ULP_M_AXI_CTRL_MGMT_01_wstrb,
  ULP_M_AXI_CTRL_MGMT_01_wvalid,
  PLP_S_AXI_CTRL_USER_00_araddr,
  PLP_S_AXI_CTRL_USER_00_arprot,
  PLP_S_AXI_CTRL_USER_00_arready,
  PLP_S_AXI_CTRL_USER_00_arvalid,
  PLP_S_AXI_CTRL_USER_00_awaddr,
  PLP_S_AXI_CTRL_USER_00_awprot,
  PLP_S_AXI_CTRL_USER_00_awready,
  PLP_S_AXI_CTRL_USER_00_awvalid,
  PLP_S_AXI_CTRL_USER_00_bready,
  PLP_S_AXI_CTRL_USER_00_bresp,
  PLP_S_AXI_CTRL_USER_00_bvalid,
  PLP_S_AXI_CTRL_USER_00_rdata,
  PLP_S_AXI_CTRL_USER_00_rready,
  PLP_S_AXI_CTRL_USER_00_rresp,
  PLP_S_AXI_CTRL_USER_00_rvalid,
  PLP_S_AXI_CTRL_USER_00_wdata,
  PLP_S_AXI_CTRL_USER_00_wready,
  PLP_S_AXI_CTRL_USER_00_wstrb,
  PLP_S_AXI_CTRL_USER_00_wvalid,
  ULP_M_AXI_CTRL_USER_00_araddr,
  ULP_M_AXI_CTRL_USER_00_arprot,
  ULP_M_AXI_CTRL_USER_00_arready,
  ULP_M_AXI_CTRL_USER_00_arvalid,
  ULP_M_AXI_CTRL_USER_00_awaddr,
  ULP_M_AXI_CTRL_USER_00_awprot,
  ULP_M_AXI_CTRL_USER_00_awready,
  ULP_M_AXI_CTRL_USER_00_awvalid,
  ULP_M_AXI_CTRL_USER_00_bready,
  ULP_M_AXI_CTRL_USER_00_bresp,
  ULP_M_AXI_CTRL_USER_00_bvalid,
  ULP_M_AXI_CTRL_USER_00_rdata,
  ULP_M_AXI_CTRL_USER_00_rready,
  ULP_M_AXI_CTRL_USER_00_rresp,
  ULP_M_AXI_CTRL_USER_00_rvalid,
  ULP_M_AXI_CTRL_USER_00_wdata,
  ULP_M_AXI_CTRL_USER_00_wready,
  ULP_M_AXI_CTRL_USER_00_wstrb,
  ULP_M_AXI_CTRL_USER_00_wvalid,
  PLP_S_AXI_CTRL_USER_01_araddr,
  PLP_S_AXI_CTRL_USER_01_arprot,
  PLP_S_AXI_CTRL_USER_01_arready,
  PLP_S_AXI_CTRL_USER_01_arvalid,
  PLP_S_AXI_CTRL_USER_01_awaddr,
  PLP_S_AXI_CTRL_USER_01_awprot,
  PLP_S_AXI_CTRL_USER_01_awready,
  PLP_S_AXI_CTRL_USER_01_awvalid,
  PLP_S_AXI_CTRL_USER_01_bready,
  PLP_S_AXI_CTRL_USER_01_bresp,
  PLP_S_AXI_CTRL_USER_01_bvalid,
  PLP_S_AXI_CTRL_USER_01_rdata,
  PLP_S_AXI_CTRL_USER_01_rready,
  PLP_S_AXI_CTRL_USER_01_rresp,
  PLP_S_AXI_CTRL_USER_01_rvalid,
  PLP_S_AXI_CTRL_USER_01_wdata,
  PLP_S_AXI_CTRL_USER_01_wready,
  PLP_S_AXI_CTRL_USER_01_wstrb,
  PLP_S_AXI_CTRL_USER_01_wvalid,
  ULP_M_AXI_CTRL_USER_01_araddr,
  ULP_M_AXI_CTRL_USER_01_arprot,
  ULP_M_AXI_CTRL_USER_01_arready,
  ULP_M_AXI_CTRL_USER_01_arvalid,
  ULP_M_AXI_CTRL_USER_01_awaddr,
  ULP_M_AXI_CTRL_USER_01_awprot,
  ULP_M_AXI_CTRL_USER_01_awready,
  ULP_M_AXI_CTRL_USER_01_awvalid,
  ULP_M_AXI_CTRL_USER_01_bready,
  ULP_M_AXI_CTRL_USER_01_bresp,
  ULP_M_AXI_CTRL_USER_01_bvalid,
  ULP_M_AXI_CTRL_USER_01_rdata,
  ULP_M_AXI_CTRL_USER_01_rready,
  ULP_M_AXI_CTRL_USER_01_rresp,
  ULP_M_AXI_CTRL_USER_01_rvalid,
  ULP_M_AXI_CTRL_USER_01_wdata,
  ULP_M_AXI_CTRL_USER_01_wready,
  ULP_M_AXI_CTRL_USER_01_wstrb,
  ULP_M_AXI_CTRL_USER_01_wvalid,
  PLP_S_AXI_CTRL_USER_02_araddr,
  PLP_S_AXI_CTRL_USER_02_arprot,
  PLP_S_AXI_CTRL_USER_02_arready,
  PLP_S_AXI_CTRL_USER_02_arvalid,
  PLP_S_AXI_CTRL_USER_02_awaddr,
  PLP_S_AXI_CTRL_USER_02_awprot,
  PLP_S_AXI_CTRL_USER_02_awready,
  PLP_S_AXI_CTRL_USER_02_awvalid,
  PLP_S_AXI_CTRL_USER_02_bready,
  PLP_S_AXI_CTRL_USER_02_bresp,
  PLP_S_AXI_CTRL_USER_02_bvalid,
  PLP_S_AXI_CTRL_USER_02_rdata,
  PLP_S_AXI_CTRL_USER_02_rready,
  PLP_S_AXI_CTRL_USER_02_rresp,
  PLP_S_AXI_CTRL_USER_02_rvalid,
  PLP_S_AXI_CTRL_USER_02_wdata,
  PLP_S_AXI_CTRL_USER_02_wready,
  PLP_S_AXI_CTRL_USER_02_wstrb,
  PLP_S_AXI_CTRL_USER_02_wvalid,
  ULP_M_AXI_CTRL_USER_02_araddr,
  ULP_M_AXI_CTRL_USER_02_arprot,
  ULP_M_AXI_CTRL_USER_02_arready,
  ULP_M_AXI_CTRL_USER_02_arvalid,
  ULP_M_AXI_CTRL_USER_02_awaddr,
  ULP_M_AXI_CTRL_USER_02_awprot,
  ULP_M_AXI_CTRL_USER_02_awready,
  ULP_M_AXI_CTRL_USER_02_awvalid,
  ULP_M_AXI_CTRL_USER_02_bready,
  ULP_M_AXI_CTRL_USER_02_bresp,
  ULP_M_AXI_CTRL_USER_02_bvalid,
  ULP_M_AXI_CTRL_USER_02_rdata,
  ULP_M_AXI_CTRL_USER_02_rready,
  ULP_M_AXI_CTRL_USER_02_rresp,
  ULP_M_AXI_CTRL_USER_02_rvalid,
  ULP_M_AXI_CTRL_USER_02_wdata,
  ULP_M_AXI_CTRL_USER_02_wready,
  ULP_M_AXI_CTRL_USER_02_wstrb,
  ULP_M_AXI_CTRL_USER_02_wvalid,
  PLP_S_AXI_CTRL_USER_03_araddr,
  PLP_S_AXI_CTRL_USER_03_arprot,
  PLP_S_AXI_CTRL_USER_03_arready,
  PLP_S_AXI_CTRL_USER_03_arvalid,
  PLP_S_AXI_CTRL_USER_03_awaddr,
  PLP_S_AXI_CTRL_USER_03_awprot,
  PLP_S_AXI_CTRL_USER_03_awready,
  PLP_S_AXI_CTRL_USER_03_awvalid,
  PLP_S_AXI_CTRL_USER_03_bready,
  PLP_S_AXI_CTRL_USER_03_bresp,
  PLP_S_AXI_CTRL_USER_03_bvalid,
  PLP_S_AXI_CTRL_USER_03_rdata,
  PLP_S_AXI_CTRL_USER_03_rready,
  PLP_S_AXI_CTRL_USER_03_rresp,
  PLP_S_AXI_CTRL_USER_03_rvalid,
  PLP_S_AXI_CTRL_USER_03_wdata,
  PLP_S_AXI_CTRL_USER_03_wready,
  PLP_S_AXI_CTRL_USER_03_wstrb,
  PLP_S_AXI_CTRL_USER_03_wvalid,
  ULP_M_AXI_CTRL_USER_03_araddr,
  ULP_M_AXI_CTRL_USER_03_arprot,
  ULP_M_AXI_CTRL_USER_03_arready,
  ULP_M_AXI_CTRL_USER_03_arvalid,
  ULP_M_AXI_CTRL_USER_03_awaddr,
  ULP_M_AXI_CTRL_USER_03_awprot,
  ULP_M_AXI_CTRL_USER_03_awready,
  ULP_M_AXI_CTRL_USER_03_awvalid,
  ULP_M_AXI_CTRL_USER_03_bready,
  ULP_M_AXI_CTRL_USER_03_bresp,
  ULP_M_AXI_CTRL_USER_03_bvalid,
  ULP_M_AXI_CTRL_USER_03_rdata,
  ULP_M_AXI_CTRL_USER_03_rready,
  ULP_M_AXI_CTRL_USER_03_rresp,
  ULP_M_AXI_CTRL_USER_03_rvalid,
  ULP_M_AXI_CTRL_USER_03_wdata,
  ULP_M_AXI_CTRL_USER_03_wready,
  ULP_M_AXI_CTRL_USER_03_wstrb,
  ULP_M_AXI_CTRL_USER_03_wvalid,
  PLP_S_AXI_CTRL_USER_DEBUG_00_araddr,
  PLP_S_AXI_CTRL_USER_DEBUG_00_arprot,
  PLP_S_AXI_CTRL_USER_DEBUG_00_arready,
  PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid,
  PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr,
  PLP_S_AXI_CTRL_USER_DEBUG_00_awprot,
  PLP_S_AXI_CTRL_USER_DEBUG_00_awready,
  PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid,
  PLP_S_AXI_CTRL_USER_DEBUG_00_bready,
  PLP_S_AXI_CTRL_USER_DEBUG_00_bresp,
  PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid,
  PLP_S_AXI_CTRL_USER_DEBUG_00_rdata,
  PLP_S_AXI_CTRL_USER_DEBUG_00_rready,
  PLP_S_AXI_CTRL_USER_DEBUG_00_rresp,
  PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid,
  PLP_S_AXI_CTRL_USER_DEBUG_00_wdata,
  PLP_S_AXI_CTRL_USER_DEBUG_00_wready,
  PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb,
  PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid,
  ULP_M_AXI_CTRL_USER_DEBUG_00_araddr,
  ULP_M_AXI_CTRL_USER_DEBUG_00_arprot,
  ULP_M_AXI_CTRL_USER_DEBUG_00_arready,
  ULP_M_AXI_CTRL_USER_DEBUG_00_arvalid,
  ULP_M_AXI_CTRL_USER_DEBUG_00_awaddr,
  ULP_M_AXI_CTRL_USER_DEBUG_00_awprot,
  ULP_M_AXI_CTRL_USER_DEBUG_00_awready,
  ULP_M_AXI_CTRL_USER_DEBUG_00_awvalid,
  ULP_M_AXI_CTRL_USER_DEBUG_00_bready,
  ULP_M_AXI_CTRL_USER_DEBUG_00_bresp,
  ULP_M_AXI_CTRL_USER_DEBUG_00_bvalid,
  ULP_M_AXI_CTRL_USER_DEBUG_00_rdata,
  ULP_M_AXI_CTRL_USER_DEBUG_00_rready,
  ULP_M_AXI_CTRL_USER_DEBUG_00_rresp,
  ULP_M_AXI_CTRL_USER_DEBUG_00_rvalid,
  ULP_M_AXI_CTRL_USER_DEBUG_00_wdata,
  ULP_M_AXI_CTRL_USER_DEBUG_00_wready,
  ULP_M_AXI_CTRL_USER_DEBUG_00_wstrb,
  ULP_M_AXI_CTRL_USER_DEBUG_00_wvalid,
  ULP_S_AXI_DATA_C2H_00_araddr,
  ULP_S_AXI_DATA_C2H_00_arburst,
  ULP_S_AXI_DATA_C2H_00_arcache,
  ULP_S_AXI_DATA_C2H_00_arlen,
  ULP_S_AXI_DATA_C2H_00_arlock,
  ULP_S_AXI_DATA_C2H_00_arprot,
  ULP_S_AXI_DATA_C2H_00_arready,
  ULP_S_AXI_DATA_C2H_00_arvalid,
  ULP_S_AXI_DATA_C2H_00_awaddr,
  ULP_S_AXI_DATA_C2H_00_awburst,
  ULP_S_AXI_DATA_C2H_00_awcache,
  ULP_S_AXI_DATA_C2H_00_awlen,
  ULP_S_AXI_DATA_C2H_00_awlock,
  ULP_S_AXI_DATA_C2H_00_awprot,
  ULP_S_AXI_DATA_C2H_00_awready,
  ULP_S_AXI_DATA_C2H_00_awvalid,
  ULP_S_AXI_DATA_C2H_00_bready,
  ULP_S_AXI_DATA_C2H_00_bresp,
  ULP_S_AXI_DATA_C2H_00_bvalid,
  ULP_S_AXI_DATA_C2H_00_rdata,
  ULP_S_AXI_DATA_C2H_00_rlast,
  ULP_S_AXI_DATA_C2H_00_rready,
  ULP_S_AXI_DATA_C2H_00_rresp,
  ULP_S_AXI_DATA_C2H_00_rvalid,
  ULP_S_AXI_DATA_C2H_00_wdata,
  ULP_S_AXI_DATA_C2H_00_wlast,
  ULP_S_AXI_DATA_C2H_00_wready,
  ULP_S_AXI_DATA_C2H_00_wstrb,
  ULP_S_AXI_DATA_C2H_00_wvalid,
  PLP_M_AXI_DATA_C2H_00_araddr,
  PLP_M_AXI_DATA_C2H_00_arburst,
  PLP_M_AXI_DATA_C2H_00_arcache,
  PLP_M_AXI_DATA_C2H_00_arid,
  PLP_M_AXI_DATA_C2H_00_arlen,
  PLP_M_AXI_DATA_C2H_00_arlock,
  PLP_M_AXI_DATA_C2H_00_arprot,
  PLP_M_AXI_DATA_C2H_00_arready,
  PLP_M_AXI_DATA_C2H_00_arvalid,
  PLP_M_AXI_DATA_C2H_00_awaddr,
  PLP_M_AXI_DATA_C2H_00_awburst,
  PLP_M_AXI_DATA_C2H_00_awcache,
  PLP_M_AXI_DATA_C2H_00_awid,
  PLP_M_AXI_DATA_C2H_00_awlen,
  PLP_M_AXI_DATA_C2H_00_awlock,
  PLP_M_AXI_DATA_C2H_00_awprot,
  PLP_M_AXI_DATA_C2H_00_awready,
  PLP_M_AXI_DATA_C2H_00_awvalid,
  PLP_M_AXI_DATA_C2H_00_bid,
  PLP_M_AXI_DATA_C2H_00_bready,
  PLP_M_AXI_DATA_C2H_00_bresp,
  PLP_M_AXI_DATA_C2H_00_bvalid,
  PLP_M_AXI_DATA_C2H_00_rdata,
  PLP_M_AXI_DATA_C2H_00_rid,
  PLP_M_AXI_DATA_C2H_00_rlast,
  PLP_M_AXI_DATA_C2H_00_rready,
  PLP_M_AXI_DATA_C2H_00_rresp,
  PLP_M_AXI_DATA_C2H_00_rvalid,
  PLP_M_AXI_DATA_C2H_00_wdata,
  PLP_M_AXI_DATA_C2H_00_wlast,
  PLP_M_AXI_DATA_C2H_00_wready,
  PLP_M_AXI_DATA_C2H_00_wstrb,
  PLP_M_AXI_DATA_C2H_00_wvalid,
  PLP_S_AXI_DATA_H2C_00_araddr,
  PLP_S_AXI_DATA_H2C_00_arburst,
  PLP_S_AXI_DATA_H2C_00_arcache,
  PLP_S_AXI_DATA_H2C_00_arlen,
  PLP_S_AXI_DATA_H2C_00_arlock,
  PLP_S_AXI_DATA_H2C_00_arprot,
  PLP_S_AXI_DATA_H2C_00_arready,
  PLP_S_AXI_DATA_H2C_00_arvalid,
  PLP_S_AXI_DATA_H2C_00_awaddr,
  PLP_S_AXI_DATA_H2C_00_awburst,
  PLP_S_AXI_DATA_H2C_00_awcache,
  PLP_S_AXI_DATA_H2C_00_awlen,
  PLP_S_AXI_DATA_H2C_00_awlock,
  PLP_S_AXI_DATA_H2C_00_awprot,
  PLP_S_AXI_DATA_H2C_00_awready,
  PLP_S_AXI_DATA_H2C_00_awvalid,
  PLP_S_AXI_DATA_H2C_00_bready,
  PLP_S_AXI_DATA_H2C_00_bresp,
  PLP_S_AXI_DATA_H2C_00_bvalid,
  PLP_S_AXI_DATA_H2C_00_rdata,
  PLP_S_AXI_DATA_H2C_00_rlast,
  PLP_S_AXI_DATA_H2C_00_rready,
  PLP_S_AXI_DATA_H2C_00_rresp,
  PLP_S_AXI_DATA_H2C_00_rvalid,
  PLP_S_AXI_DATA_H2C_00_wdata,
  PLP_S_AXI_DATA_H2C_00_wlast,
  PLP_S_AXI_DATA_H2C_00_wready,
  PLP_S_AXI_DATA_H2C_00_wstrb,
  PLP_S_AXI_DATA_H2C_00_wvalid,
  ULP_M_AXI_DATA_H2C_00_araddr,
  ULP_M_AXI_DATA_H2C_00_arburst,
  ULP_M_AXI_DATA_H2C_00_arcache,
  ULP_M_AXI_DATA_H2C_00_arid,
  ULP_M_AXI_DATA_H2C_00_arlen,
  ULP_M_AXI_DATA_H2C_00_arlock,
  ULP_M_AXI_DATA_H2C_00_arprot,
  ULP_M_AXI_DATA_H2C_00_arready,
  ULP_M_AXI_DATA_H2C_00_arvalid,
  ULP_M_AXI_DATA_H2C_00_awaddr,
  ULP_M_AXI_DATA_H2C_00_awburst,
  ULP_M_AXI_DATA_H2C_00_awcache,
  ULP_M_AXI_DATA_H2C_00_awid,
  ULP_M_AXI_DATA_H2C_00_awlen,
  ULP_M_AXI_DATA_H2C_00_awlock,
  ULP_M_AXI_DATA_H2C_00_awprot,
  ULP_M_AXI_DATA_H2C_00_awready,
  ULP_M_AXI_DATA_H2C_00_awvalid,
  ULP_M_AXI_DATA_H2C_00_bid,
  ULP_M_AXI_DATA_H2C_00_bready,
  ULP_M_AXI_DATA_H2C_00_bresp,
  ULP_M_AXI_DATA_H2C_00_bvalid,
  ULP_M_AXI_DATA_H2C_00_rdata,
  ULP_M_AXI_DATA_H2C_00_rid,
  ULP_M_AXI_DATA_H2C_00_rlast,
  ULP_M_AXI_DATA_H2C_00_rready,
  ULP_M_AXI_DATA_H2C_00_rresp,
  ULP_M_AXI_DATA_H2C_00_rvalid,
  ULP_M_AXI_DATA_H2C_00_wdata,
  ULP_M_AXI_DATA_H2C_00_wlast,
  ULP_M_AXI_DATA_H2C_00_wready,
  ULP_M_AXI_DATA_H2C_00_wstrb,
  ULP_M_AXI_DATA_H2C_00_wvalid,
  PLP_S_AXI_DATA_H2C_01_araddr,
  PLP_S_AXI_DATA_H2C_01_arburst,
  PLP_S_AXI_DATA_H2C_01_arcache,
  PLP_S_AXI_DATA_H2C_01_arlen,
  PLP_S_AXI_DATA_H2C_01_arlock,
  PLP_S_AXI_DATA_H2C_01_arprot,
  PLP_S_AXI_DATA_H2C_01_arready,
  PLP_S_AXI_DATA_H2C_01_arvalid,
  PLP_S_AXI_DATA_H2C_01_awaddr,
  PLP_S_AXI_DATA_H2C_01_awburst,
  PLP_S_AXI_DATA_H2C_01_awcache,
  PLP_S_AXI_DATA_H2C_01_awlen,
  PLP_S_AXI_DATA_H2C_01_awlock,
  PLP_S_AXI_DATA_H2C_01_awprot,
  PLP_S_AXI_DATA_H2C_01_awready,
  PLP_S_AXI_DATA_H2C_01_awvalid,
  PLP_S_AXI_DATA_H2C_01_bready,
  PLP_S_AXI_DATA_H2C_01_bresp,
  PLP_S_AXI_DATA_H2C_01_bvalid,
  PLP_S_AXI_DATA_H2C_01_rdata,
  PLP_S_AXI_DATA_H2C_01_rlast,
  PLP_S_AXI_DATA_H2C_01_rready,
  PLP_S_AXI_DATA_H2C_01_rresp,
  PLP_S_AXI_DATA_H2C_01_rvalid,
  PLP_S_AXI_DATA_H2C_01_wdata,
  PLP_S_AXI_DATA_H2C_01_wlast,
  PLP_S_AXI_DATA_H2C_01_wready,
  PLP_S_AXI_DATA_H2C_01_wstrb,
  PLP_S_AXI_DATA_H2C_01_wvalid,
  ULP_M_AXI_DATA_H2C_01_araddr,
  ULP_M_AXI_DATA_H2C_01_arburst,
  ULP_M_AXI_DATA_H2C_01_arcache,
  ULP_M_AXI_DATA_H2C_01_arid,
  ULP_M_AXI_DATA_H2C_01_arlen,
  ULP_M_AXI_DATA_H2C_01_arlock,
  ULP_M_AXI_DATA_H2C_01_arprot,
  ULP_M_AXI_DATA_H2C_01_arready,
  ULP_M_AXI_DATA_H2C_01_arvalid,
  ULP_M_AXI_DATA_H2C_01_awaddr,
  ULP_M_AXI_DATA_H2C_01_awburst,
  ULP_M_AXI_DATA_H2C_01_awcache,
  ULP_M_AXI_DATA_H2C_01_awid,
  ULP_M_AXI_DATA_H2C_01_awlen,
  ULP_M_AXI_DATA_H2C_01_awlock,
  ULP_M_AXI_DATA_H2C_01_awprot,
  ULP_M_AXI_DATA_H2C_01_awready,
  ULP_M_AXI_DATA_H2C_01_awvalid,
  ULP_M_AXI_DATA_H2C_01_bid,
  ULP_M_AXI_DATA_H2C_01_bready,
  ULP_M_AXI_DATA_H2C_01_bresp,
  ULP_M_AXI_DATA_H2C_01_bvalid,
  ULP_M_AXI_DATA_H2C_01_rdata,
  ULP_M_AXI_DATA_H2C_01_rid,
  ULP_M_AXI_DATA_H2C_01_rlast,
  ULP_M_AXI_DATA_H2C_01_rready,
  ULP_M_AXI_DATA_H2C_01_rresp,
  ULP_M_AXI_DATA_H2C_01_rvalid,
  ULP_M_AXI_DATA_H2C_01_wdata,
  ULP_M_AXI_DATA_H2C_01_wlast,
  ULP_M_AXI_DATA_H2C_01_wready,
  ULP_M_AXI_DATA_H2C_01_wstrb,
  ULP_M_AXI_DATA_H2C_01_wvalid,
  PLP_S_AXI_DATA_H2C_02_araddr,
  PLP_S_AXI_DATA_H2C_02_arburst,
  PLP_S_AXI_DATA_H2C_02_arcache,
  PLP_S_AXI_DATA_H2C_02_arlen,
  PLP_S_AXI_DATA_H2C_02_arlock,
  PLP_S_AXI_DATA_H2C_02_arprot,
  PLP_S_AXI_DATA_H2C_02_arready,
  PLP_S_AXI_DATA_H2C_02_arvalid,
  PLP_S_AXI_DATA_H2C_02_awaddr,
  PLP_S_AXI_DATA_H2C_02_awburst,
  PLP_S_AXI_DATA_H2C_02_awcache,
  PLP_S_AXI_DATA_H2C_02_awlen,
  PLP_S_AXI_DATA_H2C_02_awlock,
  PLP_S_AXI_DATA_H2C_02_awprot,
  PLP_S_AXI_DATA_H2C_02_awready,
  PLP_S_AXI_DATA_H2C_02_awvalid,
  PLP_S_AXI_DATA_H2C_02_bready,
  PLP_S_AXI_DATA_H2C_02_bresp,
  PLP_S_AXI_DATA_H2C_02_bvalid,
  PLP_S_AXI_DATA_H2C_02_rdata,
  PLP_S_AXI_DATA_H2C_02_rlast,
  PLP_S_AXI_DATA_H2C_02_rready,
  PLP_S_AXI_DATA_H2C_02_rresp,
  PLP_S_AXI_DATA_H2C_02_rvalid,
  PLP_S_AXI_DATA_H2C_02_wdata,
  PLP_S_AXI_DATA_H2C_02_wlast,
  PLP_S_AXI_DATA_H2C_02_wready,
  PLP_S_AXI_DATA_H2C_02_wstrb,
  PLP_S_AXI_DATA_H2C_02_wvalid,
  ULP_M_AXI_DATA_H2C_02_araddr,
  ULP_M_AXI_DATA_H2C_02_arburst,
  ULP_M_AXI_DATA_H2C_02_arcache,
  ULP_M_AXI_DATA_H2C_02_arid,
  ULP_M_AXI_DATA_H2C_02_arlen,
  ULP_M_AXI_DATA_H2C_02_arlock,
  ULP_M_AXI_DATA_H2C_02_arprot,
  ULP_M_AXI_DATA_H2C_02_arready,
  ULP_M_AXI_DATA_H2C_02_arvalid,
  ULP_M_AXI_DATA_H2C_02_awaddr,
  ULP_M_AXI_DATA_H2C_02_awburst,
  ULP_M_AXI_DATA_H2C_02_awcache,
  ULP_M_AXI_DATA_H2C_02_awid,
  ULP_M_AXI_DATA_H2C_02_awlen,
  ULP_M_AXI_DATA_H2C_02_awlock,
  ULP_M_AXI_DATA_H2C_02_awprot,
  ULP_M_AXI_DATA_H2C_02_awready,
  ULP_M_AXI_DATA_H2C_02_awvalid,
  ULP_M_AXI_DATA_H2C_02_bid,
  ULP_M_AXI_DATA_H2C_02_bready,
  ULP_M_AXI_DATA_H2C_02_bresp,
  ULP_M_AXI_DATA_H2C_02_bvalid,
  ULP_M_AXI_DATA_H2C_02_rdata,
  ULP_M_AXI_DATA_H2C_02_rid,
  ULP_M_AXI_DATA_H2C_02_rlast,
  ULP_M_AXI_DATA_H2C_02_rready,
  ULP_M_AXI_DATA_H2C_02_rresp,
  ULP_M_AXI_DATA_H2C_02_rvalid,
  ULP_M_AXI_DATA_H2C_02_wdata,
  ULP_M_AXI_DATA_H2C_02_wlast,
  ULP_M_AXI_DATA_H2C_02_wready,
  ULP_M_AXI_DATA_H2C_02_wstrb,
  ULP_M_AXI_DATA_H2C_02_wvalid,
  PLP_S_AXI_DATA_H2C_03_araddr,
  PLP_S_AXI_DATA_H2C_03_arburst,
  PLP_S_AXI_DATA_H2C_03_arcache,
  PLP_S_AXI_DATA_H2C_03_arlen,
  PLP_S_AXI_DATA_H2C_03_arlock,
  PLP_S_AXI_DATA_H2C_03_arprot,
  PLP_S_AXI_DATA_H2C_03_arready,
  PLP_S_AXI_DATA_H2C_03_arvalid,
  PLP_S_AXI_DATA_H2C_03_awaddr,
  PLP_S_AXI_DATA_H2C_03_awburst,
  PLP_S_AXI_DATA_H2C_03_awcache,
  PLP_S_AXI_DATA_H2C_03_awlen,
  PLP_S_AXI_DATA_H2C_03_awlock,
  PLP_S_AXI_DATA_H2C_03_awprot,
  PLP_S_AXI_DATA_H2C_03_awready,
  PLP_S_AXI_DATA_H2C_03_awvalid,
  PLP_S_AXI_DATA_H2C_03_bready,
  PLP_S_AXI_DATA_H2C_03_bresp,
  PLP_S_AXI_DATA_H2C_03_bvalid,
  PLP_S_AXI_DATA_H2C_03_rdata,
  PLP_S_AXI_DATA_H2C_03_rlast,
  PLP_S_AXI_DATA_H2C_03_rready,
  PLP_S_AXI_DATA_H2C_03_rresp,
  PLP_S_AXI_DATA_H2C_03_rvalid,
  PLP_S_AXI_DATA_H2C_03_wdata,
  PLP_S_AXI_DATA_H2C_03_wlast,
  PLP_S_AXI_DATA_H2C_03_wready,
  PLP_S_AXI_DATA_H2C_03_wstrb,
  PLP_S_AXI_DATA_H2C_03_wvalid,
  ULP_M_AXI_DATA_H2C_03_araddr,
  ULP_M_AXI_DATA_H2C_03_arburst,
  ULP_M_AXI_DATA_H2C_03_arcache,
  ULP_M_AXI_DATA_H2C_03_arid,
  ULP_M_AXI_DATA_H2C_03_arlen,
  ULP_M_AXI_DATA_H2C_03_arlock,
  ULP_M_AXI_DATA_H2C_03_arprot,
  ULP_M_AXI_DATA_H2C_03_arready,
  ULP_M_AXI_DATA_H2C_03_arvalid,
  ULP_M_AXI_DATA_H2C_03_awaddr,
  ULP_M_AXI_DATA_H2C_03_awburst,
  ULP_M_AXI_DATA_H2C_03_awcache,
  ULP_M_AXI_DATA_H2C_03_awid,
  ULP_M_AXI_DATA_H2C_03_awlen,
  ULP_M_AXI_DATA_H2C_03_awlock,
  ULP_M_AXI_DATA_H2C_03_awprot,
  ULP_M_AXI_DATA_H2C_03_awready,
  ULP_M_AXI_DATA_H2C_03_awvalid,
  ULP_M_AXI_DATA_H2C_03_bid,
  ULP_M_AXI_DATA_H2C_03_bready,
  ULP_M_AXI_DATA_H2C_03_bresp,
  ULP_M_AXI_DATA_H2C_03_bvalid,
  ULP_M_AXI_DATA_H2C_03_rdata,
  ULP_M_AXI_DATA_H2C_03_rid,
  ULP_M_AXI_DATA_H2C_03_rlast,
  ULP_M_AXI_DATA_H2C_03_rready,
  ULP_M_AXI_DATA_H2C_03_rresp,
  ULP_M_AXI_DATA_H2C_03_rvalid,
  ULP_M_AXI_DATA_H2C_03_wdata,
  ULP_M_AXI_DATA_H2C_03_wlast,
  ULP_M_AXI_DATA_H2C_03_wready,
  ULP_M_AXI_DATA_H2C_03_wstrb,
  ULP_M_AXI_DATA_H2C_03_wvalid,
  ULP_S_AXI_DATA_U2S_00_araddr,
  ULP_S_AXI_DATA_U2S_00_arburst,
  ULP_S_AXI_DATA_U2S_00_arcache,
  ULP_S_AXI_DATA_U2S_00_arlen,
  ULP_S_AXI_DATA_U2S_00_arlock,
  ULP_S_AXI_DATA_U2S_00_arprot,
  ULP_S_AXI_DATA_U2S_00_arready,
  ULP_S_AXI_DATA_U2S_00_arvalid,
  ULP_S_AXI_DATA_U2S_00_awaddr,
  ULP_S_AXI_DATA_U2S_00_awburst,
  ULP_S_AXI_DATA_U2S_00_awcache,
  ULP_S_AXI_DATA_U2S_00_awlen,
  ULP_S_AXI_DATA_U2S_00_awlock,
  ULP_S_AXI_DATA_U2S_00_awprot,
  ULP_S_AXI_DATA_U2S_00_awready,
  ULP_S_AXI_DATA_U2S_00_awvalid,
  ULP_S_AXI_DATA_U2S_00_bready,
  ULP_S_AXI_DATA_U2S_00_bresp,
  ULP_S_AXI_DATA_U2S_00_bvalid,
  ULP_S_AXI_DATA_U2S_00_rdata,
  ULP_S_AXI_DATA_U2S_00_rlast,
  ULP_S_AXI_DATA_U2S_00_rready,
  ULP_S_AXI_DATA_U2S_00_rresp,
  ULP_S_AXI_DATA_U2S_00_rvalid,
  ULP_S_AXI_DATA_U2S_00_wdata,
  ULP_S_AXI_DATA_U2S_00_wlast,
  ULP_S_AXI_DATA_U2S_00_wready,
  ULP_S_AXI_DATA_U2S_00_wstrb,
  ULP_S_AXI_DATA_U2S_00_wvalid,
  PLP_M_AXI_DATA_U2S_00_araddr,
  PLP_M_AXI_DATA_U2S_00_arburst,
  PLP_M_AXI_DATA_U2S_00_arcache,
  PLP_M_AXI_DATA_U2S_00_arid,
  PLP_M_AXI_DATA_U2S_00_arlen,
  PLP_M_AXI_DATA_U2S_00_arlock,
  PLP_M_AXI_DATA_U2S_00_arprot,
  PLP_M_AXI_DATA_U2S_00_arready,
  PLP_M_AXI_DATA_U2S_00_arvalid,
  PLP_M_AXI_DATA_U2S_00_awaddr,
  PLP_M_AXI_DATA_U2S_00_awburst,
  PLP_M_AXI_DATA_U2S_00_awcache,
  PLP_M_AXI_DATA_U2S_00_awid,
  PLP_M_AXI_DATA_U2S_00_awlen,
  PLP_M_AXI_DATA_U2S_00_awlock,
  PLP_M_AXI_DATA_U2S_00_awprot,
  PLP_M_AXI_DATA_U2S_00_awready,
  PLP_M_AXI_DATA_U2S_00_awvalid,
  PLP_M_AXI_DATA_U2S_00_bid,
  PLP_M_AXI_DATA_U2S_00_bready,
  PLP_M_AXI_DATA_U2S_00_bresp,
  PLP_M_AXI_DATA_U2S_00_bvalid,
  PLP_M_AXI_DATA_U2S_00_rdata,
  PLP_M_AXI_DATA_U2S_00_rid,
  PLP_M_AXI_DATA_U2S_00_rlast,
  PLP_M_AXI_DATA_U2S_00_rready,
  PLP_M_AXI_DATA_U2S_00_rresp,
  PLP_M_AXI_DATA_U2S_00_rvalid,
  PLP_M_AXI_DATA_U2S_00_wdata,
  PLP_M_AXI_DATA_U2S_00_wlast,
  PLP_M_AXI_DATA_U2S_00_wready,
  PLP_M_AXI_DATA_U2S_00_wstrb,
  PLP_M_AXI_DATA_U2S_00_wvalid,
  ULP_S_AXI_DATA_C2H_00_arid,
  ULP_S_AXI_DATA_C2H_00_awid,
  ULP_S_AXI_DATA_C2H_00_bid,
  ULP_S_AXI_DATA_C2H_00_rid,
  PLP_S_AXI_DATA_H2C_00_arid,
  PLP_S_AXI_DATA_H2C_00_awid,
  PLP_S_AXI_DATA_H2C_00_bid,
  PLP_S_AXI_DATA_H2C_00_rid,
  PLP_S_AXI_DATA_H2C_01_arid,
  PLP_S_AXI_DATA_H2C_01_awid,
  PLP_S_AXI_DATA_H2C_01_bid,
  PLP_S_AXI_DATA_H2C_01_rid,
  PLP_S_AXI_DATA_H2C_02_arid,
  PLP_S_AXI_DATA_H2C_02_awid,
  PLP_S_AXI_DATA_H2C_02_bid,
  PLP_S_AXI_DATA_H2C_02_rid,
  PLP_S_AXI_DATA_H2C_03_arid,
  PLP_S_AXI_DATA_H2C_03_awid,
  PLP_S_AXI_DATA_H2C_03_bid,
  PLP_S_AXI_DATA_H2C_03_rid,
  ULP_S_AXI_DATA_U2S_00_arid,
  ULP_S_AXI_DATA_U2S_00_awid,
  ULP_S_AXI_DATA_U2S_00_bid,
  ULP_S_AXI_DATA_U2S_00_rid
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.plp_s_aclk_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, ASSOCIATED_BUSIF PLP_S_AXI_CTRL_MGMT_00:PLP_S_AXI_CTRL_MGMT_01:PLP_S_AXI_CTRL_USER_DEBUG_00:plp_m_data_ddr4_calib_complete_00:plp_m_irq_kernel_00:plp_s_data_satellite_ctrl_data_00, ASSOCIATED_RESET PLP_S_ARESETN_CTRL_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.plp_s_aclk_ctrl_00 CLK" *)
input wire plp_s_aclk_ctrl_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ulp_m_aclk_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_MGMT_00:ULP_M_AXI_CTRL_MGMT_01:ULP_M_AXI_CTRL_USER_DEBUG_00:ulp_s_data_ddr4_calib_complete_00:ulp_m_data_satellite_ctrl_data_00:ulp_s_irq_kernel_00, ASSOCIATED_RESET ULP_M_ARESETN_CTRL_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_ctrl_00 CLK" *)
output wire ulp_m_aclk_ctrl_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.plp_s_aclk_pcie_user_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_user_00, ASSOCIATED_BUSIF PLP_M_AXI_DATA_C2H_00:PLP_S_AXI_CTRL_USER_00:PLP_S_AXI_CTRL_USER_01:PLP_S_AXI_CTRL_USER_02:PLP_S_AXI_CTRL_USER_03:PLP_S_AXI_DATA_H2C_00:PLP_S_AXI_DATA_H2C_01:PLP_S_AXI_DATA_H2C_02:PLP_S_AXI_DATA_H2C_03, ASSOCIATED_RESET PLP_S_ARESETN_PCIE_USER_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.plp_s_aclk_pcie_user_00 CLK" *)
input wire plp_s_aclk_pcie_user_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ulp_m_aclk_pcie_user_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_user_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_CTRL_USER_03:ULP_S_AXI_DATA_C2H_00:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_02:ULP_M_AXI_DATA_H2C_03, ASSOCIATED_RESET ULP_M_ARESETN_PCIE_USER_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_pcie_user_00 CLK" *)
output wire ulp_m_aclk_pcie_user_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.plp_s_aclk_freerun_ref_00, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_freerun_ref_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.plp_s_aclk_freerun_ref_00 CLK" *)
input wire plp_s_aclk_freerun_ref_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ulp_m_aclk_freerun_ref_00, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_freerun_ref_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_freerun_ref_00 CLK" *)
output wire ulp_m_aclk_freerun_ref_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.plp_s_aclk_data_u2s_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_data_u2s_00, ASSOCIATED_BUSIF PLP_M_AXI_DATA_U2S_00, ASSOCIATED_RESET PLP_S_ARESETN_DATA_U2S_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.plp_s_aclk_data_u2s_00 CLK" *)
input wire plp_s_aclk_data_u2s_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ulp_m_aclk_data_u2s_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_data_u2s_00, ASSOCIATED_BUSIF ULP_S_AXI_DATA_U2S_00, ASSOCIATED_RESET ULP_M_ARESETN_DATA_U2S_00, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_data_u2s_00 CLK" *)
output wire ulp_m_aclk_data_u2s_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.plp_s_aresetn_ctrl_00, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.plp_s_aresetn_ctrl_00 RST" *)
input wire [0 : 0] plp_s_aresetn_ctrl_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ulp_m_aresetn_ctrl_00, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_ctrl_00 RST" *)
output wire [0 : 0] ulp_m_aresetn_ctrl_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.plp_s_aresetn_pcie_user_00, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.plp_s_aresetn_pcie_user_00 RST" *)
input wire [0 : 0] plp_s_aresetn_pcie_user_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ulp_m_aresetn_pcie_user_00, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_pcie_user_00 RST" *)
output wire [0 : 0] ulp_m_aresetn_pcie_user_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.plp_s_aresetn_data_u2s_00, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.plp_s_aresetn_data_u2s_00 RST" *)
input wire [0 : 0] plp_s_aresetn_data_u2s_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ulp_m_aresetn_data_u2s_00, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_data_u2s_00 RST" *)
output wire [0 : 0] ulp_m_aresetn_data_u2s_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DATA.ulp_s_data_ddr4_calib_complete_00, LAYERED_METADATA undef" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 DATA.ulp_s_data_ddr4_calib_complete_00 DATA" *)
input wire [0 : 0] ulp_s_data_ddr4_calib_complete_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DATA.plp_m_data_ddr4_calib_complete_00, LAYERED_METADATA undef" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 DATA.plp_m_data_ddr4_calib_complete_00 DATA" *)
output wire [0 : 0] plp_m_data_ddr4_calib_complete_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DATA.plp_s_data_satellite_ctrl_data_00, LAYERED_METADATA undef" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 DATA.plp_s_data_satellite_ctrl_data_00 DATA" *)
input wire [3 : 0] plp_s_data_satellite_ctrl_data_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DATA.ulp_m_data_satellite_ctrl_data_00, LAYERED_METADATA undef" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 DATA.ulp_m_data_satellite_ctrl_data_00 DATA" *)
output wire [3 : 0] ulp_m_data_satellite_ctrl_data_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.ulp_s_irq_kernel_00, SENSITIVITY level_high, PortWidth 128" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.ulp_s_irq_kernel_00 INTERRUPT" *)
input wire [127 : 0] ulp_s_irq_kernel_00;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.plp_m_irq_kernel_00, SENSITIVITY level_high, PortWidth 128" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.plp_m_irq_kernel_00 INTERRUPT" *)
output wire [127 : 0] plp_m_irq_kernel_00;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 ARADDR" *)
input wire [23 : 0] PLP_S_AXI_CTRL_MGMT_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_MGMT_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 ARREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 ARVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 AWADDR" *)
input wire [23 : 0] PLP_S_AXI_CTRL_MGMT_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_MGMT_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 AWREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 AWVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 BREADY" *)
input wire PLP_S_AXI_CTRL_MGMT_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_MGMT_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 BVALID" *)
output wire PLP_S_AXI_CTRL_MGMT_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_MGMT_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 RREADY" *)
input wire PLP_S_AXI_CTRL_MGMT_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_MGMT_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 RVALID" *)
output wire PLP_S_AXI_CTRL_MGMT_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_MGMT_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 WREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_MGMT_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_MGMT_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 24, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THRE\
ADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_00 WVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 ARADDR" *)
output wire [23 : 0] ULP_M_AXI_CTRL_MGMT_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_MGMT_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 ARREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 ARVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 AWADDR" *)
output wire [23 : 0] ULP_M_AXI_CTRL_MGMT_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_MGMT_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 AWREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 AWVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 BREADY" *)
output wire ULP_M_AXI_CTRL_MGMT_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_MGMT_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 BVALID" *)
input wire ULP_M_AXI_CTRL_MGMT_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_MGMT_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 RREADY" *)
output wire ULP_M_AXI_CTRL_MGMT_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_MGMT_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 RVALID" *)
input wire ULP_M_AXI_CTRL_MGMT_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_MGMT_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 WREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_MGMT_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_MGMT_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 24, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THRE\
ADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_00 WVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 ARADDR" *)
input wire [23 : 0] PLP_S_AXI_CTRL_MGMT_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_MGMT_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 ARREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 ARVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 AWADDR" *)
input wire [23 : 0] PLP_S_AXI_CTRL_MGMT_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_MGMT_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 AWREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 AWVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 BREADY" *)
input wire PLP_S_AXI_CTRL_MGMT_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_MGMT_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 BVALID" *)
output wire PLP_S_AXI_CTRL_MGMT_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_MGMT_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 RREADY" *)
input wire PLP_S_AXI_CTRL_MGMT_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_MGMT_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 RVALID" *)
output wire PLP_S_AXI_CTRL_MGMT_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_MGMT_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 WREADY" *)
output wire PLP_S_AXI_CTRL_MGMT_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_MGMT_01_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_MGMT_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 24, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THRE\
ADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_MGMT_01 WVALID" *)
input wire PLP_S_AXI_CTRL_MGMT_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 ARADDR" *)
output wire [23 : 0] ULP_M_AXI_CTRL_MGMT_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_MGMT_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 ARREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 ARVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 AWADDR" *)
output wire [23 : 0] ULP_M_AXI_CTRL_MGMT_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_MGMT_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 AWREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 AWVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 BREADY" *)
output wire ULP_M_AXI_CTRL_MGMT_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_MGMT_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 BVALID" *)
input wire ULP_M_AXI_CTRL_MGMT_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_MGMT_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 RREADY" *)
output wire ULP_M_AXI_CTRL_MGMT_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_MGMT_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 RVALID" *)
input wire ULP_M_AXI_CTRL_MGMT_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_MGMT_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 WREADY" *)
input wire ULP_M_AXI_CTRL_MGMT_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_MGMT_01_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_MGMT_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 24, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THRE\
ADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_MGMT_01 WVALID" *)
output wire ULP_M_AXI_CTRL_MGMT_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 ARADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 ARREADY" *)
output wire PLP_S_AXI_CTRL_USER_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 ARVALID" *)
input wire PLP_S_AXI_CTRL_USER_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 AWADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 AWREADY" *)
output wire PLP_S_AXI_CTRL_USER_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 AWVALID" *)
input wire PLP_S_AXI_CTRL_USER_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 BREADY" *)
input wire PLP_S_AXI_CTRL_USER_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 BVALID" *)
output wire PLP_S_AXI_CTRL_USER_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_USER_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 RREADY" *)
input wire PLP_S_AXI_CTRL_USER_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 RVALID" *)
output wire PLP_S_AXI_CTRL_USER_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_USER_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 WREADY" *)
output wire PLP_S_AXI_CTRL_USER_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_USER_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_USER_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_00 WVALID" *)
input wire PLP_S_AXI_CTRL_USER_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARREADY" *)
input wire ULP_M_AXI_CTRL_USER_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARVALID" *)
output wire ULP_M_AXI_CTRL_USER_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWREADY" *)
input wire ULP_M_AXI_CTRL_USER_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWVALID" *)
output wire ULP_M_AXI_CTRL_USER_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BREADY" *)
output wire ULP_M_AXI_CTRL_USER_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BVALID" *)
input wire ULP_M_AXI_CTRL_USER_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_USER_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RREADY" *)
output wire ULP_M_AXI_CTRL_USER_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RVALID" *)
input wire ULP_M_AXI_CTRL_USER_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_USER_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WREADY" *)
input wire ULP_M_AXI_CTRL_USER_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_USER_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WVALID" *)
output wire ULP_M_AXI_CTRL_USER_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 ARADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 ARREADY" *)
output wire PLP_S_AXI_CTRL_USER_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 ARVALID" *)
input wire PLP_S_AXI_CTRL_USER_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 AWADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 AWREADY" *)
output wire PLP_S_AXI_CTRL_USER_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 AWVALID" *)
input wire PLP_S_AXI_CTRL_USER_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 BREADY" *)
input wire PLP_S_AXI_CTRL_USER_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 BVALID" *)
output wire PLP_S_AXI_CTRL_USER_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_USER_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 RREADY" *)
input wire PLP_S_AXI_CTRL_USER_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 RVALID" *)
output wire PLP_S_AXI_CTRL_USER_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_USER_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 WREADY" *)
output wire PLP_S_AXI_CTRL_USER_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_USER_01_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_USER_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_01 WVALID" *)
input wire PLP_S_AXI_CTRL_USER_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARREADY" *)
input wire ULP_M_AXI_CTRL_USER_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARVALID" *)
output wire ULP_M_AXI_CTRL_USER_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWREADY" *)
input wire ULP_M_AXI_CTRL_USER_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWVALID" *)
output wire ULP_M_AXI_CTRL_USER_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BREADY" *)
output wire ULP_M_AXI_CTRL_USER_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BVALID" *)
input wire ULP_M_AXI_CTRL_USER_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_USER_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RREADY" *)
output wire ULP_M_AXI_CTRL_USER_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RVALID" *)
input wire ULP_M_AXI_CTRL_USER_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_USER_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WREADY" *)
input wire ULP_M_AXI_CTRL_USER_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_USER_01_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WVALID" *)
output wire ULP_M_AXI_CTRL_USER_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 ARADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_02_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_02_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 ARREADY" *)
output wire PLP_S_AXI_CTRL_USER_02_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 ARVALID" *)
input wire PLP_S_AXI_CTRL_USER_02_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 AWADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_02_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_02_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 AWREADY" *)
output wire PLP_S_AXI_CTRL_USER_02_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 AWVALID" *)
input wire PLP_S_AXI_CTRL_USER_02_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 BREADY" *)
input wire PLP_S_AXI_CTRL_USER_02_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_02_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 BVALID" *)
output wire PLP_S_AXI_CTRL_USER_02_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_USER_02_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 RREADY" *)
input wire PLP_S_AXI_CTRL_USER_02_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_02_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 RVALID" *)
output wire PLP_S_AXI_CTRL_USER_02_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_USER_02_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 WREADY" *)
output wire PLP_S_AXI_CTRL_USER_02_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_USER_02_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_USER_02, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_02 WVALID" *)
input wire PLP_S_AXI_CTRL_USER_02_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_02_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_02_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARREADY" *)
input wire ULP_M_AXI_CTRL_USER_02_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARVALID" *)
output wire ULP_M_AXI_CTRL_USER_02_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_02_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_02_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWREADY" *)
input wire ULP_M_AXI_CTRL_USER_02_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWVALID" *)
output wire ULP_M_AXI_CTRL_USER_02_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BREADY" *)
output wire ULP_M_AXI_CTRL_USER_02_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_02_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BVALID" *)
input wire ULP_M_AXI_CTRL_USER_02_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_USER_02_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RREADY" *)
output wire ULP_M_AXI_CTRL_USER_02_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_02_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RVALID" *)
input wire ULP_M_AXI_CTRL_USER_02_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_USER_02_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WREADY" *)
input wire ULP_M_AXI_CTRL_USER_02_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_USER_02_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_02, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WVALID" *)
output wire ULP_M_AXI_CTRL_USER_02_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 ARADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_03_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_03_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 ARREADY" *)
output wire PLP_S_AXI_CTRL_USER_03_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 ARVALID" *)
input wire PLP_S_AXI_CTRL_USER_03_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 AWADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_03_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_03_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 AWREADY" *)
output wire PLP_S_AXI_CTRL_USER_03_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 AWVALID" *)
input wire PLP_S_AXI_CTRL_USER_03_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 BREADY" *)
input wire PLP_S_AXI_CTRL_USER_03_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_03_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 BVALID" *)
output wire PLP_S_AXI_CTRL_USER_03_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_USER_03_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 RREADY" *)
input wire PLP_S_AXI_CTRL_USER_03_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_03_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 RVALID" *)
output wire PLP_S_AXI_CTRL_USER_03_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_USER_03_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 WREADY" *)
output wire PLP_S_AXI_CTRL_USER_03_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_USER_03_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_USER_03, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_03 WVALID" *)
input wire PLP_S_AXI_CTRL_USER_03_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 ARADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_03_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_03_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 ARREADY" *)
input wire ULP_M_AXI_CTRL_USER_03_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 ARVALID" *)
output wire ULP_M_AXI_CTRL_USER_03_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 AWADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_03_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_03_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 AWREADY" *)
input wire ULP_M_AXI_CTRL_USER_03_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 AWVALID" *)
output wire ULP_M_AXI_CTRL_USER_03_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 BREADY" *)
output wire ULP_M_AXI_CTRL_USER_03_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_03_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 BVALID" *)
input wire ULP_M_AXI_CTRL_USER_03_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_USER_03_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 RREADY" *)
output wire ULP_M_AXI_CTRL_USER_03_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_03_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 RVALID" *)
input wire ULP_M_AXI_CTRL_USER_03_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_USER_03_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 WREADY" *)
input wire ULP_M_AXI_CTRL_USER_03_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_USER_03_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_03, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_03 WVALID" *)
output wire ULP_M_AXI_CTRL_USER_03_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 ARADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 ARREADY" *)
output wire PLP_S_AXI_CTRL_USER_DEBUG_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 ARVALID" *)
input wire PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 AWADDR" *)
input wire [24 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 AWREADY" *)
output wire PLP_S_AXI_CTRL_USER_DEBUG_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 AWVALID" *)
input wire PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 BREADY" *)
input wire PLP_S_AXI_CTRL_USER_DEBUG_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 BRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 BVALID" *)
output wire PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 RDATA" *)
output wire [31 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 RREADY" *)
input wire PLP_S_AXI_CTRL_USER_DEBUG_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 RRESP" *)
output wire [1 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 RVALID" *)
output wire PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 WDATA" *)
input wire [31 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 WREADY" *)
output wire PLP_S_AXI_CTRL_USER_DEBUG_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 WSTRB" *)
input wire [3 : 0] PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_CTRL_USER_DEBUG_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_CTRL_USER_DEBUG_00 WVALID" *)
input wire PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 ARADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 ARREADY" *)
input wire ULP_M_AXI_CTRL_USER_DEBUG_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 ARVALID" *)
output wire ULP_M_AXI_CTRL_USER_DEBUG_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 AWADDR" *)
output wire [24 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 AWREADY" *)
input wire ULP_M_AXI_CTRL_USER_DEBUG_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 AWVALID" *)
output wire ULP_M_AXI_CTRL_USER_DEBUG_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 BREADY" *)
output wire ULP_M_AXI_CTRL_USER_DEBUG_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 BRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 BVALID" *)
input wire ULP_M_AXI_CTRL_USER_DEBUG_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 RDATA" *)
input wire [31 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 RREADY" *)
output wire ULP_M_AXI_CTRL_USER_DEBUG_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 RRESP" *)
input wire [1 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 RVALID" *)
input wire ULP_M_AXI_CTRL_USER_DEBUG_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 WDATA" *)
output wire [31 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 WREADY" *)
input wire ULP_M_AXI_CTRL_USER_DEBUG_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 WSTRB" *)
output wire [3 : 0] ULP_M_AXI_CTRL_USER_DEBUG_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_DEBUG_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRIT\
E_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_DEBUG_00 WVALID" *)
output wire ULP_M_AXI_CTRL_USER_DEBUG_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARADDR" *)
input wire [38 : 0] ULP_S_AXI_DATA_C2H_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARBURST" *)
input wire [1 : 0] ULP_S_AXI_DATA_C2H_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARCACHE" *)
input wire [3 : 0] ULP_S_AXI_DATA_C2H_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARLEN" *)
input wire [7 : 0] ULP_S_AXI_DATA_C2H_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARLOCK" *)
input wire [0 : 0] ULP_S_AXI_DATA_C2H_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARPROT" *)
input wire [2 : 0] ULP_S_AXI_DATA_C2H_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARREADY" *)
output wire ULP_S_AXI_DATA_C2H_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARVALID" *)
input wire ULP_S_AXI_DATA_C2H_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWADDR" *)
input wire [38 : 0] ULP_S_AXI_DATA_C2H_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWBURST" *)
input wire [1 : 0] ULP_S_AXI_DATA_C2H_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWCACHE" *)
input wire [3 : 0] ULP_S_AXI_DATA_C2H_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWLEN" *)
input wire [7 : 0] ULP_S_AXI_DATA_C2H_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWLOCK" *)
input wire [0 : 0] ULP_S_AXI_DATA_C2H_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWPROT" *)
input wire [2 : 0] ULP_S_AXI_DATA_C2H_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWREADY" *)
output wire ULP_S_AXI_DATA_C2H_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWVALID" *)
input wire ULP_S_AXI_DATA_C2H_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 BREADY" *)
input wire ULP_S_AXI_DATA_C2H_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 BRESP" *)
output wire [1 : 0] ULP_S_AXI_DATA_C2H_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 BVALID" *)
output wire ULP_S_AXI_DATA_C2H_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RDATA" *)
output wire [511 : 0] ULP_S_AXI_DATA_C2H_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RLAST" *)
output wire ULP_S_AXI_DATA_C2H_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RREADY" *)
input wire ULP_S_AXI_DATA_C2H_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RRESP" *)
output wire [1 : 0] ULP_S_AXI_DATA_C2H_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RVALID" *)
output wire ULP_S_AXI_DATA_C2H_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 WDATA" *)
input wire [511 : 0] ULP_S_AXI_DATA_C2H_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 WLAST" *)
input wire ULP_S_AXI_DATA_C2H_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 WREADY" *)
output wire ULP_S_AXI_DATA_C2H_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 WSTRB" *)
input wire [63 : 0] ULP_S_AXI_DATA_C2H_00_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 WVALID" *)
input wire ULP_S_AXI_DATA_C2H_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARADDR" *)
output wire [38 : 0] PLP_M_AXI_DATA_C2H_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARBURST" *)
output wire [1 : 0] PLP_M_AXI_DATA_C2H_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARCACHE" *)
output wire [3 : 0] PLP_M_AXI_DATA_C2H_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARID" *)
output wire [3 : 0] PLP_M_AXI_DATA_C2H_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARLEN" *)
output wire [7 : 0] PLP_M_AXI_DATA_C2H_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARLOCK" *)
output wire [0 : 0] PLP_M_AXI_DATA_C2H_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARPROT" *)
output wire [2 : 0] PLP_M_AXI_DATA_C2H_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARREADY" *)
input wire PLP_M_AXI_DATA_C2H_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 ARVALID" *)
output wire PLP_M_AXI_DATA_C2H_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWADDR" *)
output wire [38 : 0] PLP_M_AXI_DATA_C2H_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWBURST" *)
output wire [1 : 0] PLP_M_AXI_DATA_C2H_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWCACHE" *)
output wire [3 : 0] PLP_M_AXI_DATA_C2H_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWID" *)
output wire [3 : 0] PLP_M_AXI_DATA_C2H_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWLEN" *)
output wire [7 : 0] PLP_M_AXI_DATA_C2H_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWLOCK" *)
output wire [0 : 0] PLP_M_AXI_DATA_C2H_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWPROT" *)
output wire [2 : 0] PLP_M_AXI_DATA_C2H_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWREADY" *)
input wire PLP_M_AXI_DATA_C2H_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 AWVALID" *)
output wire PLP_M_AXI_DATA_C2H_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 BID" *)
input wire [3 : 0] PLP_M_AXI_DATA_C2H_00_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 BREADY" *)
output wire PLP_M_AXI_DATA_C2H_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 BRESP" *)
input wire [1 : 0] PLP_M_AXI_DATA_C2H_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 BVALID" *)
input wire PLP_M_AXI_DATA_C2H_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RDATA" *)
input wire [511 : 0] PLP_M_AXI_DATA_C2H_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RID" *)
input wire [3 : 0] PLP_M_AXI_DATA_C2H_00_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RLAST" *)
input wire PLP_M_AXI_DATA_C2H_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RREADY" *)
output wire PLP_M_AXI_DATA_C2H_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RRESP" *)
input wire [1 : 0] PLP_M_AXI_DATA_C2H_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 RVALID" *)
input wire PLP_M_AXI_DATA_C2H_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 WDATA" *)
output wire [511 : 0] PLP_M_AXI_DATA_C2H_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 WLAST" *)
output wire PLP_M_AXI_DATA_C2H_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 WREADY" *)
input wire PLP_M_AXI_DATA_C2H_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 WSTRB" *)
output wire [63 : 0] PLP_M_AXI_DATA_C2H_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_M_AXI_DATA_C2H_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 64, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_C2H_00 WVALID" *)
output wire PLP_M_AXI_DATA_C2H_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARREADY" *)
output wire PLP_S_AXI_DATA_H2C_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARVALID" *)
input wire PLP_S_AXI_DATA_H2C_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWREADY" *)
output wire PLP_S_AXI_DATA_H2C_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWVALID" *)
input wire PLP_S_AXI_DATA_H2C_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 BREADY" *)
input wire PLP_S_AXI_DATA_H2C_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 BRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 BVALID" *)
output wire PLP_S_AXI_DATA_H2C_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RDATA" *)
output wire [511 : 0] PLP_S_AXI_DATA_H2C_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RLAST" *)
output wire PLP_S_AXI_DATA_H2C_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RREADY" *)
input wire PLP_S_AXI_DATA_H2C_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RVALID" *)
output wire PLP_S_AXI_DATA_H2C_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 WDATA" *)
input wire [511 : 0] PLP_S_AXI_DATA_H2C_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 WLAST" *)
input wire PLP_S_AXI_DATA_H2C_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 WREADY" *)
output wire PLP_S_AXI_DATA_H2C_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 WSTRB" *)
input wire [63 : 0] PLP_S_AXI_DATA_H2C_00_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 WVALID" *)
input wire PLP_S_AXI_DATA_H2C_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARREADY" *)
input wire ULP_M_AXI_DATA_H2C_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARVALID" *)
output wire ULP_M_AXI_DATA_H2C_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWREADY" *)
input wire ULP_M_AXI_DATA_H2C_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWVALID" *)
output wire ULP_M_AXI_DATA_H2C_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_00_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BREADY" *)
output wire ULP_M_AXI_DATA_H2C_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BVALID" *)
input wire ULP_M_AXI_DATA_H2C_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RDATA" *)
input wire [511 : 0] ULP_M_AXI_DATA_H2C_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_00_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RLAST" *)
input wire ULP_M_AXI_DATA_H2C_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RREADY" *)
output wire ULP_M_AXI_DATA_H2C_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RVALID" *)
input wire ULP_M_AXI_DATA_H2C_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WDATA" *)
output wire [511 : 0] ULP_M_AXI_DATA_H2C_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WLAST" *)
output wire ULP_M_AXI_DATA_H2C_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WREADY" *)
input wire ULP_M_AXI_DATA_H2C_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WSTRB" *)
output wire [63 : 0] ULP_M_AXI_DATA_H2C_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WVALID" *)
output wire ULP_M_AXI_DATA_H2C_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_01_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_01_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_01_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_01_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARREADY" *)
output wire PLP_S_AXI_DATA_H2C_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARVALID" *)
input wire PLP_S_AXI_DATA_H2C_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_01_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_01_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_01_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_01_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWREADY" *)
output wire PLP_S_AXI_DATA_H2C_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWVALID" *)
input wire PLP_S_AXI_DATA_H2C_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 BREADY" *)
input wire PLP_S_AXI_DATA_H2C_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 BRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 BVALID" *)
output wire PLP_S_AXI_DATA_H2C_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RDATA" *)
output wire [511 : 0] PLP_S_AXI_DATA_H2C_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RLAST" *)
output wire PLP_S_AXI_DATA_H2C_01_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RREADY" *)
input wire PLP_S_AXI_DATA_H2C_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RVALID" *)
output wire PLP_S_AXI_DATA_H2C_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 WDATA" *)
input wire [511 : 0] PLP_S_AXI_DATA_H2C_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 WLAST" *)
input wire PLP_S_AXI_DATA_H2C_01_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 WREADY" *)
output wire PLP_S_AXI_DATA_H2C_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 WSTRB" *)
input wire [63 : 0] PLP_S_AXI_DATA_H2C_01_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 WVALID" *)
input wire PLP_S_AXI_DATA_H2C_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_01_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_01_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_01_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_01_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_01_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_01_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_01_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARREADY" *)
input wire ULP_M_AXI_DATA_H2C_01_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARVALID" *)
output wire ULP_M_AXI_DATA_H2C_01_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_01_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_01_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_01_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_01_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_01_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_01_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_01_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWREADY" *)
input wire ULP_M_AXI_DATA_H2C_01_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWVALID" *)
output wire ULP_M_AXI_DATA_H2C_01_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_01_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BREADY" *)
output wire ULP_M_AXI_DATA_H2C_01_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_01_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BVALID" *)
input wire ULP_M_AXI_DATA_H2C_01_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RDATA" *)
input wire [511 : 0] ULP_M_AXI_DATA_H2C_01_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_01_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RLAST" *)
input wire ULP_M_AXI_DATA_H2C_01_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RREADY" *)
output wire ULP_M_AXI_DATA_H2C_01_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_01_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RVALID" *)
input wire ULP_M_AXI_DATA_H2C_01_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WDATA" *)
output wire [511 : 0] ULP_M_AXI_DATA_H2C_01_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WLAST" *)
output wire ULP_M_AXI_DATA_H2C_01_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WREADY" *)
input wire ULP_M_AXI_DATA_H2C_01_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WSTRB" *)
output wire [63 : 0] ULP_M_AXI_DATA_H2C_01_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_01, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WVALID" *)
output wire ULP_M_AXI_DATA_H2C_01_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_02_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_02_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_02_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_02_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_02_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_02_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARREADY" *)
output wire PLP_S_AXI_DATA_H2C_02_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARVALID" *)
input wire PLP_S_AXI_DATA_H2C_02_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_02_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_02_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_02_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_02_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_02_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_02_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWREADY" *)
output wire PLP_S_AXI_DATA_H2C_02_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWVALID" *)
input wire PLP_S_AXI_DATA_H2C_02_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 BREADY" *)
input wire PLP_S_AXI_DATA_H2C_02_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 BRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_02_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 BVALID" *)
output wire PLP_S_AXI_DATA_H2C_02_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RDATA" *)
output wire [511 : 0] PLP_S_AXI_DATA_H2C_02_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RLAST" *)
output wire PLP_S_AXI_DATA_H2C_02_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RREADY" *)
input wire PLP_S_AXI_DATA_H2C_02_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_02_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RVALID" *)
output wire PLP_S_AXI_DATA_H2C_02_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 WDATA" *)
input wire [511 : 0] PLP_S_AXI_DATA_H2C_02_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 WLAST" *)
input wire PLP_S_AXI_DATA_H2C_02_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 WREADY" *)
output wire PLP_S_AXI_DATA_H2C_02_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 WSTRB" *)
input wire [63 : 0] PLP_S_AXI_DATA_H2C_02_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 WVALID" *)
input wire PLP_S_AXI_DATA_H2C_02_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_02_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_02_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_02_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_02_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_02_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_02_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_02_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARREADY" *)
input wire ULP_M_AXI_DATA_H2C_02_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARVALID" *)
output wire ULP_M_AXI_DATA_H2C_02_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_02_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_02_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_02_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_02_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_02_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_02_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_02_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWREADY" *)
input wire ULP_M_AXI_DATA_H2C_02_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWVALID" *)
output wire ULP_M_AXI_DATA_H2C_02_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_02_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BREADY" *)
output wire ULP_M_AXI_DATA_H2C_02_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_02_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BVALID" *)
input wire ULP_M_AXI_DATA_H2C_02_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RDATA" *)
input wire [511 : 0] ULP_M_AXI_DATA_H2C_02_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_02_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RLAST" *)
input wire ULP_M_AXI_DATA_H2C_02_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RREADY" *)
output wire ULP_M_AXI_DATA_H2C_02_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_02_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RVALID" *)
input wire ULP_M_AXI_DATA_H2C_02_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WDATA" *)
output wire [511 : 0] ULP_M_AXI_DATA_H2C_02_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WLAST" *)
output wire ULP_M_AXI_DATA_H2C_02_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WREADY" *)
input wire ULP_M_AXI_DATA_H2C_02_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WSTRB" *)
output wire [63 : 0] ULP_M_AXI_DATA_H2C_02_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_02, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WVALID" *)
output wire ULP_M_AXI_DATA_H2C_02_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_03_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_03_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_03_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_03_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_03_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_03_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARREADY" *)
output wire PLP_S_AXI_DATA_H2C_03_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARVALID" *)
input wire PLP_S_AXI_DATA_H2C_03_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWADDR" *)
input wire [38 : 0] PLP_S_AXI_DATA_H2C_03_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWBURST" *)
input wire [1 : 0] PLP_S_AXI_DATA_H2C_03_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWCACHE" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_03_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWLEN" *)
input wire [7 : 0] PLP_S_AXI_DATA_H2C_03_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWLOCK" *)
input wire [0 : 0] PLP_S_AXI_DATA_H2C_03_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWPROT" *)
input wire [2 : 0] PLP_S_AXI_DATA_H2C_03_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWREADY" *)
output wire PLP_S_AXI_DATA_H2C_03_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWVALID" *)
input wire PLP_S_AXI_DATA_H2C_03_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 BREADY" *)
input wire PLP_S_AXI_DATA_H2C_03_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 BRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_03_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 BVALID" *)
output wire PLP_S_AXI_DATA_H2C_03_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RDATA" *)
output wire [511 : 0] PLP_S_AXI_DATA_H2C_03_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RLAST" *)
output wire PLP_S_AXI_DATA_H2C_03_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RREADY" *)
input wire PLP_S_AXI_DATA_H2C_03_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RRESP" *)
output wire [1 : 0] PLP_S_AXI_DATA_H2C_03_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RVALID" *)
output wire PLP_S_AXI_DATA_H2C_03_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 WDATA" *)
input wire [511 : 0] PLP_S_AXI_DATA_H2C_03_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 WLAST" *)
input wire PLP_S_AXI_DATA_H2C_03_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 WREADY" *)
output wire PLP_S_AXI_DATA_H2C_03_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 WSTRB" *)
input wire [63 : 0] PLP_S_AXI_DATA_H2C_03_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 WVALID" *)
input wire PLP_S_AXI_DATA_H2C_03_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_03_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_03_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_03_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_03_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_03_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_03_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_03_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARREADY" *)
input wire ULP_M_AXI_DATA_H2C_03_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARVALID" *)
output wire ULP_M_AXI_DATA_H2C_03_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWADDR" *)
output wire [38 : 0] ULP_M_AXI_DATA_H2C_03_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWBURST" *)
output wire [1 : 0] ULP_M_AXI_DATA_H2C_03_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWCACHE" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_03_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWID" *)
output wire [3 : 0] ULP_M_AXI_DATA_H2C_03_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLEN" *)
output wire [7 : 0] ULP_M_AXI_DATA_H2C_03_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLOCK" *)
output wire [0 : 0] ULP_M_AXI_DATA_H2C_03_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWPROT" *)
output wire [2 : 0] ULP_M_AXI_DATA_H2C_03_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWREADY" *)
input wire ULP_M_AXI_DATA_H2C_03_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWVALID" *)
output wire ULP_M_AXI_DATA_H2C_03_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_03_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BREADY" *)
output wire ULP_M_AXI_DATA_H2C_03_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_03_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BVALID" *)
input wire ULP_M_AXI_DATA_H2C_03_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RDATA" *)
input wire [511 : 0] ULP_M_AXI_DATA_H2C_03_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RID" *)
input wire [3 : 0] ULP_M_AXI_DATA_H2C_03_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RLAST" *)
input wire ULP_M_AXI_DATA_H2C_03_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RREADY" *)
output wire ULP_M_AXI_DATA_H2C_03_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RRESP" *)
input wire [1 : 0] ULP_M_AXI_DATA_H2C_03_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RVALID" *)
input wire ULP_M_AXI_DATA_H2C_03_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WDATA" *)
output wire [511 : 0] ULP_M_AXI_DATA_H2C_03_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WLAST" *)
output wire ULP_M_AXI_DATA_H2C_03_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WREADY" *)
input wire ULP_M_AXI_DATA_H2C_03_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WSTRB" *)
output wire [63 : 0] ULP_M_AXI_DATA_H2C_03_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_03, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WVALID" *)
output wire ULP_M_AXI_DATA_H2C_03_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARADDR" *)
input wire [38 : 0] ULP_S_AXI_DATA_U2S_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARBURST" *)
input wire [1 : 0] ULP_S_AXI_DATA_U2S_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARCACHE" *)
input wire [3 : 0] ULP_S_AXI_DATA_U2S_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARLEN" *)
input wire [7 : 0] ULP_S_AXI_DATA_U2S_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARLOCK" *)
input wire [0 : 0] ULP_S_AXI_DATA_U2S_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARPROT" *)
input wire [2 : 0] ULP_S_AXI_DATA_U2S_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARREADY" *)
output wire ULP_S_AXI_DATA_U2S_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARVALID" *)
input wire ULP_S_AXI_DATA_U2S_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWADDR" *)
input wire [38 : 0] ULP_S_AXI_DATA_U2S_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWBURST" *)
input wire [1 : 0] ULP_S_AXI_DATA_U2S_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWCACHE" *)
input wire [3 : 0] ULP_S_AXI_DATA_U2S_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWLEN" *)
input wire [7 : 0] ULP_S_AXI_DATA_U2S_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWLOCK" *)
input wire [0 : 0] ULP_S_AXI_DATA_U2S_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWPROT" *)
input wire [2 : 0] ULP_S_AXI_DATA_U2S_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWREADY" *)
output wire ULP_S_AXI_DATA_U2S_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWVALID" *)
input wire ULP_S_AXI_DATA_U2S_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 BREADY" *)
input wire ULP_S_AXI_DATA_U2S_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 BRESP" *)
output wire [1 : 0] ULP_S_AXI_DATA_U2S_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 BVALID" *)
output wire ULP_S_AXI_DATA_U2S_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RDATA" *)
output wire [511 : 0] ULP_S_AXI_DATA_U2S_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RLAST" *)
output wire ULP_S_AXI_DATA_U2S_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RREADY" *)
input wire ULP_S_AXI_DATA_U2S_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RRESP" *)
output wire [1 : 0] ULP_S_AXI_DATA_U2S_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RVALID" *)
output wire ULP_S_AXI_DATA_U2S_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 WDATA" *)
input wire [511 : 0] ULP_S_AXI_DATA_U2S_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 WLAST" *)
input wire ULP_S_AXI_DATA_U2S_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 WREADY" *)
output wire ULP_S_AXI_DATA_U2S_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 WSTRB" *)
input wire [63 : 0] ULP_S_AXI_DATA_U2S_00_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 WVALID" *)
input wire ULP_S_AXI_DATA_U2S_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARADDR" *)
output wire [38 : 0] PLP_M_AXI_DATA_U2S_00_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARBURST" *)
output wire [1 : 0] PLP_M_AXI_DATA_U2S_00_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARCACHE" *)
output wire [3 : 0] PLP_M_AXI_DATA_U2S_00_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARID" *)
output wire [3 : 0] PLP_M_AXI_DATA_U2S_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARLEN" *)
output wire [7 : 0] PLP_M_AXI_DATA_U2S_00_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARLOCK" *)
output wire [0 : 0] PLP_M_AXI_DATA_U2S_00_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARPROT" *)
output wire [2 : 0] PLP_M_AXI_DATA_U2S_00_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARREADY" *)
input wire PLP_M_AXI_DATA_U2S_00_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 ARVALID" *)
output wire PLP_M_AXI_DATA_U2S_00_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWADDR" *)
output wire [38 : 0] PLP_M_AXI_DATA_U2S_00_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWBURST" *)
output wire [1 : 0] PLP_M_AXI_DATA_U2S_00_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWCACHE" *)
output wire [3 : 0] PLP_M_AXI_DATA_U2S_00_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWID" *)
output wire [3 : 0] PLP_M_AXI_DATA_U2S_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWLEN" *)
output wire [7 : 0] PLP_M_AXI_DATA_U2S_00_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWLOCK" *)
output wire [0 : 0] PLP_M_AXI_DATA_U2S_00_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWPROT" *)
output wire [2 : 0] PLP_M_AXI_DATA_U2S_00_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWREADY" *)
input wire PLP_M_AXI_DATA_U2S_00_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 AWVALID" *)
output wire PLP_M_AXI_DATA_U2S_00_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 BID" *)
input wire [3 : 0] PLP_M_AXI_DATA_U2S_00_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 BREADY" *)
output wire PLP_M_AXI_DATA_U2S_00_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 BRESP" *)
input wire [1 : 0] PLP_M_AXI_DATA_U2S_00_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 BVALID" *)
input wire PLP_M_AXI_DATA_U2S_00_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RDATA" *)
input wire [511 : 0] PLP_M_AXI_DATA_U2S_00_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RID" *)
input wire [3 : 0] PLP_M_AXI_DATA_U2S_00_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RLAST" *)
input wire PLP_M_AXI_DATA_U2S_00_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RREADY" *)
output wire PLP_M_AXI_DATA_U2S_00_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RRESP" *)
input wire [1 : 0] PLP_M_AXI_DATA_U2S_00_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 RVALID" *)
input wire PLP_M_AXI_DATA_U2S_00_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 WDATA" *)
output wire [511 : 0] PLP_M_AXI_DATA_U2S_00_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 WLAST" *)
output wire PLP_M_AXI_DATA_U2S_00_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 WREADY" *)
input wire PLP_M_AXI_DATA_U2S_00_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 WSTRB" *)
output wire [63 : 0] PLP_M_AXI_DATA_U2S_00_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_M_AXI_DATA_U2S_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_data_u2s_00, NUM_READ_THREADS 2, NUM_WRITE\
_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_M_AXI_DATA_U2S_00 WVALID" *)
output wire PLP_M_AXI_DATA_U2S_00_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 ARID" *)
input wire [3 : 0] ULP_S_AXI_DATA_C2H_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 AWID" *)
input wire [3 : 0] ULP_S_AXI_DATA_C2H_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 BID" *)
output wire [3 : 0] ULP_S_AXI_DATA_C2H_00_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_S_AXI_DATA_C2H_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 64, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_C2H_00 RID" *)
output wire [3 : 0] ULP_S_AXI_DATA_C2H_00_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 ARID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 AWID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 BID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_00_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_DATA_H2C_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_00 RID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_00_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 ARID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_01_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 AWID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_01_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 BID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_01_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_DATA_H2C_01, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_01 RID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_01_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 ARID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_02_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 AWID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_02_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 BID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_02_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_DATA_H2C_02, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_02 RID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_02_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 ARID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_03_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 AWID" *)
input wire [3 : 0] PLP_S_AXI_DATA_H2C_03_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 BID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_03_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PLP_S_AXI_DATA_H2C_03, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_user_00, NUM_READ_THREADS 2, NUM_WRIT\
E_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr2, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 PLP_S_AXI_DATA_H2C_03 RID" *)
output wire [3 : 0] PLP_S_AXI_DATA_H2C_03_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 ARID" *)
input wire [3 : 0] ULP_S_AXI_DATA_U2S_00_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 AWID" *)
input wire [3 : 0] ULP_S_AXI_DATA_U2S_00_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 BID" *)
output wire [3 : 0] ULP_S_AXI_DATA_U2S_00_bid;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ULP_S_AXI_DATA_U2S_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 32, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_data_u2s_00, NUM_READ_THREADS 2, NUM_WRITE\
_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, SLR_ASSIGNMENT slr1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ULP_S_AXI_DATA_U2S_00 RID" *)
output wire [3 : 0] ULP_S_AXI_DATA_U2S_00_rid;

  bd_1860 inst (
    .plp_s_aclk_ctrl_00(plp_s_aclk_ctrl_00),
    .ulp_m_aclk_ctrl_00(ulp_m_aclk_ctrl_00),
    .plp_s_aclk_pcie_user_00(plp_s_aclk_pcie_user_00),
    .ulp_m_aclk_pcie_user_00(ulp_m_aclk_pcie_user_00),
    .plp_s_aclk_freerun_ref_00(plp_s_aclk_freerun_ref_00),
    .ulp_m_aclk_freerun_ref_00(ulp_m_aclk_freerun_ref_00),
    .plp_s_aclk_data_u2s_00(plp_s_aclk_data_u2s_00),
    .ulp_m_aclk_data_u2s_00(ulp_m_aclk_data_u2s_00),
    .plp_s_aresetn_ctrl_00(plp_s_aresetn_ctrl_00),
    .ulp_m_aresetn_ctrl_00(ulp_m_aresetn_ctrl_00),
    .plp_s_aresetn_pcie_user_00(plp_s_aresetn_pcie_user_00),
    .ulp_m_aresetn_pcie_user_00(ulp_m_aresetn_pcie_user_00),
    .plp_s_aresetn_data_u2s_00(plp_s_aresetn_data_u2s_00),
    .ulp_m_aresetn_data_u2s_00(ulp_m_aresetn_data_u2s_00),
    .ulp_s_data_ddr4_calib_complete_00(ulp_s_data_ddr4_calib_complete_00),
    .plp_m_data_ddr4_calib_complete_00(plp_m_data_ddr4_calib_complete_00),
    .plp_s_data_satellite_ctrl_data_00(plp_s_data_satellite_ctrl_data_00),
    .ulp_m_data_satellite_ctrl_data_00(ulp_m_data_satellite_ctrl_data_00),
    .ulp_s_irq_kernel_00(ulp_s_irq_kernel_00),
    .plp_m_irq_kernel_00(plp_m_irq_kernel_00),
    .PLP_S_AXI_CTRL_MGMT_00_araddr(PLP_S_AXI_CTRL_MGMT_00_araddr),
    .PLP_S_AXI_CTRL_MGMT_00_arprot(PLP_S_AXI_CTRL_MGMT_00_arprot),
    .PLP_S_AXI_CTRL_MGMT_00_arready(PLP_S_AXI_CTRL_MGMT_00_arready),
    .PLP_S_AXI_CTRL_MGMT_00_arvalid(PLP_S_AXI_CTRL_MGMT_00_arvalid),
    .PLP_S_AXI_CTRL_MGMT_00_awaddr(PLP_S_AXI_CTRL_MGMT_00_awaddr),
    .PLP_S_AXI_CTRL_MGMT_00_awprot(PLP_S_AXI_CTRL_MGMT_00_awprot),
    .PLP_S_AXI_CTRL_MGMT_00_awready(PLP_S_AXI_CTRL_MGMT_00_awready),
    .PLP_S_AXI_CTRL_MGMT_00_awvalid(PLP_S_AXI_CTRL_MGMT_00_awvalid),
    .PLP_S_AXI_CTRL_MGMT_00_bready(PLP_S_AXI_CTRL_MGMT_00_bready),
    .PLP_S_AXI_CTRL_MGMT_00_bresp(PLP_S_AXI_CTRL_MGMT_00_bresp),
    .PLP_S_AXI_CTRL_MGMT_00_bvalid(PLP_S_AXI_CTRL_MGMT_00_bvalid),
    .PLP_S_AXI_CTRL_MGMT_00_rdata(PLP_S_AXI_CTRL_MGMT_00_rdata),
    .PLP_S_AXI_CTRL_MGMT_00_rready(PLP_S_AXI_CTRL_MGMT_00_rready),
    .PLP_S_AXI_CTRL_MGMT_00_rresp(PLP_S_AXI_CTRL_MGMT_00_rresp),
    .PLP_S_AXI_CTRL_MGMT_00_rvalid(PLP_S_AXI_CTRL_MGMT_00_rvalid),
    .PLP_S_AXI_CTRL_MGMT_00_wdata(PLP_S_AXI_CTRL_MGMT_00_wdata),
    .PLP_S_AXI_CTRL_MGMT_00_wready(PLP_S_AXI_CTRL_MGMT_00_wready),
    .PLP_S_AXI_CTRL_MGMT_00_wstrb(PLP_S_AXI_CTRL_MGMT_00_wstrb),
    .PLP_S_AXI_CTRL_MGMT_00_wvalid(PLP_S_AXI_CTRL_MGMT_00_wvalid),
    .ULP_M_AXI_CTRL_MGMT_00_araddr(ULP_M_AXI_CTRL_MGMT_00_araddr),
    .ULP_M_AXI_CTRL_MGMT_00_arprot(ULP_M_AXI_CTRL_MGMT_00_arprot),
    .ULP_M_AXI_CTRL_MGMT_00_arready(ULP_M_AXI_CTRL_MGMT_00_arready),
    .ULP_M_AXI_CTRL_MGMT_00_arvalid(ULP_M_AXI_CTRL_MGMT_00_arvalid),
    .ULP_M_AXI_CTRL_MGMT_00_awaddr(ULP_M_AXI_CTRL_MGMT_00_awaddr),
    .ULP_M_AXI_CTRL_MGMT_00_awprot(ULP_M_AXI_CTRL_MGMT_00_awprot),
    .ULP_M_AXI_CTRL_MGMT_00_awready(ULP_M_AXI_CTRL_MGMT_00_awready),
    .ULP_M_AXI_CTRL_MGMT_00_awvalid(ULP_M_AXI_CTRL_MGMT_00_awvalid),
    .ULP_M_AXI_CTRL_MGMT_00_bready(ULP_M_AXI_CTRL_MGMT_00_bready),
    .ULP_M_AXI_CTRL_MGMT_00_bresp(ULP_M_AXI_CTRL_MGMT_00_bresp),
    .ULP_M_AXI_CTRL_MGMT_00_bvalid(ULP_M_AXI_CTRL_MGMT_00_bvalid),
    .ULP_M_AXI_CTRL_MGMT_00_rdata(ULP_M_AXI_CTRL_MGMT_00_rdata),
    .ULP_M_AXI_CTRL_MGMT_00_rready(ULP_M_AXI_CTRL_MGMT_00_rready),
    .ULP_M_AXI_CTRL_MGMT_00_rresp(ULP_M_AXI_CTRL_MGMT_00_rresp),
    .ULP_M_AXI_CTRL_MGMT_00_rvalid(ULP_M_AXI_CTRL_MGMT_00_rvalid),
    .ULP_M_AXI_CTRL_MGMT_00_wdata(ULP_M_AXI_CTRL_MGMT_00_wdata),
    .ULP_M_AXI_CTRL_MGMT_00_wready(ULP_M_AXI_CTRL_MGMT_00_wready),
    .ULP_M_AXI_CTRL_MGMT_00_wstrb(ULP_M_AXI_CTRL_MGMT_00_wstrb),
    .ULP_M_AXI_CTRL_MGMT_00_wvalid(ULP_M_AXI_CTRL_MGMT_00_wvalid),
    .PLP_S_AXI_CTRL_MGMT_01_araddr(PLP_S_AXI_CTRL_MGMT_01_araddr),
    .PLP_S_AXI_CTRL_MGMT_01_arprot(PLP_S_AXI_CTRL_MGMT_01_arprot),
    .PLP_S_AXI_CTRL_MGMT_01_arready(PLP_S_AXI_CTRL_MGMT_01_arready),
    .PLP_S_AXI_CTRL_MGMT_01_arvalid(PLP_S_AXI_CTRL_MGMT_01_arvalid),
    .PLP_S_AXI_CTRL_MGMT_01_awaddr(PLP_S_AXI_CTRL_MGMT_01_awaddr),
    .PLP_S_AXI_CTRL_MGMT_01_awprot(PLP_S_AXI_CTRL_MGMT_01_awprot),
    .PLP_S_AXI_CTRL_MGMT_01_awready(PLP_S_AXI_CTRL_MGMT_01_awready),
    .PLP_S_AXI_CTRL_MGMT_01_awvalid(PLP_S_AXI_CTRL_MGMT_01_awvalid),
    .PLP_S_AXI_CTRL_MGMT_01_bready(PLP_S_AXI_CTRL_MGMT_01_bready),
    .PLP_S_AXI_CTRL_MGMT_01_bresp(PLP_S_AXI_CTRL_MGMT_01_bresp),
    .PLP_S_AXI_CTRL_MGMT_01_bvalid(PLP_S_AXI_CTRL_MGMT_01_bvalid),
    .PLP_S_AXI_CTRL_MGMT_01_rdata(PLP_S_AXI_CTRL_MGMT_01_rdata),
    .PLP_S_AXI_CTRL_MGMT_01_rready(PLP_S_AXI_CTRL_MGMT_01_rready),
    .PLP_S_AXI_CTRL_MGMT_01_rresp(PLP_S_AXI_CTRL_MGMT_01_rresp),
    .PLP_S_AXI_CTRL_MGMT_01_rvalid(PLP_S_AXI_CTRL_MGMT_01_rvalid),
    .PLP_S_AXI_CTRL_MGMT_01_wdata(PLP_S_AXI_CTRL_MGMT_01_wdata),
    .PLP_S_AXI_CTRL_MGMT_01_wready(PLP_S_AXI_CTRL_MGMT_01_wready),
    .PLP_S_AXI_CTRL_MGMT_01_wstrb(PLP_S_AXI_CTRL_MGMT_01_wstrb),
    .PLP_S_AXI_CTRL_MGMT_01_wvalid(PLP_S_AXI_CTRL_MGMT_01_wvalid),
    .ULP_M_AXI_CTRL_MGMT_01_araddr(ULP_M_AXI_CTRL_MGMT_01_araddr),
    .ULP_M_AXI_CTRL_MGMT_01_arprot(ULP_M_AXI_CTRL_MGMT_01_arprot),
    .ULP_M_AXI_CTRL_MGMT_01_arready(ULP_M_AXI_CTRL_MGMT_01_arready),
    .ULP_M_AXI_CTRL_MGMT_01_arvalid(ULP_M_AXI_CTRL_MGMT_01_arvalid),
    .ULP_M_AXI_CTRL_MGMT_01_awaddr(ULP_M_AXI_CTRL_MGMT_01_awaddr),
    .ULP_M_AXI_CTRL_MGMT_01_awprot(ULP_M_AXI_CTRL_MGMT_01_awprot),
    .ULP_M_AXI_CTRL_MGMT_01_awready(ULP_M_AXI_CTRL_MGMT_01_awready),
    .ULP_M_AXI_CTRL_MGMT_01_awvalid(ULP_M_AXI_CTRL_MGMT_01_awvalid),
    .ULP_M_AXI_CTRL_MGMT_01_bready(ULP_M_AXI_CTRL_MGMT_01_bready),
    .ULP_M_AXI_CTRL_MGMT_01_bresp(ULP_M_AXI_CTRL_MGMT_01_bresp),
    .ULP_M_AXI_CTRL_MGMT_01_bvalid(ULP_M_AXI_CTRL_MGMT_01_bvalid),
    .ULP_M_AXI_CTRL_MGMT_01_rdata(ULP_M_AXI_CTRL_MGMT_01_rdata),
    .ULP_M_AXI_CTRL_MGMT_01_rready(ULP_M_AXI_CTRL_MGMT_01_rready),
    .ULP_M_AXI_CTRL_MGMT_01_rresp(ULP_M_AXI_CTRL_MGMT_01_rresp),
    .ULP_M_AXI_CTRL_MGMT_01_rvalid(ULP_M_AXI_CTRL_MGMT_01_rvalid),
    .ULP_M_AXI_CTRL_MGMT_01_wdata(ULP_M_AXI_CTRL_MGMT_01_wdata),
    .ULP_M_AXI_CTRL_MGMT_01_wready(ULP_M_AXI_CTRL_MGMT_01_wready),
    .ULP_M_AXI_CTRL_MGMT_01_wstrb(ULP_M_AXI_CTRL_MGMT_01_wstrb),
    .ULP_M_AXI_CTRL_MGMT_01_wvalid(ULP_M_AXI_CTRL_MGMT_01_wvalid),
    .PLP_S_AXI_CTRL_USER_00_araddr(PLP_S_AXI_CTRL_USER_00_araddr),
    .PLP_S_AXI_CTRL_USER_00_arprot(PLP_S_AXI_CTRL_USER_00_arprot),
    .PLP_S_AXI_CTRL_USER_00_arready(PLP_S_AXI_CTRL_USER_00_arready),
    .PLP_S_AXI_CTRL_USER_00_arvalid(PLP_S_AXI_CTRL_USER_00_arvalid),
    .PLP_S_AXI_CTRL_USER_00_awaddr(PLP_S_AXI_CTRL_USER_00_awaddr),
    .PLP_S_AXI_CTRL_USER_00_awprot(PLP_S_AXI_CTRL_USER_00_awprot),
    .PLP_S_AXI_CTRL_USER_00_awready(PLP_S_AXI_CTRL_USER_00_awready),
    .PLP_S_AXI_CTRL_USER_00_awvalid(PLP_S_AXI_CTRL_USER_00_awvalid),
    .PLP_S_AXI_CTRL_USER_00_bready(PLP_S_AXI_CTRL_USER_00_bready),
    .PLP_S_AXI_CTRL_USER_00_bresp(PLP_S_AXI_CTRL_USER_00_bresp),
    .PLP_S_AXI_CTRL_USER_00_bvalid(PLP_S_AXI_CTRL_USER_00_bvalid),
    .PLP_S_AXI_CTRL_USER_00_rdata(PLP_S_AXI_CTRL_USER_00_rdata),
    .PLP_S_AXI_CTRL_USER_00_rready(PLP_S_AXI_CTRL_USER_00_rready),
    .PLP_S_AXI_CTRL_USER_00_rresp(PLP_S_AXI_CTRL_USER_00_rresp),
    .PLP_S_AXI_CTRL_USER_00_rvalid(PLP_S_AXI_CTRL_USER_00_rvalid),
    .PLP_S_AXI_CTRL_USER_00_wdata(PLP_S_AXI_CTRL_USER_00_wdata),
    .PLP_S_AXI_CTRL_USER_00_wready(PLP_S_AXI_CTRL_USER_00_wready),
    .PLP_S_AXI_CTRL_USER_00_wstrb(PLP_S_AXI_CTRL_USER_00_wstrb),
    .PLP_S_AXI_CTRL_USER_00_wvalid(PLP_S_AXI_CTRL_USER_00_wvalid),
    .ULP_M_AXI_CTRL_USER_00_araddr(ULP_M_AXI_CTRL_USER_00_araddr),
    .ULP_M_AXI_CTRL_USER_00_arprot(ULP_M_AXI_CTRL_USER_00_arprot),
    .ULP_M_AXI_CTRL_USER_00_arready(ULP_M_AXI_CTRL_USER_00_arready),
    .ULP_M_AXI_CTRL_USER_00_arvalid(ULP_M_AXI_CTRL_USER_00_arvalid),
    .ULP_M_AXI_CTRL_USER_00_awaddr(ULP_M_AXI_CTRL_USER_00_awaddr),
    .ULP_M_AXI_CTRL_USER_00_awprot(ULP_M_AXI_CTRL_USER_00_awprot),
    .ULP_M_AXI_CTRL_USER_00_awready(ULP_M_AXI_CTRL_USER_00_awready),
    .ULP_M_AXI_CTRL_USER_00_awvalid(ULP_M_AXI_CTRL_USER_00_awvalid),
    .ULP_M_AXI_CTRL_USER_00_bready(ULP_M_AXI_CTRL_USER_00_bready),
    .ULP_M_AXI_CTRL_USER_00_bresp(ULP_M_AXI_CTRL_USER_00_bresp),
    .ULP_M_AXI_CTRL_USER_00_bvalid(ULP_M_AXI_CTRL_USER_00_bvalid),
    .ULP_M_AXI_CTRL_USER_00_rdata(ULP_M_AXI_CTRL_USER_00_rdata),
    .ULP_M_AXI_CTRL_USER_00_rready(ULP_M_AXI_CTRL_USER_00_rready),
    .ULP_M_AXI_CTRL_USER_00_rresp(ULP_M_AXI_CTRL_USER_00_rresp),
    .ULP_M_AXI_CTRL_USER_00_rvalid(ULP_M_AXI_CTRL_USER_00_rvalid),
    .ULP_M_AXI_CTRL_USER_00_wdata(ULP_M_AXI_CTRL_USER_00_wdata),
    .ULP_M_AXI_CTRL_USER_00_wready(ULP_M_AXI_CTRL_USER_00_wready),
    .ULP_M_AXI_CTRL_USER_00_wstrb(ULP_M_AXI_CTRL_USER_00_wstrb),
    .ULP_M_AXI_CTRL_USER_00_wvalid(ULP_M_AXI_CTRL_USER_00_wvalid),
    .PLP_S_AXI_CTRL_USER_01_araddr(PLP_S_AXI_CTRL_USER_01_araddr),
    .PLP_S_AXI_CTRL_USER_01_arprot(PLP_S_AXI_CTRL_USER_01_arprot),
    .PLP_S_AXI_CTRL_USER_01_arready(PLP_S_AXI_CTRL_USER_01_arready),
    .PLP_S_AXI_CTRL_USER_01_arvalid(PLP_S_AXI_CTRL_USER_01_arvalid),
    .PLP_S_AXI_CTRL_USER_01_awaddr(PLP_S_AXI_CTRL_USER_01_awaddr),
    .PLP_S_AXI_CTRL_USER_01_awprot(PLP_S_AXI_CTRL_USER_01_awprot),
    .PLP_S_AXI_CTRL_USER_01_awready(PLP_S_AXI_CTRL_USER_01_awready),
    .PLP_S_AXI_CTRL_USER_01_awvalid(PLP_S_AXI_CTRL_USER_01_awvalid),
    .PLP_S_AXI_CTRL_USER_01_bready(PLP_S_AXI_CTRL_USER_01_bready),
    .PLP_S_AXI_CTRL_USER_01_bresp(PLP_S_AXI_CTRL_USER_01_bresp),
    .PLP_S_AXI_CTRL_USER_01_bvalid(PLP_S_AXI_CTRL_USER_01_bvalid),
    .PLP_S_AXI_CTRL_USER_01_rdata(PLP_S_AXI_CTRL_USER_01_rdata),
    .PLP_S_AXI_CTRL_USER_01_rready(PLP_S_AXI_CTRL_USER_01_rready),
    .PLP_S_AXI_CTRL_USER_01_rresp(PLP_S_AXI_CTRL_USER_01_rresp),
    .PLP_S_AXI_CTRL_USER_01_rvalid(PLP_S_AXI_CTRL_USER_01_rvalid),
    .PLP_S_AXI_CTRL_USER_01_wdata(PLP_S_AXI_CTRL_USER_01_wdata),
    .PLP_S_AXI_CTRL_USER_01_wready(PLP_S_AXI_CTRL_USER_01_wready),
    .PLP_S_AXI_CTRL_USER_01_wstrb(PLP_S_AXI_CTRL_USER_01_wstrb),
    .PLP_S_AXI_CTRL_USER_01_wvalid(PLP_S_AXI_CTRL_USER_01_wvalid),
    .ULP_M_AXI_CTRL_USER_01_araddr(ULP_M_AXI_CTRL_USER_01_araddr),
    .ULP_M_AXI_CTRL_USER_01_arprot(ULP_M_AXI_CTRL_USER_01_arprot),
    .ULP_M_AXI_CTRL_USER_01_arready(ULP_M_AXI_CTRL_USER_01_arready),
    .ULP_M_AXI_CTRL_USER_01_arvalid(ULP_M_AXI_CTRL_USER_01_arvalid),
    .ULP_M_AXI_CTRL_USER_01_awaddr(ULP_M_AXI_CTRL_USER_01_awaddr),
    .ULP_M_AXI_CTRL_USER_01_awprot(ULP_M_AXI_CTRL_USER_01_awprot),
    .ULP_M_AXI_CTRL_USER_01_awready(ULP_M_AXI_CTRL_USER_01_awready),
    .ULP_M_AXI_CTRL_USER_01_awvalid(ULP_M_AXI_CTRL_USER_01_awvalid),
    .ULP_M_AXI_CTRL_USER_01_bready(ULP_M_AXI_CTRL_USER_01_bready),
    .ULP_M_AXI_CTRL_USER_01_bresp(ULP_M_AXI_CTRL_USER_01_bresp),
    .ULP_M_AXI_CTRL_USER_01_bvalid(ULP_M_AXI_CTRL_USER_01_bvalid),
    .ULP_M_AXI_CTRL_USER_01_rdata(ULP_M_AXI_CTRL_USER_01_rdata),
    .ULP_M_AXI_CTRL_USER_01_rready(ULP_M_AXI_CTRL_USER_01_rready),
    .ULP_M_AXI_CTRL_USER_01_rresp(ULP_M_AXI_CTRL_USER_01_rresp),
    .ULP_M_AXI_CTRL_USER_01_rvalid(ULP_M_AXI_CTRL_USER_01_rvalid),
    .ULP_M_AXI_CTRL_USER_01_wdata(ULP_M_AXI_CTRL_USER_01_wdata),
    .ULP_M_AXI_CTRL_USER_01_wready(ULP_M_AXI_CTRL_USER_01_wready),
    .ULP_M_AXI_CTRL_USER_01_wstrb(ULP_M_AXI_CTRL_USER_01_wstrb),
    .ULP_M_AXI_CTRL_USER_01_wvalid(ULP_M_AXI_CTRL_USER_01_wvalid),
    .PLP_S_AXI_CTRL_USER_02_araddr(PLP_S_AXI_CTRL_USER_02_araddr),
    .PLP_S_AXI_CTRL_USER_02_arprot(PLP_S_AXI_CTRL_USER_02_arprot),
    .PLP_S_AXI_CTRL_USER_02_arready(PLP_S_AXI_CTRL_USER_02_arready),
    .PLP_S_AXI_CTRL_USER_02_arvalid(PLP_S_AXI_CTRL_USER_02_arvalid),
    .PLP_S_AXI_CTRL_USER_02_awaddr(PLP_S_AXI_CTRL_USER_02_awaddr),
    .PLP_S_AXI_CTRL_USER_02_awprot(PLP_S_AXI_CTRL_USER_02_awprot),
    .PLP_S_AXI_CTRL_USER_02_awready(PLP_S_AXI_CTRL_USER_02_awready),
    .PLP_S_AXI_CTRL_USER_02_awvalid(PLP_S_AXI_CTRL_USER_02_awvalid),
    .PLP_S_AXI_CTRL_USER_02_bready(PLP_S_AXI_CTRL_USER_02_bready),
    .PLP_S_AXI_CTRL_USER_02_bresp(PLP_S_AXI_CTRL_USER_02_bresp),
    .PLP_S_AXI_CTRL_USER_02_bvalid(PLP_S_AXI_CTRL_USER_02_bvalid),
    .PLP_S_AXI_CTRL_USER_02_rdata(PLP_S_AXI_CTRL_USER_02_rdata),
    .PLP_S_AXI_CTRL_USER_02_rready(PLP_S_AXI_CTRL_USER_02_rready),
    .PLP_S_AXI_CTRL_USER_02_rresp(PLP_S_AXI_CTRL_USER_02_rresp),
    .PLP_S_AXI_CTRL_USER_02_rvalid(PLP_S_AXI_CTRL_USER_02_rvalid),
    .PLP_S_AXI_CTRL_USER_02_wdata(PLP_S_AXI_CTRL_USER_02_wdata),
    .PLP_S_AXI_CTRL_USER_02_wready(PLP_S_AXI_CTRL_USER_02_wready),
    .PLP_S_AXI_CTRL_USER_02_wstrb(PLP_S_AXI_CTRL_USER_02_wstrb),
    .PLP_S_AXI_CTRL_USER_02_wvalid(PLP_S_AXI_CTRL_USER_02_wvalid),
    .ULP_M_AXI_CTRL_USER_02_araddr(ULP_M_AXI_CTRL_USER_02_araddr),
    .ULP_M_AXI_CTRL_USER_02_arprot(ULP_M_AXI_CTRL_USER_02_arprot),
    .ULP_M_AXI_CTRL_USER_02_arready(ULP_M_AXI_CTRL_USER_02_arready),
    .ULP_M_AXI_CTRL_USER_02_arvalid(ULP_M_AXI_CTRL_USER_02_arvalid),
    .ULP_M_AXI_CTRL_USER_02_awaddr(ULP_M_AXI_CTRL_USER_02_awaddr),
    .ULP_M_AXI_CTRL_USER_02_awprot(ULP_M_AXI_CTRL_USER_02_awprot),
    .ULP_M_AXI_CTRL_USER_02_awready(ULP_M_AXI_CTRL_USER_02_awready),
    .ULP_M_AXI_CTRL_USER_02_awvalid(ULP_M_AXI_CTRL_USER_02_awvalid),
    .ULP_M_AXI_CTRL_USER_02_bready(ULP_M_AXI_CTRL_USER_02_bready),
    .ULP_M_AXI_CTRL_USER_02_bresp(ULP_M_AXI_CTRL_USER_02_bresp),
    .ULP_M_AXI_CTRL_USER_02_bvalid(ULP_M_AXI_CTRL_USER_02_bvalid),
    .ULP_M_AXI_CTRL_USER_02_rdata(ULP_M_AXI_CTRL_USER_02_rdata),
    .ULP_M_AXI_CTRL_USER_02_rready(ULP_M_AXI_CTRL_USER_02_rready),
    .ULP_M_AXI_CTRL_USER_02_rresp(ULP_M_AXI_CTRL_USER_02_rresp),
    .ULP_M_AXI_CTRL_USER_02_rvalid(ULP_M_AXI_CTRL_USER_02_rvalid),
    .ULP_M_AXI_CTRL_USER_02_wdata(ULP_M_AXI_CTRL_USER_02_wdata),
    .ULP_M_AXI_CTRL_USER_02_wready(ULP_M_AXI_CTRL_USER_02_wready),
    .ULP_M_AXI_CTRL_USER_02_wstrb(ULP_M_AXI_CTRL_USER_02_wstrb),
    .ULP_M_AXI_CTRL_USER_02_wvalid(ULP_M_AXI_CTRL_USER_02_wvalid),
    .PLP_S_AXI_CTRL_USER_03_araddr(PLP_S_AXI_CTRL_USER_03_araddr),
    .PLP_S_AXI_CTRL_USER_03_arprot(PLP_S_AXI_CTRL_USER_03_arprot),
    .PLP_S_AXI_CTRL_USER_03_arready(PLP_S_AXI_CTRL_USER_03_arready),
    .PLP_S_AXI_CTRL_USER_03_arvalid(PLP_S_AXI_CTRL_USER_03_arvalid),
    .PLP_S_AXI_CTRL_USER_03_awaddr(PLP_S_AXI_CTRL_USER_03_awaddr),
    .PLP_S_AXI_CTRL_USER_03_awprot(PLP_S_AXI_CTRL_USER_03_awprot),
    .PLP_S_AXI_CTRL_USER_03_awready(PLP_S_AXI_CTRL_USER_03_awready),
    .PLP_S_AXI_CTRL_USER_03_awvalid(PLP_S_AXI_CTRL_USER_03_awvalid),
    .PLP_S_AXI_CTRL_USER_03_bready(PLP_S_AXI_CTRL_USER_03_bready),
    .PLP_S_AXI_CTRL_USER_03_bresp(PLP_S_AXI_CTRL_USER_03_bresp),
    .PLP_S_AXI_CTRL_USER_03_bvalid(PLP_S_AXI_CTRL_USER_03_bvalid),
    .PLP_S_AXI_CTRL_USER_03_rdata(PLP_S_AXI_CTRL_USER_03_rdata),
    .PLP_S_AXI_CTRL_USER_03_rready(PLP_S_AXI_CTRL_USER_03_rready),
    .PLP_S_AXI_CTRL_USER_03_rresp(PLP_S_AXI_CTRL_USER_03_rresp),
    .PLP_S_AXI_CTRL_USER_03_rvalid(PLP_S_AXI_CTRL_USER_03_rvalid),
    .PLP_S_AXI_CTRL_USER_03_wdata(PLP_S_AXI_CTRL_USER_03_wdata),
    .PLP_S_AXI_CTRL_USER_03_wready(PLP_S_AXI_CTRL_USER_03_wready),
    .PLP_S_AXI_CTRL_USER_03_wstrb(PLP_S_AXI_CTRL_USER_03_wstrb),
    .PLP_S_AXI_CTRL_USER_03_wvalid(PLP_S_AXI_CTRL_USER_03_wvalid),
    .ULP_M_AXI_CTRL_USER_03_araddr(ULP_M_AXI_CTRL_USER_03_araddr),
    .ULP_M_AXI_CTRL_USER_03_arprot(ULP_M_AXI_CTRL_USER_03_arprot),
    .ULP_M_AXI_CTRL_USER_03_arready(ULP_M_AXI_CTRL_USER_03_arready),
    .ULP_M_AXI_CTRL_USER_03_arvalid(ULP_M_AXI_CTRL_USER_03_arvalid),
    .ULP_M_AXI_CTRL_USER_03_awaddr(ULP_M_AXI_CTRL_USER_03_awaddr),
    .ULP_M_AXI_CTRL_USER_03_awprot(ULP_M_AXI_CTRL_USER_03_awprot),
    .ULP_M_AXI_CTRL_USER_03_awready(ULP_M_AXI_CTRL_USER_03_awready),
    .ULP_M_AXI_CTRL_USER_03_awvalid(ULP_M_AXI_CTRL_USER_03_awvalid),
    .ULP_M_AXI_CTRL_USER_03_bready(ULP_M_AXI_CTRL_USER_03_bready),
    .ULP_M_AXI_CTRL_USER_03_bresp(ULP_M_AXI_CTRL_USER_03_bresp),
    .ULP_M_AXI_CTRL_USER_03_bvalid(ULP_M_AXI_CTRL_USER_03_bvalid),
    .ULP_M_AXI_CTRL_USER_03_rdata(ULP_M_AXI_CTRL_USER_03_rdata),
    .ULP_M_AXI_CTRL_USER_03_rready(ULP_M_AXI_CTRL_USER_03_rready),
    .ULP_M_AXI_CTRL_USER_03_rresp(ULP_M_AXI_CTRL_USER_03_rresp),
    .ULP_M_AXI_CTRL_USER_03_rvalid(ULP_M_AXI_CTRL_USER_03_rvalid),
    .ULP_M_AXI_CTRL_USER_03_wdata(ULP_M_AXI_CTRL_USER_03_wdata),
    .ULP_M_AXI_CTRL_USER_03_wready(ULP_M_AXI_CTRL_USER_03_wready),
    .ULP_M_AXI_CTRL_USER_03_wstrb(ULP_M_AXI_CTRL_USER_03_wstrb),
    .ULP_M_AXI_CTRL_USER_03_wvalid(ULP_M_AXI_CTRL_USER_03_wvalid),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_araddr(PLP_S_AXI_CTRL_USER_DEBUG_00_araddr),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_arprot(PLP_S_AXI_CTRL_USER_DEBUG_00_arprot),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_arready(PLP_S_AXI_CTRL_USER_DEBUG_00_arready),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid(PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr(PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_awprot(PLP_S_AXI_CTRL_USER_DEBUG_00_awprot),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_awready(PLP_S_AXI_CTRL_USER_DEBUG_00_awready),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid(PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_bready(PLP_S_AXI_CTRL_USER_DEBUG_00_bready),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_bresp(PLP_S_AXI_CTRL_USER_DEBUG_00_bresp),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid(PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_rdata(PLP_S_AXI_CTRL_USER_DEBUG_00_rdata),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_rready(PLP_S_AXI_CTRL_USER_DEBUG_00_rready),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_rresp(PLP_S_AXI_CTRL_USER_DEBUG_00_rresp),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid(PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_wdata(PLP_S_AXI_CTRL_USER_DEBUG_00_wdata),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_wready(PLP_S_AXI_CTRL_USER_DEBUG_00_wready),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb(PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb),
    .PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid(PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_araddr(ULP_M_AXI_CTRL_USER_DEBUG_00_araddr),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_arprot(ULP_M_AXI_CTRL_USER_DEBUG_00_arprot),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_arready(ULP_M_AXI_CTRL_USER_DEBUG_00_arready),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_arvalid(ULP_M_AXI_CTRL_USER_DEBUG_00_arvalid),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_awaddr(ULP_M_AXI_CTRL_USER_DEBUG_00_awaddr),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_awprot(ULP_M_AXI_CTRL_USER_DEBUG_00_awprot),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_awready(ULP_M_AXI_CTRL_USER_DEBUG_00_awready),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_awvalid(ULP_M_AXI_CTRL_USER_DEBUG_00_awvalid),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_bready(ULP_M_AXI_CTRL_USER_DEBUG_00_bready),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_bresp(ULP_M_AXI_CTRL_USER_DEBUG_00_bresp),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_bvalid(ULP_M_AXI_CTRL_USER_DEBUG_00_bvalid),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_rdata(ULP_M_AXI_CTRL_USER_DEBUG_00_rdata),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_rready(ULP_M_AXI_CTRL_USER_DEBUG_00_rready),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_rresp(ULP_M_AXI_CTRL_USER_DEBUG_00_rresp),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_rvalid(ULP_M_AXI_CTRL_USER_DEBUG_00_rvalid),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_wdata(ULP_M_AXI_CTRL_USER_DEBUG_00_wdata),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_wready(ULP_M_AXI_CTRL_USER_DEBUG_00_wready),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_wstrb(ULP_M_AXI_CTRL_USER_DEBUG_00_wstrb),
    .ULP_M_AXI_CTRL_USER_DEBUG_00_wvalid(ULP_M_AXI_CTRL_USER_DEBUG_00_wvalid),
    .ULP_S_AXI_DATA_C2H_00_araddr(ULP_S_AXI_DATA_C2H_00_araddr),
    .ULP_S_AXI_DATA_C2H_00_arburst(ULP_S_AXI_DATA_C2H_00_arburst),
    .ULP_S_AXI_DATA_C2H_00_arcache(ULP_S_AXI_DATA_C2H_00_arcache),
    .ULP_S_AXI_DATA_C2H_00_arlen(ULP_S_AXI_DATA_C2H_00_arlen),
    .ULP_S_AXI_DATA_C2H_00_arlock(ULP_S_AXI_DATA_C2H_00_arlock),
    .ULP_S_AXI_DATA_C2H_00_arprot(ULP_S_AXI_DATA_C2H_00_arprot),
    .ULP_S_AXI_DATA_C2H_00_arready(ULP_S_AXI_DATA_C2H_00_arready),
    .ULP_S_AXI_DATA_C2H_00_arvalid(ULP_S_AXI_DATA_C2H_00_arvalid),
    .ULP_S_AXI_DATA_C2H_00_awaddr(ULP_S_AXI_DATA_C2H_00_awaddr),
    .ULP_S_AXI_DATA_C2H_00_awburst(ULP_S_AXI_DATA_C2H_00_awburst),
    .ULP_S_AXI_DATA_C2H_00_awcache(ULP_S_AXI_DATA_C2H_00_awcache),
    .ULP_S_AXI_DATA_C2H_00_awlen(ULP_S_AXI_DATA_C2H_00_awlen),
    .ULP_S_AXI_DATA_C2H_00_awlock(ULP_S_AXI_DATA_C2H_00_awlock),
    .ULP_S_AXI_DATA_C2H_00_awprot(ULP_S_AXI_DATA_C2H_00_awprot),
    .ULP_S_AXI_DATA_C2H_00_awready(ULP_S_AXI_DATA_C2H_00_awready),
    .ULP_S_AXI_DATA_C2H_00_awvalid(ULP_S_AXI_DATA_C2H_00_awvalid),
    .ULP_S_AXI_DATA_C2H_00_bready(ULP_S_AXI_DATA_C2H_00_bready),
    .ULP_S_AXI_DATA_C2H_00_bresp(ULP_S_AXI_DATA_C2H_00_bresp),
    .ULP_S_AXI_DATA_C2H_00_bvalid(ULP_S_AXI_DATA_C2H_00_bvalid),
    .ULP_S_AXI_DATA_C2H_00_rdata(ULP_S_AXI_DATA_C2H_00_rdata),
    .ULP_S_AXI_DATA_C2H_00_rlast(ULP_S_AXI_DATA_C2H_00_rlast),
    .ULP_S_AXI_DATA_C2H_00_rready(ULP_S_AXI_DATA_C2H_00_rready),
    .ULP_S_AXI_DATA_C2H_00_rresp(ULP_S_AXI_DATA_C2H_00_rresp),
    .ULP_S_AXI_DATA_C2H_00_rvalid(ULP_S_AXI_DATA_C2H_00_rvalid),
    .ULP_S_AXI_DATA_C2H_00_wdata(ULP_S_AXI_DATA_C2H_00_wdata),
    .ULP_S_AXI_DATA_C2H_00_wlast(ULP_S_AXI_DATA_C2H_00_wlast),
    .ULP_S_AXI_DATA_C2H_00_wready(ULP_S_AXI_DATA_C2H_00_wready),
    .ULP_S_AXI_DATA_C2H_00_wstrb(ULP_S_AXI_DATA_C2H_00_wstrb),
    .ULP_S_AXI_DATA_C2H_00_wvalid(ULP_S_AXI_DATA_C2H_00_wvalid),
    .PLP_M_AXI_DATA_C2H_00_araddr(PLP_M_AXI_DATA_C2H_00_araddr),
    .PLP_M_AXI_DATA_C2H_00_arburst(PLP_M_AXI_DATA_C2H_00_arburst),
    .PLP_M_AXI_DATA_C2H_00_arcache(PLP_M_AXI_DATA_C2H_00_arcache),
    .PLP_M_AXI_DATA_C2H_00_arid(PLP_M_AXI_DATA_C2H_00_arid),
    .PLP_M_AXI_DATA_C2H_00_arlen(PLP_M_AXI_DATA_C2H_00_arlen),
    .PLP_M_AXI_DATA_C2H_00_arlock(PLP_M_AXI_DATA_C2H_00_arlock),
    .PLP_M_AXI_DATA_C2H_00_arprot(PLP_M_AXI_DATA_C2H_00_arprot),
    .PLP_M_AXI_DATA_C2H_00_arready(PLP_M_AXI_DATA_C2H_00_arready),
    .PLP_M_AXI_DATA_C2H_00_arvalid(PLP_M_AXI_DATA_C2H_00_arvalid),
    .PLP_M_AXI_DATA_C2H_00_awaddr(PLP_M_AXI_DATA_C2H_00_awaddr),
    .PLP_M_AXI_DATA_C2H_00_awburst(PLP_M_AXI_DATA_C2H_00_awburst),
    .PLP_M_AXI_DATA_C2H_00_awcache(PLP_M_AXI_DATA_C2H_00_awcache),
    .PLP_M_AXI_DATA_C2H_00_awid(PLP_M_AXI_DATA_C2H_00_awid),
    .PLP_M_AXI_DATA_C2H_00_awlen(PLP_M_AXI_DATA_C2H_00_awlen),
    .PLP_M_AXI_DATA_C2H_00_awlock(PLP_M_AXI_DATA_C2H_00_awlock),
    .PLP_M_AXI_DATA_C2H_00_awprot(PLP_M_AXI_DATA_C2H_00_awprot),
    .PLP_M_AXI_DATA_C2H_00_awready(PLP_M_AXI_DATA_C2H_00_awready),
    .PLP_M_AXI_DATA_C2H_00_awvalid(PLP_M_AXI_DATA_C2H_00_awvalid),
    .PLP_M_AXI_DATA_C2H_00_bid(PLP_M_AXI_DATA_C2H_00_bid),
    .PLP_M_AXI_DATA_C2H_00_bready(PLP_M_AXI_DATA_C2H_00_bready),
    .PLP_M_AXI_DATA_C2H_00_bresp(PLP_M_AXI_DATA_C2H_00_bresp),
    .PLP_M_AXI_DATA_C2H_00_bvalid(PLP_M_AXI_DATA_C2H_00_bvalid),
    .PLP_M_AXI_DATA_C2H_00_rdata(PLP_M_AXI_DATA_C2H_00_rdata),
    .PLP_M_AXI_DATA_C2H_00_rid(PLP_M_AXI_DATA_C2H_00_rid),
    .PLP_M_AXI_DATA_C2H_00_rlast(PLP_M_AXI_DATA_C2H_00_rlast),
    .PLP_M_AXI_DATA_C2H_00_rready(PLP_M_AXI_DATA_C2H_00_rready),
    .PLP_M_AXI_DATA_C2H_00_rresp(PLP_M_AXI_DATA_C2H_00_rresp),
    .PLP_M_AXI_DATA_C2H_00_rvalid(PLP_M_AXI_DATA_C2H_00_rvalid),
    .PLP_M_AXI_DATA_C2H_00_wdata(PLP_M_AXI_DATA_C2H_00_wdata),
    .PLP_M_AXI_DATA_C2H_00_wlast(PLP_M_AXI_DATA_C2H_00_wlast),
    .PLP_M_AXI_DATA_C2H_00_wready(PLP_M_AXI_DATA_C2H_00_wready),
    .PLP_M_AXI_DATA_C2H_00_wstrb(PLP_M_AXI_DATA_C2H_00_wstrb),
    .PLP_M_AXI_DATA_C2H_00_wvalid(PLP_M_AXI_DATA_C2H_00_wvalid),
    .PLP_S_AXI_DATA_H2C_00_araddr(PLP_S_AXI_DATA_H2C_00_araddr),
    .PLP_S_AXI_DATA_H2C_00_arburst(PLP_S_AXI_DATA_H2C_00_arburst),
    .PLP_S_AXI_DATA_H2C_00_arcache(PLP_S_AXI_DATA_H2C_00_arcache),
    .PLP_S_AXI_DATA_H2C_00_arlen(PLP_S_AXI_DATA_H2C_00_arlen),
    .PLP_S_AXI_DATA_H2C_00_arlock(PLP_S_AXI_DATA_H2C_00_arlock),
    .PLP_S_AXI_DATA_H2C_00_arprot(PLP_S_AXI_DATA_H2C_00_arprot),
    .PLP_S_AXI_DATA_H2C_00_arready(PLP_S_AXI_DATA_H2C_00_arready),
    .PLP_S_AXI_DATA_H2C_00_arvalid(PLP_S_AXI_DATA_H2C_00_arvalid),
    .PLP_S_AXI_DATA_H2C_00_awaddr(PLP_S_AXI_DATA_H2C_00_awaddr),
    .PLP_S_AXI_DATA_H2C_00_awburst(PLP_S_AXI_DATA_H2C_00_awburst),
    .PLP_S_AXI_DATA_H2C_00_awcache(PLP_S_AXI_DATA_H2C_00_awcache),
    .PLP_S_AXI_DATA_H2C_00_awlen(PLP_S_AXI_DATA_H2C_00_awlen),
    .PLP_S_AXI_DATA_H2C_00_awlock(PLP_S_AXI_DATA_H2C_00_awlock),
    .PLP_S_AXI_DATA_H2C_00_awprot(PLP_S_AXI_DATA_H2C_00_awprot),
    .PLP_S_AXI_DATA_H2C_00_awready(PLP_S_AXI_DATA_H2C_00_awready),
    .PLP_S_AXI_DATA_H2C_00_awvalid(PLP_S_AXI_DATA_H2C_00_awvalid),
    .PLP_S_AXI_DATA_H2C_00_bready(PLP_S_AXI_DATA_H2C_00_bready),
    .PLP_S_AXI_DATA_H2C_00_bresp(PLP_S_AXI_DATA_H2C_00_bresp),
    .PLP_S_AXI_DATA_H2C_00_bvalid(PLP_S_AXI_DATA_H2C_00_bvalid),
    .PLP_S_AXI_DATA_H2C_00_rdata(PLP_S_AXI_DATA_H2C_00_rdata),
    .PLP_S_AXI_DATA_H2C_00_rlast(PLP_S_AXI_DATA_H2C_00_rlast),
    .PLP_S_AXI_DATA_H2C_00_rready(PLP_S_AXI_DATA_H2C_00_rready),
    .PLP_S_AXI_DATA_H2C_00_rresp(PLP_S_AXI_DATA_H2C_00_rresp),
    .PLP_S_AXI_DATA_H2C_00_rvalid(PLP_S_AXI_DATA_H2C_00_rvalid),
    .PLP_S_AXI_DATA_H2C_00_wdata(PLP_S_AXI_DATA_H2C_00_wdata),
    .PLP_S_AXI_DATA_H2C_00_wlast(PLP_S_AXI_DATA_H2C_00_wlast),
    .PLP_S_AXI_DATA_H2C_00_wready(PLP_S_AXI_DATA_H2C_00_wready),
    .PLP_S_AXI_DATA_H2C_00_wstrb(PLP_S_AXI_DATA_H2C_00_wstrb),
    .PLP_S_AXI_DATA_H2C_00_wvalid(PLP_S_AXI_DATA_H2C_00_wvalid),
    .ULP_M_AXI_DATA_H2C_00_araddr(ULP_M_AXI_DATA_H2C_00_araddr),
    .ULP_M_AXI_DATA_H2C_00_arburst(ULP_M_AXI_DATA_H2C_00_arburst),
    .ULP_M_AXI_DATA_H2C_00_arcache(ULP_M_AXI_DATA_H2C_00_arcache),
    .ULP_M_AXI_DATA_H2C_00_arid(ULP_M_AXI_DATA_H2C_00_arid),
    .ULP_M_AXI_DATA_H2C_00_arlen(ULP_M_AXI_DATA_H2C_00_arlen),
    .ULP_M_AXI_DATA_H2C_00_arlock(ULP_M_AXI_DATA_H2C_00_arlock),
    .ULP_M_AXI_DATA_H2C_00_arprot(ULP_M_AXI_DATA_H2C_00_arprot),
    .ULP_M_AXI_DATA_H2C_00_arready(ULP_M_AXI_DATA_H2C_00_arready),
    .ULP_M_AXI_DATA_H2C_00_arvalid(ULP_M_AXI_DATA_H2C_00_arvalid),
    .ULP_M_AXI_DATA_H2C_00_awaddr(ULP_M_AXI_DATA_H2C_00_awaddr),
    .ULP_M_AXI_DATA_H2C_00_awburst(ULP_M_AXI_DATA_H2C_00_awburst),
    .ULP_M_AXI_DATA_H2C_00_awcache(ULP_M_AXI_DATA_H2C_00_awcache),
    .ULP_M_AXI_DATA_H2C_00_awid(ULP_M_AXI_DATA_H2C_00_awid),
    .ULP_M_AXI_DATA_H2C_00_awlen(ULP_M_AXI_DATA_H2C_00_awlen),
    .ULP_M_AXI_DATA_H2C_00_awlock(ULP_M_AXI_DATA_H2C_00_awlock),
    .ULP_M_AXI_DATA_H2C_00_awprot(ULP_M_AXI_DATA_H2C_00_awprot),
    .ULP_M_AXI_DATA_H2C_00_awready(ULP_M_AXI_DATA_H2C_00_awready),
    .ULP_M_AXI_DATA_H2C_00_awvalid(ULP_M_AXI_DATA_H2C_00_awvalid),
    .ULP_M_AXI_DATA_H2C_00_bid(ULP_M_AXI_DATA_H2C_00_bid),
    .ULP_M_AXI_DATA_H2C_00_bready(ULP_M_AXI_DATA_H2C_00_bready),
    .ULP_M_AXI_DATA_H2C_00_bresp(ULP_M_AXI_DATA_H2C_00_bresp),
    .ULP_M_AXI_DATA_H2C_00_bvalid(ULP_M_AXI_DATA_H2C_00_bvalid),
    .ULP_M_AXI_DATA_H2C_00_rdata(ULP_M_AXI_DATA_H2C_00_rdata),
    .ULP_M_AXI_DATA_H2C_00_rid(ULP_M_AXI_DATA_H2C_00_rid),
    .ULP_M_AXI_DATA_H2C_00_rlast(ULP_M_AXI_DATA_H2C_00_rlast),
    .ULP_M_AXI_DATA_H2C_00_rready(ULP_M_AXI_DATA_H2C_00_rready),
    .ULP_M_AXI_DATA_H2C_00_rresp(ULP_M_AXI_DATA_H2C_00_rresp),
    .ULP_M_AXI_DATA_H2C_00_rvalid(ULP_M_AXI_DATA_H2C_00_rvalid),
    .ULP_M_AXI_DATA_H2C_00_wdata(ULP_M_AXI_DATA_H2C_00_wdata),
    .ULP_M_AXI_DATA_H2C_00_wlast(ULP_M_AXI_DATA_H2C_00_wlast),
    .ULP_M_AXI_DATA_H2C_00_wready(ULP_M_AXI_DATA_H2C_00_wready),
    .ULP_M_AXI_DATA_H2C_00_wstrb(ULP_M_AXI_DATA_H2C_00_wstrb),
    .ULP_M_AXI_DATA_H2C_00_wvalid(ULP_M_AXI_DATA_H2C_00_wvalid),
    .PLP_S_AXI_DATA_H2C_01_araddr(PLP_S_AXI_DATA_H2C_01_araddr),
    .PLP_S_AXI_DATA_H2C_01_arburst(PLP_S_AXI_DATA_H2C_01_arburst),
    .PLP_S_AXI_DATA_H2C_01_arcache(PLP_S_AXI_DATA_H2C_01_arcache),
    .PLP_S_AXI_DATA_H2C_01_arlen(PLP_S_AXI_DATA_H2C_01_arlen),
    .PLP_S_AXI_DATA_H2C_01_arlock(PLP_S_AXI_DATA_H2C_01_arlock),
    .PLP_S_AXI_DATA_H2C_01_arprot(PLP_S_AXI_DATA_H2C_01_arprot),
    .PLP_S_AXI_DATA_H2C_01_arready(PLP_S_AXI_DATA_H2C_01_arready),
    .PLP_S_AXI_DATA_H2C_01_arvalid(PLP_S_AXI_DATA_H2C_01_arvalid),
    .PLP_S_AXI_DATA_H2C_01_awaddr(PLP_S_AXI_DATA_H2C_01_awaddr),
    .PLP_S_AXI_DATA_H2C_01_awburst(PLP_S_AXI_DATA_H2C_01_awburst),
    .PLP_S_AXI_DATA_H2C_01_awcache(PLP_S_AXI_DATA_H2C_01_awcache),
    .PLP_S_AXI_DATA_H2C_01_awlen(PLP_S_AXI_DATA_H2C_01_awlen),
    .PLP_S_AXI_DATA_H2C_01_awlock(PLP_S_AXI_DATA_H2C_01_awlock),
    .PLP_S_AXI_DATA_H2C_01_awprot(PLP_S_AXI_DATA_H2C_01_awprot),
    .PLP_S_AXI_DATA_H2C_01_awready(PLP_S_AXI_DATA_H2C_01_awready),
    .PLP_S_AXI_DATA_H2C_01_awvalid(PLP_S_AXI_DATA_H2C_01_awvalid),
    .PLP_S_AXI_DATA_H2C_01_bready(PLP_S_AXI_DATA_H2C_01_bready),
    .PLP_S_AXI_DATA_H2C_01_bresp(PLP_S_AXI_DATA_H2C_01_bresp),
    .PLP_S_AXI_DATA_H2C_01_bvalid(PLP_S_AXI_DATA_H2C_01_bvalid),
    .PLP_S_AXI_DATA_H2C_01_rdata(PLP_S_AXI_DATA_H2C_01_rdata),
    .PLP_S_AXI_DATA_H2C_01_rlast(PLP_S_AXI_DATA_H2C_01_rlast),
    .PLP_S_AXI_DATA_H2C_01_rready(PLP_S_AXI_DATA_H2C_01_rready),
    .PLP_S_AXI_DATA_H2C_01_rresp(PLP_S_AXI_DATA_H2C_01_rresp),
    .PLP_S_AXI_DATA_H2C_01_rvalid(PLP_S_AXI_DATA_H2C_01_rvalid),
    .PLP_S_AXI_DATA_H2C_01_wdata(PLP_S_AXI_DATA_H2C_01_wdata),
    .PLP_S_AXI_DATA_H2C_01_wlast(PLP_S_AXI_DATA_H2C_01_wlast),
    .PLP_S_AXI_DATA_H2C_01_wready(PLP_S_AXI_DATA_H2C_01_wready),
    .PLP_S_AXI_DATA_H2C_01_wstrb(PLP_S_AXI_DATA_H2C_01_wstrb),
    .PLP_S_AXI_DATA_H2C_01_wvalid(PLP_S_AXI_DATA_H2C_01_wvalid),
    .ULP_M_AXI_DATA_H2C_01_araddr(ULP_M_AXI_DATA_H2C_01_araddr),
    .ULP_M_AXI_DATA_H2C_01_arburst(ULP_M_AXI_DATA_H2C_01_arburst),
    .ULP_M_AXI_DATA_H2C_01_arcache(ULP_M_AXI_DATA_H2C_01_arcache),
    .ULP_M_AXI_DATA_H2C_01_arid(ULP_M_AXI_DATA_H2C_01_arid),
    .ULP_M_AXI_DATA_H2C_01_arlen(ULP_M_AXI_DATA_H2C_01_arlen),
    .ULP_M_AXI_DATA_H2C_01_arlock(ULP_M_AXI_DATA_H2C_01_arlock),
    .ULP_M_AXI_DATA_H2C_01_arprot(ULP_M_AXI_DATA_H2C_01_arprot),
    .ULP_M_AXI_DATA_H2C_01_arready(ULP_M_AXI_DATA_H2C_01_arready),
    .ULP_M_AXI_DATA_H2C_01_arvalid(ULP_M_AXI_DATA_H2C_01_arvalid),
    .ULP_M_AXI_DATA_H2C_01_awaddr(ULP_M_AXI_DATA_H2C_01_awaddr),
    .ULP_M_AXI_DATA_H2C_01_awburst(ULP_M_AXI_DATA_H2C_01_awburst),
    .ULP_M_AXI_DATA_H2C_01_awcache(ULP_M_AXI_DATA_H2C_01_awcache),
    .ULP_M_AXI_DATA_H2C_01_awid(ULP_M_AXI_DATA_H2C_01_awid),
    .ULP_M_AXI_DATA_H2C_01_awlen(ULP_M_AXI_DATA_H2C_01_awlen),
    .ULP_M_AXI_DATA_H2C_01_awlock(ULP_M_AXI_DATA_H2C_01_awlock),
    .ULP_M_AXI_DATA_H2C_01_awprot(ULP_M_AXI_DATA_H2C_01_awprot),
    .ULP_M_AXI_DATA_H2C_01_awready(ULP_M_AXI_DATA_H2C_01_awready),
    .ULP_M_AXI_DATA_H2C_01_awvalid(ULP_M_AXI_DATA_H2C_01_awvalid),
    .ULP_M_AXI_DATA_H2C_01_bid(ULP_M_AXI_DATA_H2C_01_bid),
    .ULP_M_AXI_DATA_H2C_01_bready(ULP_M_AXI_DATA_H2C_01_bready),
    .ULP_M_AXI_DATA_H2C_01_bresp(ULP_M_AXI_DATA_H2C_01_bresp),
    .ULP_M_AXI_DATA_H2C_01_bvalid(ULP_M_AXI_DATA_H2C_01_bvalid),
    .ULP_M_AXI_DATA_H2C_01_rdata(ULP_M_AXI_DATA_H2C_01_rdata),
    .ULP_M_AXI_DATA_H2C_01_rid(ULP_M_AXI_DATA_H2C_01_rid),
    .ULP_M_AXI_DATA_H2C_01_rlast(ULP_M_AXI_DATA_H2C_01_rlast),
    .ULP_M_AXI_DATA_H2C_01_rready(ULP_M_AXI_DATA_H2C_01_rready),
    .ULP_M_AXI_DATA_H2C_01_rresp(ULP_M_AXI_DATA_H2C_01_rresp),
    .ULP_M_AXI_DATA_H2C_01_rvalid(ULP_M_AXI_DATA_H2C_01_rvalid),
    .ULP_M_AXI_DATA_H2C_01_wdata(ULP_M_AXI_DATA_H2C_01_wdata),
    .ULP_M_AXI_DATA_H2C_01_wlast(ULP_M_AXI_DATA_H2C_01_wlast),
    .ULP_M_AXI_DATA_H2C_01_wready(ULP_M_AXI_DATA_H2C_01_wready),
    .ULP_M_AXI_DATA_H2C_01_wstrb(ULP_M_AXI_DATA_H2C_01_wstrb),
    .ULP_M_AXI_DATA_H2C_01_wvalid(ULP_M_AXI_DATA_H2C_01_wvalid),
    .PLP_S_AXI_DATA_H2C_02_araddr(PLP_S_AXI_DATA_H2C_02_araddr),
    .PLP_S_AXI_DATA_H2C_02_arburst(PLP_S_AXI_DATA_H2C_02_arburst),
    .PLP_S_AXI_DATA_H2C_02_arcache(PLP_S_AXI_DATA_H2C_02_arcache),
    .PLP_S_AXI_DATA_H2C_02_arlen(PLP_S_AXI_DATA_H2C_02_arlen),
    .PLP_S_AXI_DATA_H2C_02_arlock(PLP_S_AXI_DATA_H2C_02_arlock),
    .PLP_S_AXI_DATA_H2C_02_arprot(PLP_S_AXI_DATA_H2C_02_arprot),
    .PLP_S_AXI_DATA_H2C_02_arready(PLP_S_AXI_DATA_H2C_02_arready),
    .PLP_S_AXI_DATA_H2C_02_arvalid(PLP_S_AXI_DATA_H2C_02_arvalid),
    .PLP_S_AXI_DATA_H2C_02_awaddr(PLP_S_AXI_DATA_H2C_02_awaddr),
    .PLP_S_AXI_DATA_H2C_02_awburst(PLP_S_AXI_DATA_H2C_02_awburst),
    .PLP_S_AXI_DATA_H2C_02_awcache(PLP_S_AXI_DATA_H2C_02_awcache),
    .PLP_S_AXI_DATA_H2C_02_awlen(PLP_S_AXI_DATA_H2C_02_awlen),
    .PLP_S_AXI_DATA_H2C_02_awlock(PLP_S_AXI_DATA_H2C_02_awlock),
    .PLP_S_AXI_DATA_H2C_02_awprot(PLP_S_AXI_DATA_H2C_02_awprot),
    .PLP_S_AXI_DATA_H2C_02_awready(PLP_S_AXI_DATA_H2C_02_awready),
    .PLP_S_AXI_DATA_H2C_02_awvalid(PLP_S_AXI_DATA_H2C_02_awvalid),
    .PLP_S_AXI_DATA_H2C_02_bready(PLP_S_AXI_DATA_H2C_02_bready),
    .PLP_S_AXI_DATA_H2C_02_bresp(PLP_S_AXI_DATA_H2C_02_bresp),
    .PLP_S_AXI_DATA_H2C_02_bvalid(PLP_S_AXI_DATA_H2C_02_bvalid),
    .PLP_S_AXI_DATA_H2C_02_rdata(PLP_S_AXI_DATA_H2C_02_rdata),
    .PLP_S_AXI_DATA_H2C_02_rlast(PLP_S_AXI_DATA_H2C_02_rlast),
    .PLP_S_AXI_DATA_H2C_02_rready(PLP_S_AXI_DATA_H2C_02_rready),
    .PLP_S_AXI_DATA_H2C_02_rresp(PLP_S_AXI_DATA_H2C_02_rresp),
    .PLP_S_AXI_DATA_H2C_02_rvalid(PLP_S_AXI_DATA_H2C_02_rvalid),
    .PLP_S_AXI_DATA_H2C_02_wdata(PLP_S_AXI_DATA_H2C_02_wdata),
    .PLP_S_AXI_DATA_H2C_02_wlast(PLP_S_AXI_DATA_H2C_02_wlast),
    .PLP_S_AXI_DATA_H2C_02_wready(PLP_S_AXI_DATA_H2C_02_wready),
    .PLP_S_AXI_DATA_H2C_02_wstrb(PLP_S_AXI_DATA_H2C_02_wstrb),
    .PLP_S_AXI_DATA_H2C_02_wvalid(PLP_S_AXI_DATA_H2C_02_wvalid),
    .ULP_M_AXI_DATA_H2C_02_araddr(ULP_M_AXI_DATA_H2C_02_araddr),
    .ULP_M_AXI_DATA_H2C_02_arburst(ULP_M_AXI_DATA_H2C_02_arburst),
    .ULP_M_AXI_DATA_H2C_02_arcache(ULP_M_AXI_DATA_H2C_02_arcache),
    .ULP_M_AXI_DATA_H2C_02_arid(ULP_M_AXI_DATA_H2C_02_arid),
    .ULP_M_AXI_DATA_H2C_02_arlen(ULP_M_AXI_DATA_H2C_02_arlen),
    .ULP_M_AXI_DATA_H2C_02_arlock(ULP_M_AXI_DATA_H2C_02_arlock),
    .ULP_M_AXI_DATA_H2C_02_arprot(ULP_M_AXI_DATA_H2C_02_arprot),
    .ULP_M_AXI_DATA_H2C_02_arready(ULP_M_AXI_DATA_H2C_02_arready),
    .ULP_M_AXI_DATA_H2C_02_arvalid(ULP_M_AXI_DATA_H2C_02_arvalid),
    .ULP_M_AXI_DATA_H2C_02_awaddr(ULP_M_AXI_DATA_H2C_02_awaddr),
    .ULP_M_AXI_DATA_H2C_02_awburst(ULP_M_AXI_DATA_H2C_02_awburst),
    .ULP_M_AXI_DATA_H2C_02_awcache(ULP_M_AXI_DATA_H2C_02_awcache),
    .ULP_M_AXI_DATA_H2C_02_awid(ULP_M_AXI_DATA_H2C_02_awid),
    .ULP_M_AXI_DATA_H2C_02_awlen(ULP_M_AXI_DATA_H2C_02_awlen),
    .ULP_M_AXI_DATA_H2C_02_awlock(ULP_M_AXI_DATA_H2C_02_awlock),
    .ULP_M_AXI_DATA_H2C_02_awprot(ULP_M_AXI_DATA_H2C_02_awprot),
    .ULP_M_AXI_DATA_H2C_02_awready(ULP_M_AXI_DATA_H2C_02_awready),
    .ULP_M_AXI_DATA_H2C_02_awvalid(ULP_M_AXI_DATA_H2C_02_awvalid),
    .ULP_M_AXI_DATA_H2C_02_bid(ULP_M_AXI_DATA_H2C_02_bid),
    .ULP_M_AXI_DATA_H2C_02_bready(ULP_M_AXI_DATA_H2C_02_bready),
    .ULP_M_AXI_DATA_H2C_02_bresp(ULP_M_AXI_DATA_H2C_02_bresp),
    .ULP_M_AXI_DATA_H2C_02_bvalid(ULP_M_AXI_DATA_H2C_02_bvalid),
    .ULP_M_AXI_DATA_H2C_02_rdata(ULP_M_AXI_DATA_H2C_02_rdata),
    .ULP_M_AXI_DATA_H2C_02_rid(ULP_M_AXI_DATA_H2C_02_rid),
    .ULP_M_AXI_DATA_H2C_02_rlast(ULP_M_AXI_DATA_H2C_02_rlast),
    .ULP_M_AXI_DATA_H2C_02_rready(ULP_M_AXI_DATA_H2C_02_rready),
    .ULP_M_AXI_DATA_H2C_02_rresp(ULP_M_AXI_DATA_H2C_02_rresp),
    .ULP_M_AXI_DATA_H2C_02_rvalid(ULP_M_AXI_DATA_H2C_02_rvalid),
    .ULP_M_AXI_DATA_H2C_02_wdata(ULP_M_AXI_DATA_H2C_02_wdata),
    .ULP_M_AXI_DATA_H2C_02_wlast(ULP_M_AXI_DATA_H2C_02_wlast),
    .ULP_M_AXI_DATA_H2C_02_wready(ULP_M_AXI_DATA_H2C_02_wready),
    .ULP_M_AXI_DATA_H2C_02_wstrb(ULP_M_AXI_DATA_H2C_02_wstrb),
    .ULP_M_AXI_DATA_H2C_02_wvalid(ULP_M_AXI_DATA_H2C_02_wvalid),
    .PLP_S_AXI_DATA_H2C_03_araddr(PLP_S_AXI_DATA_H2C_03_araddr),
    .PLP_S_AXI_DATA_H2C_03_arburst(PLP_S_AXI_DATA_H2C_03_arburst),
    .PLP_S_AXI_DATA_H2C_03_arcache(PLP_S_AXI_DATA_H2C_03_arcache),
    .PLP_S_AXI_DATA_H2C_03_arlen(PLP_S_AXI_DATA_H2C_03_arlen),
    .PLP_S_AXI_DATA_H2C_03_arlock(PLP_S_AXI_DATA_H2C_03_arlock),
    .PLP_S_AXI_DATA_H2C_03_arprot(PLP_S_AXI_DATA_H2C_03_arprot),
    .PLP_S_AXI_DATA_H2C_03_arready(PLP_S_AXI_DATA_H2C_03_arready),
    .PLP_S_AXI_DATA_H2C_03_arvalid(PLP_S_AXI_DATA_H2C_03_arvalid),
    .PLP_S_AXI_DATA_H2C_03_awaddr(PLP_S_AXI_DATA_H2C_03_awaddr),
    .PLP_S_AXI_DATA_H2C_03_awburst(PLP_S_AXI_DATA_H2C_03_awburst),
    .PLP_S_AXI_DATA_H2C_03_awcache(PLP_S_AXI_DATA_H2C_03_awcache),
    .PLP_S_AXI_DATA_H2C_03_awlen(PLP_S_AXI_DATA_H2C_03_awlen),
    .PLP_S_AXI_DATA_H2C_03_awlock(PLP_S_AXI_DATA_H2C_03_awlock),
    .PLP_S_AXI_DATA_H2C_03_awprot(PLP_S_AXI_DATA_H2C_03_awprot),
    .PLP_S_AXI_DATA_H2C_03_awready(PLP_S_AXI_DATA_H2C_03_awready),
    .PLP_S_AXI_DATA_H2C_03_awvalid(PLP_S_AXI_DATA_H2C_03_awvalid),
    .PLP_S_AXI_DATA_H2C_03_bready(PLP_S_AXI_DATA_H2C_03_bready),
    .PLP_S_AXI_DATA_H2C_03_bresp(PLP_S_AXI_DATA_H2C_03_bresp),
    .PLP_S_AXI_DATA_H2C_03_bvalid(PLP_S_AXI_DATA_H2C_03_bvalid),
    .PLP_S_AXI_DATA_H2C_03_rdata(PLP_S_AXI_DATA_H2C_03_rdata),
    .PLP_S_AXI_DATA_H2C_03_rlast(PLP_S_AXI_DATA_H2C_03_rlast),
    .PLP_S_AXI_DATA_H2C_03_rready(PLP_S_AXI_DATA_H2C_03_rready),
    .PLP_S_AXI_DATA_H2C_03_rresp(PLP_S_AXI_DATA_H2C_03_rresp),
    .PLP_S_AXI_DATA_H2C_03_rvalid(PLP_S_AXI_DATA_H2C_03_rvalid),
    .PLP_S_AXI_DATA_H2C_03_wdata(PLP_S_AXI_DATA_H2C_03_wdata),
    .PLP_S_AXI_DATA_H2C_03_wlast(PLP_S_AXI_DATA_H2C_03_wlast),
    .PLP_S_AXI_DATA_H2C_03_wready(PLP_S_AXI_DATA_H2C_03_wready),
    .PLP_S_AXI_DATA_H2C_03_wstrb(PLP_S_AXI_DATA_H2C_03_wstrb),
    .PLP_S_AXI_DATA_H2C_03_wvalid(PLP_S_AXI_DATA_H2C_03_wvalid),
    .ULP_M_AXI_DATA_H2C_03_araddr(ULP_M_AXI_DATA_H2C_03_araddr),
    .ULP_M_AXI_DATA_H2C_03_arburst(ULP_M_AXI_DATA_H2C_03_arburst),
    .ULP_M_AXI_DATA_H2C_03_arcache(ULP_M_AXI_DATA_H2C_03_arcache),
    .ULP_M_AXI_DATA_H2C_03_arid(ULP_M_AXI_DATA_H2C_03_arid),
    .ULP_M_AXI_DATA_H2C_03_arlen(ULP_M_AXI_DATA_H2C_03_arlen),
    .ULP_M_AXI_DATA_H2C_03_arlock(ULP_M_AXI_DATA_H2C_03_arlock),
    .ULP_M_AXI_DATA_H2C_03_arprot(ULP_M_AXI_DATA_H2C_03_arprot),
    .ULP_M_AXI_DATA_H2C_03_arready(ULP_M_AXI_DATA_H2C_03_arready),
    .ULP_M_AXI_DATA_H2C_03_arvalid(ULP_M_AXI_DATA_H2C_03_arvalid),
    .ULP_M_AXI_DATA_H2C_03_awaddr(ULP_M_AXI_DATA_H2C_03_awaddr),
    .ULP_M_AXI_DATA_H2C_03_awburst(ULP_M_AXI_DATA_H2C_03_awburst),
    .ULP_M_AXI_DATA_H2C_03_awcache(ULP_M_AXI_DATA_H2C_03_awcache),
    .ULP_M_AXI_DATA_H2C_03_awid(ULP_M_AXI_DATA_H2C_03_awid),
    .ULP_M_AXI_DATA_H2C_03_awlen(ULP_M_AXI_DATA_H2C_03_awlen),
    .ULP_M_AXI_DATA_H2C_03_awlock(ULP_M_AXI_DATA_H2C_03_awlock),
    .ULP_M_AXI_DATA_H2C_03_awprot(ULP_M_AXI_DATA_H2C_03_awprot),
    .ULP_M_AXI_DATA_H2C_03_awready(ULP_M_AXI_DATA_H2C_03_awready),
    .ULP_M_AXI_DATA_H2C_03_awvalid(ULP_M_AXI_DATA_H2C_03_awvalid),
    .ULP_M_AXI_DATA_H2C_03_bid(ULP_M_AXI_DATA_H2C_03_bid),
    .ULP_M_AXI_DATA_H2C_03_bready(ULP_M_AXI_DATA_H2C_03_bready),
    .ULP_M_AXI_DATA_H2C_03_bresp(ULP_M_AXI_DATA_H2C_03_bresp),
    .ULP_M_AXI_DATA_H2C_03_bvalid(ULP_M_AXI_DATA_H2C_03_bvalid),
    .ULP_M_AXI_DATA_H2C_03_rdata(ULP_M_AXI_DATA_H2C_03_rdata),
    .ULP_M_AXI_DATA_H2C_03_rid(ULP_M_AXI_DATA_H2C_03_rid),
    .ULP_M_AXI_DATA_H2C_03_rlast(ULP_M_AXI_DATA_H2C_03_rlast),
    .ULP_M_AXI_DATA_H2C_03_rready(ULP_M_AXI_DATA_H2C_03_rready),
    .ULP_M_AXI_DATA_H2C_03_rresp(ULP_M_AXI_DATA_H2C_03_rresp),
    .ULP_M_AXI_DATA_H2C_03_rvalid(ULP_M_AXI_DATA_H2C_03_rvalid),
    .ULP_M_AXI_DATA_H2C_03_wdata(ULP_M_AXI_DATA_H2C_03_wdata),
    .ULP_M_AXI_DATA_H2C_03_wlast(ULP_M_AXI_DATA_H2C_03_wlast),
    .ULP_M_AXI_DATA_H2C_03_wready(ULP_M_AXI_DATA_H2C_03_wready),
    .ULP_M_AXI_DATA_H2C_03_wstrb(ULP_M_AXI_DATA_H2C_03_wstrb),
    .ULP_M_AXI_DATA_H2C_03_wvalid(ULP_M_AXI_DATA_H2C_03_wvalid),
    .ULP_S_AXI_DATA_U2S_00_araddr(ULP_S_AXI_DATA_U2S_00_araddr),
    .ULP_S_AXI_DATA_U2S_00_arburst(ULP_S_AXI_DATA_U2S_00_arburst),
    .ULP_S_AXI_DATA_U2S_00_arcache(ULP_S_AXI_DATA_U2S_00_arcache),
    .ULP_S_AXI_DATA_U2S_00_arlen(ULP_S_AXI_DATA_U2S_00_arlen),
    .ULP_S_AXI_DATA_U2S_00_arlock(ULP_S_AXI_DATA_U2S_00_arlock),
    .ULP_S_AXI_DATA_U2S_00_arprot(ULP_S_AXI_DATA_U2S_00_arprot),
    .ULP_S_AXI_DATA_U2S_00_arready(ULP_S_AXI_DATA_U2S_00_arready),
    .ULP_S_AXI_DATA_U2S_00_arvalid(ULP_S_AXI_DATA_U2S_00_arvalid),
    .ULP_S_AXI_DATA_U2S_00_awaddr(ULP_S_AXI_DATA_U2S_00_awaddr),
    .ULP_S_AXI_DATA_U2S_00_awburst(ULP_S_AXI_DATA_U2S_00_awburst),
    .ULP_S_AXI_DATA_U2S_00_awcache(ULP_S_AXI_DATA_U2S_00_awcache),
    .ULP_S_AXI_DATA_U2S_00_awlen(ULP_S_AXI_DATA_U2S_00_awlen),
    .ULP_S_AXI_DATA_U2S_00_awlock(ULP_S_AXI_DATA_U2S_00_awlock),
    .ULP_S_AXI_DATA_U2S_00_awprot(ULP_S_AXI_DATA_U2S_00_awprot),
    .ULP_S_AXI_DATA_U2S_00_awready(ULP_S_AXI_DATA_U2S_00_awready),
    .ULP_S_AXI_DATA_U2S_00_awvalid(ULP_S_AXI_DATA_U2S_00_awvalid),
    .ULP_S_AXI_DATA_U2S_00_bready(ULP_S_AXI_DATA_U2S_00_bready),
    .ULP_S_AXI_DATA_U2S_00_bresp(ULP_S_AXI_DATA_U2S_00_bresp),
    .ULP_S_AXI_DATA_U2S_00_bvalid(ULP_S_AXI_DATA_U2S_00_bvalid),
    .ULP_S_AXI_DATA_U2S_00_rdata(ULP_S_AXI_DATA_U2S_00_rdata),
    .ULP_S_AXI_DATA_U2S_00_rlast(ULP_S_AXI_DATA_U2S_00_rlast),
    .ULP_S_AXI_DATA_U2S_00_rready(ULP_S_AXI_DATA_U2S_00_rready),
    .ULP_S_AXI_DATA_U2S_00_rresp(ULP_S_AXI_DATA_U2S_00_rresp),
    .ULP_S_AXI_DATA_U2S_00_rvalid(ULP_S_AXI_DATA_U2S_00_rvalid),
    .ULP_S_AXI_DATA_U2S_00_wdata(ULP_S_AXI_DATA_U2S_00_wdata),
    .ULP_S_AXI_DATA_U2S_00_wlast(ULP_S_AXI_DATA_U2S_00_wlast),
    .ULP_S_AXI_DATA_U2S_00_wready(ULP_S_AXI_DATA_U2S_00_wready),
    .ULP_S_AXI_DATA_U2S_00_wstrb(ULP_S_AXI_DATA_U2S_00_wstrb),
    .ULP_S_AXI_DATA_U2S_00_wvalid(ULP_S_AXI_DATA_U2S_00_wvalid),
    .PLP_M_AXI_DATA_U2S_00_araddr(PLP_M_AXI_DATA_U2S_00_araddr),
    .PLP_M_AXI_DATA_U2S_00_arburst(PLP_M_AXI_DATA_U2S_00_arburst),
    .PLP_M_AXI_DATA_U2S_00_arcache(PLP_M_AXI_DATA_U2S_00_arcache),
    .PLP_M_AXI_DATA_U2S_00_arid(PLP_M_AXI_DATA_U2S_00_arid),
    .PLP_M_AXI_DATA_U2S_00_arlen(PLP_M_AXI_DATA_U2S_00_arlen),
    .PLP_M_AXI_DATA_U2S_00_arlock(PLP_M_AXI_DATA_U2S_00_arlock),
    .PLP_M_AXI_DATA_U2S_00_arprot(PLP_M_AXI_DATA_U2S_00_arprot),
    .PLP_M_AXI_DATA_U2S_00_arready(PLP_M_AXI_DATA_U2S_00_arready),
    .PLP_M_AXI_DATA_U2S_00_arvalid(PLP_M_AXI_DATA_U2S_00_arvalid),
    .PLP_M_AXI_DATA_U2S_00_awaddr(PLP_M_AXI_DATA_U2S_00_awaddr),
    .PLP_M_AXI_DATA_U2S_00_awburst(PLP_M_AXI_DATA_U2S_00_awburst),
    .PLP_M_AXI_DATA_U2S_00_awcache(PLP_M_AXI_DATA_U2S_00_awcache),
    .PLP_M_AXI_DATA_U2S_00_awid(PLP_M_AXI_DATA_U2S_00_awid),
    .PLP_M_AXI_DATA_U2S_00_awlen(PLP_M_AXI_DATA_U2S_00_awlen),
    .PLP_M_AXI_DATA_U2S_00_awlock(PLP_M_AXI_DATA_U2S_00_awlock),
    .PLP_M_AXI_DATA_U2S_00_awprot(PLP_M_AXI_DATA_U2S_00_awprot),
    .PLP_M_AXI_DATA_U2S_00_awready(PLP_M_AXI_DATA_U2S_00_awready),
    .PLP_M_AXI_DATA_U2S_00_awvalid(PLP_M_AXI_DATA_U2S_00_awvalid),
    .PLP_M_AXI_DATA_U2S_00_bid(PLP_M_AXI_DATA_U2S_00_bid),
    .PLP_M_AXI_DATA_U2S_00_bready(PLP_M_AXI_DATA_U2S_00_bready),
    .PLP_M_AXI_DATA_U2S_00_bresp(PLP_M_AXI_DATA_U2S_00_bresp),
    .PLP_M_AXI_DATA_U2S_00_bvalid(PLP_M_AXI_DATA_U2S_00_bvalid),
    .PLP_M_AXI_DATA_U2S_00_rdata(PLP_M_AXI_DATA_U2S_00_rdata),
    .PLP_M_AXI_DATA_U2S_00_rid(PLP_M_AXI_DATA_U2S_00_rid),
    .PLP_M_AXI_DATA_U2S_00_rlast(PLP_M_AXI_DATA_U2S_00_rlast),
    .PLP_M_AXI_DATA_U2S_00_rready(PLP_M_AXI_DATA_U2S_00_rready),
    .PLP_M_AXI_DATA_U2S_00_rresp(PLP_M_AXI_DATA_U2S_00_rresp),
    .PLP_M_AXI_DATA_U2S_00_rvalid(PLP_M_AXI_DATA_U2S_00_rvalid),
    .PLP_M_AXI_DATA_U2S_00_wdata(PLP_M_AXI_DATA_U2S_00_wdata),
    .PLP_M_AXI_DATA_U2S_00_wlast(PLP_M_AXI_DATA_U2S_00_wlast),
    .PLP_M_AXI_DATA_U2S_00_wready(PLP_M_AXI_DATA_U2S_00_wready),
    .PLP_M_AXI_DATA_U2S_00_wstrb(PLP_M_AXI_DATA_U2S_00_wstrb),
    .PLP_M_AXI_DATA_U2S_00_wvalid(PLP_M_AXI_DATA_U2S_00_wvalid),
    .ULP_S_AXI_DATA_C2H_00_arid(ULP_S_AXI_DATA_C2H_00_arid),
    .ULP_S_AXI_DATA_C2H_00_awid(ULP_S_AXI_DATA_C2H_00_awid),
    .ULP_S_AXI_DATA_C2H_00_bid(ULP_S_AXI_DATA_C2H_00_bid),
    .ULP_S_AXI_DATA_C2H_00_rid(ULP_S_AXI_DATA_C2H_00_rid),
    .PLP_S_AXI_DATA_H2C_00_arid(PLP_S_AXI_DATA_H2C_00_arid),
    .PLP_S_AXI_DATA_H2C_00_awid(PLP_S_AXI_DATA_H2C_00_awid),
    .PLP_S_AXI_DATA_H2C_00_bid(PLP_S_AXI_DATA_H2C_00_bid),
    .PLP_S_AXI_DATA_H2C_00_rid(PLP_S_AXI_DATA_H2C_00_rid),
    .PLP_S_AXI_DATA_H2C_01_arid(PLP_S_AXI_DATA_H2C_01_arid),
    .PLP_S_AXI_DATA_H2C_01_awid(PLP_S_AXI_DATA_H2C_01_awid),
    .PLP_S_AXI_DATA_H2C_01_bid(PLP_S_AXI_DATA_H2C_01_bid),
    .PLP_S_AXI_DATA_H2C_01_rid(PLP_S_AXI_DATA_H2C_01_rid),
    .PLP_S_AXI_DATA_H2C_02_arid(PLP_S_AXI_DATA_H2C_02_arid),
    .PLP_S_AXI_DATA_H2C_02_awid(PLP_S_AXI_DATA_H2C_02_awid),
    .PLP_S_AXI_DATA_H2C_02_bid(PLP_S_AXI_DATA_H2C_02_bid),
    .PLP_S_AXI_DATA_H2C_02_rid(PLP_S_AXI_DATA_H2C_02_rid),
    .PLP_S_AXI_DATA_H2C_03_arid(PLP_S_AXI_DATA_H2C_03_arid),
    .PLP_S_AXI_DATA_H2C_03_awid(PLP_S_AXI_DATA_H2C_03_awid),
    .PLP_S_AXI_DATA_H2C_03_bid(PLP_S_AXI_DATA_H2C_03_bid),
    .PLP_S_AXI_DATA_H2C_03_rid(PLP_S_AXI_DATA_H2C_03_rid),
    .ULP_S_AXI_DATA_U2S_00_arid(ULP_S_AXI_DATA_U2S_00_arid),
    .ULP_S_AXI_DATA_U2S_00_awid(ULP_S_AXI_DATA_U2S_00_awid),
    .ULP_S_AXI_DATA_U2S_00_bid(ULP_S_AXI_DATA_U2S_00_bid),
    .ULP_S_AXI_DATA_U2S_00_rid(ULP_S_AXI_DATA_U2S_00_rid)
  );
endmodule
