

================================================================
== Vivado HLS Report for 'selectionSort'
================================================================
* Date:           Thu Jul 15 19:33:08 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selectionSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  131327|    3|  131328|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1785|  131325|  7 ~ 515 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	8  / (operation_V_load)
2 --> 
	3  / (!exitcond1_i)
	9  / (exitcond1_i)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_15 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %3, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 4.04ns
ST_2: index_min [1/1] 0.00ns
.preheader:0  %index_min = phi i8 [ %i, %2 ], [ 0, %0 ]

ST_2: index_min_cast1 [1/1] 0.00ns
.preheader:1  %index_min_cast1 = zext i8 %index_min to i16

ST_2: exitcond1_i [1/1] 2.47ns
.preheader:2  %exitcond1_i = icmp eq i8 %index_min, -1

ST_2: empty [1/1] 0.00ns
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

ST_2: i [1/1] 1.67ns
.preheader:4  %i = add i8 %index_min, 1

ST_2: stg_24 [1/1] 1.57ns
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %1

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i8 %index_min to i64

ST_2: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_i

ST_2: min_2 [2/2] 2.71ns
:2  %min_2 = load i16* %A_addr_1, align 2


 <State 3>: 4.28ns
ST_3: min_2 [1/2] 2.71ns
:2  %min_2 = load i16* %A_addr_1, align 2

ST_3: stg_29 [1/1] 1.57ns
:3  br label %.backedge.i


 <State 4>: 4.62ns
ST_4: index_min1_i [1/1] 0.00ns
.backedge.i:0  %index_min1_i = phi i16 [ %index_min_cast1, %1 ], [ %j_i_index_min1_i, %.backedge.i.backedge ]

ST_4: min1_i [1/1] 0.00ns
.backedge.i:1  %min1_i = phi i16 [ %min_2, %1 ], [ %min_i_min1_i, %.backedge.i.backedge ]

ST_4: j_0_in_i [1/1] 0.00ns
.backedge.i:2  %j_0_in_i = phi i16 [ %index_min_cast1, %1 ], [ %index_min_2, %.backedge.i.backedge ]

ST_4: index_min_2 [1/1] 1.91ns
.backedge.i:3  %index_min_2 = add i16 %j_0_in_i, 1

ST_4: exitcond_i [1/1] 2.77ns
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

ST_4: empty_2 [1/1] 0.00ns
.backedge.i:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

ST_4: stg_36 [1/1] 0.00ns
.backedge.i:6  br i1 %exitcond_i, label %2, label %.backedge.i.backedge

ST_4: tmp_3_i [1/1] 0.00ns
.backedge.i.backedge:0  %tmp_3_i = sext i16 %index_min_2 to i64

ST_4: A_addr_3 [1/1] 0.00ns
.backedge.i.backedge:1  %A_addr_3 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_3_i

ST_4: min [2/2] 2.71ns
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

ST_4: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = sext i16 %index_min1_i to i64

ST_4: A_addr_2 [1/1] 0.00ns
:1  %A_addr_2 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1_i

ST_4: A_load_2 [2/2] 2.71ns
:2  %A_load_2 = load i16* %A_addr_2, align 2


 <State 5>: 6.85ns
ST_5: min [1/2] 2.71ns
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

ST_5: tmp_4_i [1/1] 2.77ns
.backedge.i.backedge:3  %tmp_4_i = icmp slt i16 %min, %min1_i

ST_5: j_i_index_min1_i [1/1] 1.37ns
.backedge.i.backedge:4  %j_i_index_min1_i = select i1 %tmp_4_i, i16 %index_min_2, i16 %index_min1_i

ST_5: min_i_min1_i [1/1] 1.37ns
.backedge.i.backedge:5  %min_i_min1_i = select i1 %tmp_4_i, i16 %min, i16 %min1_i

ST_5: stg_47 [1/1] 0.00ns
.backedge.i.backedge:6  br label %.backedge.i


 <State 6>: 5.42ns
ST_6: A_load_2 [1/2] 2.71ns
:2  %A_load_2 = load i16* %A_addr_2, align 2

ST_6: stg_49 [1/1] 2.71ns
:3  store i16 %A_load_2, i16* %A_addr_1, align 2


 <State 7>: 2.71ns
ST_7: stg_50 [1/1] 2.71ns
:4  store i16 %min_2, i16* %A_addr_2, align 2

ST_7: stg_51 [1/1] 0.00ns
:5  br label %.preheader


 <State 8>: 4.28ns
ST_8: A_load [1/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2

ST_8: stg_53 [1/1] 1.57ns
:3  br label %selectionAlgorithm.exit


 <State 9>: 0.00ns
ST_9: p_0 [1/1] 0.00ns
selectionAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader ]

ST_9: stg_55 [1/1] 0.00ns
selectionAlgorithm.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
