verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xshifter_8.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xcompare_11.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xboole_10.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xadder_9.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/seven_seg_13.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/dec_ctr_15.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/decoder_14.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_12.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xalu_1.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/stateCounter_7.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_seven_seg_4.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_dec_ctr_5.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_6.v"
verilog work "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v"
