vhdl xil_defaultlib  \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_0/sim/bd_9c5e_microblaze_I_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_1/sim/bd_9c5e_rst_0_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_2/sim/bd_9c5e_ilmb_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_3/sim/bd_9c5e_dlmb_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_4/sim/bd_9c5e_dlmb_cntlr_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_5/sim/bd_9c5e_ilmb_cntlr_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_7/sim/bd_9c5e_second_dlmb_cntlr_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_8/sim/bd_9c5e_second_ilmb_cntlr_0.vhd" \
"../../../../cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_10/sim/bd_9c5e_iomodule_0_0.vhd" \

# Do not sort compile order
nosort
