<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="5" Lut="10">
    <SubModule name="camera_PLL_inst"/>
    <SubModule name="camera_init" Register="34" Lut="74">
        <SubModule name="ov5640_init_table_raw_inst" Bsram="1"/>
        <SubModule name="i2c_control" Register="44" Lut="111">
            <SubModule name="i2c_bit_shift" Register="23" Lut="79"/>
        </SubModule>
    </SubModule>
    <SubModule name="DVP_Capture" Register="26" Lut="10"/>
    <SubModule name="isp_inst" Register="26" Lut="128">
        <SubModule name="dpc_inst" Register="20"/>
        <SubModule name="bnr_inst" Register="100" Alu="8" Lut="14">
            <SubModule name="linebuffer" Register="18" Lut="32">
                <SubModule name="u_ram" Bsram="1"/>
            </SubModule>
        </SubModule>
        <SubModule name="cfa_top_inst" Register="78" Alu="14" Lut="590" Ssram="130"/>
        <SubModule name="awb_top_inst" Register="174" Alu="138" Lut="132" MULTALU27X18="3">
            <SubModule name="div_core_inst" Register="135" Lut="99">
                <SubModule name="div_inst" Register="1474" Alu="602" Lut="133"/>
            </SubModule>
        </SubModule>
        <SubModule name="ccm_top_inst" Register="269" Alu="140" Lut="68">
            <SubModule name="lut_mul_instR" Bsram="1"/>
            <SubModule name="lut_mul_instG" Bsram="1"/>
            <SubModule name="lut_mul_instB" Bsram="3"/>
        </SubModule>
        <SubModule name="gma_top_inst" Register="52">
            <SubModule name="gamma_lut_inst" Lut="389"/>
        </SubModule>
        <SubModule name="enhance_module" Register="4">
            <SubModule name="finn_design_inst">
                <SubModule name="finn_design_i">
                    <SubModule name="ConvolutionInputGenerator_rtl_0">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="38" Alu="53" Lut="70">
                                <SubModule name="window_buffer_inst">
                                    <SubModule name="reg_buffer_inst_0" Register="72"/>
                                    <SubModule name="reg_buffer_inst_1" Register="48"/>
                                    <SubModule name="reg_buffer_inst_2" Register="48"/>
                                    <SubModule name="ram_buffer_inst_0" Register="16" Lut="29" Bsram="1"/>
                                    <SubModule name="ram_buffer_inst_1" Register="16" Lut="29" Bsram="1"/>
                                </SubModule>
                                <SubModule name="controller_inst" Register="20" Lut="32"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="FMPadding_rtl_0">
                        <SubModule name="inst">
                            <SubModule name="impl">
                                <SubModule name="padding" Register="69" Alu="16" Lut="45"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="MVAU_rtl_0">
                        <SubModule name="MVAU_rtl_0">
                            <SubModule name="inst">
                                <SubModule name="inst" Register="33" Lut="3">
                                    <SubModule name="activation_replay" Register="2" Lut="1"/>
                                    <SubModule name="blkDsp.core" Register="127" Alu="250" Lut="61">
                                        <SubModule name="genPipes[0].genSIMD[0].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[0].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[1].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[1].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[2].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[2].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[3].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[3].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[4].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[4].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[5].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[5].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[6].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[6].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[7].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[7].genDSP.dsp" MULTALU27X18="1"/>
                                        <SubModule name="genPipes[0].genSIMD[8].blkVectorize.[1].lut_x" Lut="2"/>
                                        <SubModule name="genPipes[0].genSIMD[8].genDSP.dsp" MULTALU27X18="1"/>
                                    </SubModule>
                                </SubModule>
                            </SubModule>
                        </SubModule>
                        <SubModule name="MVAU_rtl_0_wstrm">
                            <SubModule name="inst">
                                <SubModule name="core">
                                    <SubModule name="mem" Register="2" Lut="1"/>
                                </SubModule>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingDataWidthConverter_rtl_0">
                        <SubModule name="inst">
                            <SubModule name="impl">
                                <SubModule name="core" Register="365" Lut="226"/>
                            </SubModule>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingFIFO_rtl_0">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="51" Lut="29"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingFIFO_rtl_1">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="51" Lut="30"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingFIFO_rtl_2">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="435" Lut="222"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingFIFO_rtl_3">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="147" Lut="77"/>
                        </SubModule>
                    </SubModule>
                    <SubModule name="StreamingFIFO_rtl_4">
                        <SubModule name="inst">
                            <SubModule name="impl" Register="33"/>
                        </SubModule>
                    </SubModule>
                </SubModule>
            </SubModule>
            <SubModule name="enhance_proc_inst" Register="91" Alu="102" Lut="65" MULT12X12="3" MULT27X36="5"/>
        </SubModule>
    </SubModule>
    <SubModule name="ddr_PLL_inst"/>
    <SubModule name="ddr3_ctrl_2port">
        <SubModule name="fifo_ddr3_adapter" Register="155" Lut="274">
            <SubModule name="rd_data_fifo" Register="97" Alu="20" Lut="370" Bsram="8"/>
            <SubModule name="wr_data_fifo" Register="90" Alu="20" Lut="79" Bsram="8"/>
        </SubModule>
        <SubModule name="your_instance_name" Register="5597" Alu="207" Lut="3397" Bsram="24"/>
    </SubModule>
    <SubModule name="hdmi_PLL_inst"/>
    <SubModule name="u_Reset_Sync" Register="4" Alu="4" Lut="2"/>
    <SubModule name="disp_driver0" Lut="32">
        <SubModule name="video_timing_ctrl_inst0" Register="28" Lut="58"/>
    </SubModule>
    <SubModule name="dvi_tx_top_inst">
        <SubModule name="gen_enc[0].dvi_tx_tmds_enc_inst" Register="29" Alu="39" Lut="95"/>
        <SubModule name="gen_enc[0].dvi_tx_tmds_phy_inst" Register="1"/>
        <SubModule name="gen_enc[1].dvi_tx_tmds_enc_inst" Register="26" Alu="39" Lut="91"/>
        <SubModule name="gen_enc[1].dvi_tx_tmds_phy_inst"/>
        <SubModule name="gen_enc[2].dvi_tx_tmds_enc_inst" Register="26" Alu="39" Lut="91"/>
        <SubModule name="gen_enc[2].dvi_tx_tmds_phy_inst"/>
        <SubModule name="clock_phy"/>
    </SubModule>
</Module>
