{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481962218664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481962218674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 10:10:18 2016 " "Processing started: Sat Dec 17 10:10:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481962218674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962218674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962218674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481962219611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481962219612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apple.v(29) " "Verilog HDL information at apple.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481962236149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.v 1 1 " "Found 1 design units, including 1 entities, in source file apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Apple " "Found entity 1: Apple" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_apple.v 1 1 " "Found 1 design units, including 1 entities, in source file random_apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_apple " "Found entity 1: random_apple" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(7) " "Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481962236158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clks_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clks_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clks_Generator " "Found entity 1: Clks_Generator" {  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_body.v(17) " "Verilog HDL information at snake_body.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481962236165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/snake_body.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/snake_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_body " "Found entity 1: snake_body" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236166 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "collision.v(51) " "Verilog HDL warning at collision.v(51): extended using \"x\" or \"z\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481962236170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(57) " "Verilog HDL information at collision.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481962236170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(71) " "Verilog HDL information at collision.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481962236170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481962236171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236171 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/seven_segment_decoder.v " "Can't analyze file -- file output_files/seven_segment_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481962236177 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/view_score.v " "Can't analyze file -- file output_files/view_score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481962236182 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed collision.v(8) " "Verilog HDL Port Declaration warning at collision.v(8): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236183 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"xCount\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236183 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed collision.v(9) " "Verilog HDL Port Declaration warning at collision.v(9): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236183 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"yCount\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236184 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed snake_body.v(13) " "Verilog HDL Port Declaration warning at snake_body.v(13): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236184 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"xCount\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236184 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed snake_body.v(14) " "Verilog HDL Port Declaration warning at snake_body.v(14): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236185 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"yCount\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236185 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "size packed snake_body.v(3) " "Verilog HDL Port Declaration warning at snake_body.v(3): data type declaration for \"size\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 3 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236185 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "size snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"size\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236185 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed apple.v(11) " "Verilog HDL Port Declaration warning at apple.v(11): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236187 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"xCount\"" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236188 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed apple.v(12) " "Verilog HDL Port Declaration warning at apple.v(12): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481962236188 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"yCount\"" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481962236268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:col " "Elaborating entity \"collision\" for hierarchy \"collision:col\"" {  } { { "snake.v" "col" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(25) " "Verilog HDL assignment warning at collision.v(25): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236334 "|snake|collision:col"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(60) " "Verilog HDL assignment warning at collision.v(60): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236335 "|snake|collision:col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_body collision:col\|snake_body:snake " "Elaborating entity \"snake_body\" for hierarchy \"collision:col\|snake_body:snake\"" {  } { { "output_files/collision.v" "snake" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(32) " "Verilog HDL assignment warning at snake_body.v(32): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236406 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(33) " "Verilog HDL assignment warning at snake_body.v(33): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236407 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(34) " "Verilog HDL assignment warning at snake_body.v(34): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236407 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(35) " "Verilog HDL assignment warning at snake_body.v(35): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236407 "|snake|collision:col|snake_body:snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller collision:col\|snake_body:snake\|Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"collision:col\|snake_body:snake\|Controller:cont\"" {  } { { "output_files/snake_body.v" "cont" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236408 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction Controller.v(28) " "Verilog HDL Always Construct warning at Controller.v(28): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236412 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481962236412 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] Controller.v(16) " "Inferred latch for \"direction\[0\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236412 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] Controller.v(16) " "Inferred latch for \"direction\[1\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236412 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] Controller.v(16) " "Inferred latch for \"direction\[2\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236412 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apple collision:col\|Apple:app " "Elaborating entity \"Apple\" for hierarchy \"collision:col\|Apple:app\"" {  } { { "output_files/collision.v" "app" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236415 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "good_collision apple.v(16) " "Verilog HDL Always Construct warning at apple.v(16): variable \"good_collision\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236419 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(18) " "Verilog HDL Always Construct warning at apple.v(18): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236419 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(19) " "Verilog HDL Always Construct warning at apple.v(19): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236419 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start apple.v(21) " "Verilog HDL Always Construct warning at apple.v(21): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236419 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(23) " "Verilog HDL Always Construct warning at apple.v(23): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(24) " "Verilog HDL Always Construct warning at apple.v(24): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleX apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleX\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleY apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleY\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[0\] apple.v(21) " "Inferred latch for \"appleY\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[1\] apple.v(21) " "Inferred latch for \"appleY\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236420 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[2\] apple.v(21) " "Inferred latch for \"appleY\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[3\] apple.v(21) " "Inferred latch for \"appleY\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[4\] apple.v(21) " "Inferred latch for \"appleY\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[5\] apple.v(21) " "Inferred latch for \"appleY\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[6\] apple.v(21) " "Inferred latch for \"appleY\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[7\] apple.v(21) " "Inferred latch for \"appleY\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[8\] apple.v(21) " "Inferred latch for \"appleY\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[0\] apple.v(21) " "Inferred latch for \"appleX\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236421 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[1\] apple.v(21) " "Inferred latch for \"appleX\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[2\] apple.v(21) " "Inferred latch for \"appleX\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[3\] apple.v(21) " "Inferred latch for \"appleX\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[4\] apple.v(21) " "Inferred latch for \"appleX\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[5\] apple.v(21) " "Inferred latch for \"appleX\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[6\] apple.v(21) " "Inferred latch for \"appleX\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[7\] apple.v(21) " "Inferred latch for \"appleX\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[8\] apple.v(21) " "Inferred latch for \"appleX\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236422 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[9\] apple.v(21) " "Inferred latch for \"appleX\[9\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962236423 "|snake|collision:col|Apple:app"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_apple collision:col\|Apple:app\|random_apple:salem " "Elaborating entity \"random_apple\" for hierarchy \"collision:col\|Apple:app\|random_apple:salem\"" {  } { { "apple.v" "salem" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_apple.v(9) " "Verilog HDL assignment warning at random_apple.v(9): truncated value with size 32 to match size of target (10)" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236427 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random_apple.v(19) " "Verilog HDL assignment warning at random_apple.v(19): truncated value with size 32 to match size of target (9)" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236427 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "snake.v" "VGA" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(26) " "Verilog HDL assignment warning at VGA_Controller.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236432 "|snake|VGA_Controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(37) " "Verilog HDL assignment warning at VGA_Controller.v(37): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236433 "|snake|VGA_Controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clks_Generator Clks_Generator:CLKs " "Elaborating entity \"Clks_Generator\" for hierarchy \"Clks_Generator:CLKs\"" {  } { { "snake.v" "CLKs" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962236434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Clks_Generator.v(9) " "Verilog HDL assignment warning at Clks_Generator.v(9): truncated value with size 32 to match size of target (22)" {  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481962236455 "|snake|Clks_Generator:CLKs"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481962244885 "|snake|seg2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481962244885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481962245048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481962246640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.map.smsg " "Generated suppressed messages file E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962246715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481962246888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481962246888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2742 " "Implemented 2742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481962247038 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481962247038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2693 " "Implemented 2693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481962247038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481962247038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481962247054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 10:10:47 2016 " "Processing ended: Sat Dec 17 10:10:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481962247054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481962247054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481962247054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481962247054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1481962249006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481962249013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 10:10:48 2016 " "Processing started: Sat Dec 17 10:10:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481962249013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481962249013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481962249013 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481962249170 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1481962249171 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1481962249171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1481962249341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1481962249342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481962249384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481962249517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481962249518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481962250979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481962250996 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481962251346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481962251346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481962251374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481962251374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481962251374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5549 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481962251374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/faculty of engineering/installation/hardware/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481962251374 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481962251374 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481962251384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1481962256971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481962256978 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481962256979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1481962257069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1481962257072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1481962257074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node master_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1481962257710 ""}  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481962257710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clks_Generator:CLKs\|update  " "Automatically promoted node Clks_Generator:CLKs\|update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1481962257711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clks_Generator:CLKs\|update~0 " "Destination node Clks_Generator:CLKs\|update~0" {  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1481962257711 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1481962257711 ""}  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481962257711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clks_Generator:CLKs\|VGA_clk  " "Automatically promoted node Clks_Generator:CLKs\|VGA_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1481962257711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:col\|good_collision " "Destination node collision:col\|good_collision" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1481962257711 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_clk~output " "Destination node DAC_clk~output" {  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1481962257711 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1481962257711 ""}  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481962257711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collision:col\|Apple:app\|appleY\[1\]~0  " "Automatically promoted node collision:col\|Apple:app\|appleY\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1481962257712 ""}  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481962257712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481962259462 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481962259471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481962259472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481962259481 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481962259493 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481962259504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481962259504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481962259510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481962259862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1481962259870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481962259870 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481962261086 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1481962261099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481962267701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481962268736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481962268800 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481962278394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481962278394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481962279041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1481962285764 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481962285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1481962292438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481962292438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481962292442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481962292617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481962292641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481962293233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481962293234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481962293828 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481962295059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.fit.smsg " "Generated suppressed messages file E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481962296095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1354 " "Peak virtual memory: 1354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481962296662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 10:11:36 2016 " "Processing ended: Sat Dec 17 10:11:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481962296662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481962296662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481962296662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481962296662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481962298721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481962298730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 10:11:38 2016 " "Processing started: Sat Dec 17 10:11:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481962298730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481962298730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481962298730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1481962299569 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481962306820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481962307022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481962307588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 10:11:47 2016 " "Processing ended: Sat Dec 17 10:11:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481962307588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481962307588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481962307588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481962307588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481962308792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481962310513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481962310523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 10:11:49 2016 " "Processing started: Sat Dec 17 10:11:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481962310523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962310523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962310524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1481962310770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962311138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962311138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962311299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962311299 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clks_Generator:CLKs\|VGA_clk Clks_Generator:CLKs\|VGA_clk " "create_clock -period 1.000 -name Clks_Generator:CLKs\|VGA_clk Clks_Generator:CLKs\|VGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481962312744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481962312744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_clk master_clk " "create_clock -period 1.000 -name master_clk master_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481962312744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clks_Generator:CLKs\|update Clks_Generator:CLKs\|update " "create_clock -period 1.000 -name Clks_Generator:CLKs\|update Clks_Generator:CLKs\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481962312744 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312770 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1481962312771 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481962312786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481962312992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.021 " "Worst-case setup slack is -12.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.021            -292.420 Clks_Generator:CLKs\|VGA_clk  " "  -12.021            -292.420 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.869             -41.291 master_clk  " "   -3.869             -41.291 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866           -1653.809 Clks_Generator:CLKs\|update  " "   -3.866           -1653.809 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922             -29.675 start  " "   -1.922             -29.675 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962312994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962312994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 master_clk  " "    0.390               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Clks_Generator:CLKs\|update  " "    0.405               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.406               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 start  " "    1.065               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962313031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962313040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962313043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 master_clk  " "   -3.000             -35.125 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -687.475 Clks_Generator:CLKs\|update  " "   -1.285            -687.475 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -93.805 Clks_Generator:CLKs\|VGA_clk  " "   -1.285             -93.805 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962313052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962313052 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481962313322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962313375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962315598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962315922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481962316002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.980 " "Worst-case setup slack is -10.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.980            -261.353 Clks_Generator:CLKs\|VGA_clk  " "  -10.980            -261.353 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490             -35.015 master_clk  " "   -3.490             -35.015 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.482           -1460.096 Clks_Generator:CLKs\|update  " "   -3.482           -1460.096 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -26.979 start  " "   -1.750             -26.979 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 master_clk  " "    0.349               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clks_Generator:CLKs\|update  " "    0.354               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.356               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 start  " "    0.909               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 master_clk  " "   -3.000             -35.125 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -687.475 Clks_Generator:CLKs\|update  " "   -1.285            -687.475 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -93.805 Clks_Generator:CLKs\|VGA_clk  " "   -1.285             -93.805 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481962316456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481962316813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.453 " "Worst-case setup slack is -5.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.453            -118.309 Clks_Generator:CLKs\|VGA_clk  " "   -5.453            -118.309 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453            -570.957 Clks_Generator:CLKs\|update  " "   -1.453            -570.957 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435              -8.728 master_clk  " "   -1.435              -8.728 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -7.644 start  " "   -0.590              -7.644 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 master_clk  " "    0.180               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Clks_Generator:CLKs\|update  " "    0.182               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.183               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 start  " "    0.384               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.546 master_clk  " "   -3.000             -29.546 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -535.000 Clks_Generator:CLKs\|update  " "   -1.000            -535.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 Clks_Generator:CLKs\|VGA_clk  " "   -1.000             -73.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481962316918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962316918 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962318366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962318367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481962318571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 10:11:58 2016 " "Processing ended: Sat Dec 17 10:11:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481962318571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481962318571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481962318571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962318571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481962319462 ""}
