Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-6HK8KO8
Date:        Wed Oct 26 22:34:26 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro GateLevelGreaterThan_syn.prj
ProductType: synplify_pro




log file: "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srr"
Running: GateLevelGreaterThan_Implmnt in foreground

Running GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: compile (Compile) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:26 2022

Running: compile_flow (Compile Process) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:26 2022

Running: compiler (Compile Input) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:26 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srs

compiler completed
# Wed Oct 26 22:34:28 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:28 2022

multi_srs_gen completed
# Wed Oct 26 22:34:28 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srs
Complete: Compile Process on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: premap (Pre-mapping) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:28 2022

premap completed
# Wed Oct 26 22:34:28 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: map (Map) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:28 2022

Running: fpga_mapper (Map & Optimize) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:34:28 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srm

fpga_mapper completed with warnings
# Wed Oct 26 22:34:29 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
Complete: Logic Synthesis on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
New HDL Analyst: enabled
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srr"
Running: GateLevelGreaterThan_Implmnt in foreground

Running GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: compile (Compile) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:43 2022

Running: compile_flow (Compile Process) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:43 2022

Running: compiler (Compile Input) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:43 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srs

compiler completed
# Wed Oct 26 22:35:44 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:44 2022

multi_srs_gen completed
# Wed Oct 26 22:35:44 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srs
Complete: Compile Process on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: premap (Pre-mapping) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:44 2022

premap completed
# Wed Oct 26 22:35:45 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt

Running: map (Map) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:45 2022

Running: fpga_mapper (Map & Optimize) on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
# Wed Oct 26 22:35:45 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.srm

fpga_mapper completed with warnings
# Wed Oct 26 22:35:46 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
Complete: Logic Synthesis on GateLevelGreaterThan_syn|GateLevelGreaterThan_Implmnt
exit status=0
