Source Block: hdl/library/axi_dmac/axi_dmac_burst_memory.v@211:229@HdlStmProcess
  end else begin
    src_id_next = src_id;
  end
end

always @(posedge src_clk) begin
  if (src_reset == 1'b1) begin
    src_id <= 'h00;
    src_id_reduced_msb <= 1'b0;
  end else begin
    src_id <= src_id_next;
    src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];
  end
end

always @(posedge src_clk) begin
  if (src_reset == 1'b1 || src_last_beat == 1'b1) begin
    src_beat_counter <= 'h00;
  end else if (src_beat == 1'b1) begin

Diff Content:
- 216 always @(posedge src_clk) begin
- 217   if (src_reset == 1'b1) begin
- 218     src_id <= 'h00;
- 219     src_id_reduced_msb <= 1'b0;
- 220   end else begin
- 221     src_id <= src_id_next;
- 222     src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];
- 223   end
- 224 end
+ 224   assign src_beat = src_mem_data_valid;
+ 224   assign src_last_beat = src_beat & src_mem_data_last;
+ 224   assign src_waddr = {src_id_reduced,src_beat_counter};

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_burst_memory.v@221:237
    src_id <= src_id_next;
    src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];
  end
end

always @(posedge src_clk) begin
  if (src_reset == 1'b1 || src_last_beat == 1'b1) begin
    src_beat_counter <= 'h00;
  end else if (src_beat == 1'b1) begin
    src_beat_counter <= src_beat_counter + 1'b1;
  end
end

always @(posedge src_clk) begin
  if (src_last_beat == 1'b1) begin
    burst_len_mem[src_id_reduced] <= src_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN];
  end

