# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-17.10"
module \simple_generate
  attribute \src "dut.sv:12.9-13.25"
  wire $0\y[0:0]
  attribute \src "dut.sv:12.9-13.25"
  wire $0\y[1:1]
  attribute \src "dut.sv:12.9-13.25"
  wire $0\y[2:2]
  attribute \src "dut.sv:12.9-13.25"
  wire $0\y[3:3]
  attribute \src "dut.sv:11.22-11.33"
  wire $and$dut.sv:11$1_Y
  attribute \src "dut.sv:11.22-11.33"
  wire $and$dut.sv:11$3_Y
  attribute \src "dut.sv:11.22-11.33"
  wire $and$dut.sv:11$5_Y
  attribute \src "dut.sv:11.22-11.33"
  wire $and$dut.sv:11$7_Y
  attribute \src "dut.sv:4.13-4.14"
  wire width 4 input 2 \a
  attribute \src "dut.sv:4.16-4.17"
  wire width 4 input 3 \b
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:10.14-10.17"
  wire \gen_loop[0].tmp
  attribute \src "dut.sv:10.14-10.17"
  wire \gen_loop[1].tmp
  attribute \src "dut.sv:10.14-10.17"
  wire \gen_loop[2].tmp
  attribute \src "dut.sv:10.14-10.17"
  wire \gen_loop[3].tmp
  attribute \src "dut.sv:5.18-5.19"
  wire width 4 output 4 \y
  attribute \src "dut.sv:11.22-11.33"
  cell $and $and$dut.sv:11$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $and$dut.sv:11$1_Y
  end
  attribute \src "dut.sv:11.22-11.33"
  cell $and $and$dut.sv:11$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $and$dut.sv:11$3_Y
  end
  attribute \src "dut.sv:11.22-11.33"
  cell $and $and$dut.sv:11$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $and$dut.sv:11$5_Y
  end
  attribute \src "dut.sv:11.22-11.33"
  cell $and $and$dut.sv:11$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $and$dut.sv:11$7_Y
  end
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$2
    assign { } { }
    assign $0\y[0:0] \gen_loop[0].tmp
    sync posedge \clk
      update \y [0] $0\y[0:0]
  end
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$4
    assign { } { }
    assign $0\y[1:1] \gen_loop[1].tmp
    sync posedge \clk
      update \y [1] $0\y[1:1]
  end
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$6
    assign { } { }
    assign $0\y[2:2] \gen_loop[2].tmp
    sync posedge \clk
      update \y [2] $0\y[2:2]
  end
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$8
    assign { } { }
    assign $0\y[3:3] \gen_loop[3].tmp
    sync posedge \clk
      update \y [3] $0\y[3:3]
  end
  connect \gen_loop[0].tmp $and$dut.sv:11$1_Y
  connect \gen_loop[1].tmp $and$dut.sv:11$3_Y
  connect \gen_loop[2].tmp $and$dut.sv:11$5_Y
  connect \gen_loop[3].tmp $and$dut.sv:11$7_Y
end
