m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Earealimitedcompression
Z0 w1581191564
Z1 DPx4 work 18 image_data_package 0 22 ciWi9DVQ7SN]Uz0kOcD_E0
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Simulation
Z6 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/AreaLimitedCompression.vhd
Z7 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/AreaLimitedCompression.vhd
l0
L8
V7L]kjUn_I^GBmXJD2m^JH2
!s100 fP`jY9cUC6nMnT6l0m1k?3
Z8 OV;C;10.5b;63
32
Z9 !s110 1581191573
!i10b 1
Z10 !s108 1581191573.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/AreaLimitedCompression.vhd|
Z12 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/AreaLimitedCompression.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
R4
DEx4 work 22 arealimitedcompression 0 22 7L]kjUn_I^GBmXJD2m^JH2
l54
L34
VCUU9zNiYW0<kHHk;V?j:Y1
!s100 O;f4NH2X`?gC_^`VLAk=U0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Pimage_data_package
R2
R3
R4
R0
R5
8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Image_Data_Package.vhd
FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Image_Data_Package.vhd
l0
L7
VciWi9DVQ7SN]Uz0kOcD_E0
!s100 NTX;_h??4cVh`;3Az9XVQ0
R8
32
R9
!i10b 1
R10
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Image_Data_Package.vhd|
!s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Image_Data_Package.vhd|
!i113 1
R13
R14
Etb_sim_arlicomp
Z15 w1581191567
R2
R3
R4
R5
Z16 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Sim_ArLiComp.vhd
Z17 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Sim_ArLiComp.vhd
l0
L7
VQbcS_`HlZE=F2d7JMZJzm2
!s100 QD0@REAhZkD6RO2=Z:>]>2
R8
32
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Sim_ArLiComp.vhd|
Z19 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Object_Recogition/Generated/Sim_ArLiComp.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
R4
DEx4 work 15 tb_sim_arlicomp 0 22 QbcS_`HlZE=F2d7JMZJzm2
l47
L10
VUG_3hZ]Yl4jWjf_d==:TA3
!s100 aEPmo9Q02_OOcoOV9@Hbj1
R8
32
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
