$date
	Sun Nov 11 18:43:39 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module board $end
$var wire 1 ! clock $end
$var wire 4 " count [3:0] $end
$var wire 1 # eSeg $end
$scope module counter $end
$var wire 1 ! clock $end
$var reg 4 $ ctr [3:0] $end
$upscope $end
$scope module clockGen $end
$var reg 1 % clock $end
$upscope $end
$scope module disp $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 # eSeg $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 - p4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z-
x,
z+
z*
1)
0(
0'
0&
x%
b1 $
z#
b1 "
x!
$end
#1
1,
1-
1+
1*
#2
0#
#5
0)
1(
b10 $
b10 "
1%
1!
#6
0*
0,
#7
1#
#50
0%
0!
#100
1)
b11 $
b11 "
1%
1!
#101
1*
1,
#102
0#
#150
0%
0!
#200
0)
0(
1'
b100 $
b100 "
1%
1!
#250
0%
0!
#300
1)
b101 $
b101 "
1%
1!
#350
0%
0!
#400
0)
1(
b110 $
b110 "
1%
1!
#401
0*
#402
1#
#450
0%
0!
#500
1)
b111 $
b111 "
1%
1!
#501
1*
#502
0#
#550
0%
0!
#600
0)
0(
0'
1&
b1000 $
b1000 "
1%
1!
#601
0,
#602
1#
#650
0%
0!
#700
1)
b1001 $
b1001 "
1%
1!
#701
1,
#702
0#
#750
0%
0!
#800
0)
1(
b1010 $
b1010 "
1%
1!
#801
0*
0,
0-
#802
1#
#850
0%
0!
#900
1)
b1011 $
b1011 "
1%
1!
#901
1*
1,
#950
0%
0!
#1000
0)
0(
1'
b1100 $
b1100 "
1%
1!
