{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729012635042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729012635042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:47:14 2024 " "Processing started: Tue Oct 15 20:47:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729012635042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729012635042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Test -c ALU_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Test -c ALU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729012635042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729012635338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniALU-MiniALU_behave " "Found design unit 1: MiniALU-MiniALU_behave" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635905 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniALU " "Found entity 1: MiniALU" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPR-INPR_behave " "Found design unit 1: INPR-INPR_behave" {  } { { "INPR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/INPR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635921 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPR " "Found entity 1: INPR" {  } { { "INPR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/INPR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AC_16-AC_16_behave " "Found design unit 1: AC_16-AC_16_behave" {  } { { "AC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/AC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635936 ""} { "Info" "ISGN_ENTITY_NAME" "1 AC_16 " "Found entity 1: AC_16" {  } { { "AC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/AC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR_16-DR_16_behave " "Found design unit 1: DR_16-DR_16_behave" {  } { { "DR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/DR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635947 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR_16 " "Found entity 1: DR_16" {  } { { "DR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/DR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 E-E_behave " "Found design unit 1: E-E_behave" {  } { { "E.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/E.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635953 ""} { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "E.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/E.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Clock_Controll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Clock_Controll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERTER-CONVERTER_Behave " "Found design unit 1: CONVERTER-CONVERTER_Behave" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp_CA-Disp_CA_Behave " "Found design unit 1: Disp_CA-Disp_CA_Behave" {  } { { "Dispvhd.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Dispvhd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp_CA " "Found entity 1: Disp_CA" {  } { { "Dispvhd.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Dispvhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Test-ALU_Test_Behave " "Found design unit 1: ALU_Test-ALU_Test_Behave" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Test " "Found entity 1: ALU_Test" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012635969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Test " "Elaborating entity \"ALU_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729012636084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC_H ALU_Test.vhd(158) " "VHDL Process Statement warning at ALU_Test.vhd(158): signal \"AC_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636100 "|ALU_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC_L ALU_Test.vhd(158) " "VHDL Process Statement warning at ALU_Test.vhd(158): signal \"AC_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636100 "|ALU_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR_H ALU_Test.vhd(159) " "VHDL Process Statement warning at ALU_Test.vhd(159): signal \"DR_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636100 "|ALU_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR_L ALU_Test.vhd(159) " "VHDL Process Statement warning at ALU_Test.vhd(159): signal \"DR_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636100 "|ALU_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:CC1 " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:CC1\"" {  } { { "ALU_Test.vhd" "CC1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636100 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Clock_Controll.vhd(18) " "VHDL Process Statement warning at Clock_Controll.vhd(18): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Clock_Controll.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636162 "|ALU_Test|Clock_controll_50MHZ_T_50HZ:CC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Controll.vhd(19) " "VHDL Process Statement warning at Clock_Controll.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Clock_Controll.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636162 "|ALU_Test|Clock_controll_50MHZ_T_50HZ:CC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_16 AC_16:R1 " "Elaborating entity \"AC_16\" for hierarchy \"AC_16:R1\"" {  } { { "ALU_Test.vhd" "R1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_AC AC.vhd(32) " "VHDL Process Statement warning at AC.vhd(32): signal \"S_AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/AC.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636178 "|ALU_Test|AC_16:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_16 DR_16:R2 " "Elaborating entity \"DR_16\" for hierarchy \"DR_16:R2\"" {  } { { "ALU_Test.vhd" "R2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_DR DR.vhd(31) " "VHDL Process Statement warning at DR.vhd(31): signal \"S_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/DR.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729012636193 "|ALU_Test|DR_16:R2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPR INPR:R3 " "Elaborating entity \"INPR\" for hierarchy \"INPR:R3\"" {  } { { "ALU_Test.vhd" "R3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E E:D1 " "Elaborating entity \"E\" for hierarchy \"E:D1\"" {  } { { "ALU_Test.vhd" "D1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiniALU MiniALU:AA1 " "Elaborating entity \"MiniALU\" for hierarchy \"MiniALU:AA1\"" {  } { { "ALU_Test.vhd" "AA1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636240 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_ALu ALU.vhd(23) " "VHDL Process Statement warning at ALU.vhd(23): inferring latch(es) for signal or variable \"S_ALu\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(23) " "VHDL Process Statement warning at ALU.vhd(23): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(23) " "Inferred latch for \"Cout\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[0\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[0\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[1\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[1\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[2\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[2\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[3\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[3\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[4\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[4\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[5\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[5\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[6\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[6\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[7\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[7\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[8\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[8\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[9\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[9\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[10\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[10\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[11\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[11\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[12\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[12\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[13\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[13\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[14\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[14\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[15\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[15\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[16\] ALU.vhd(23) " "Inferred latch for \"S_ALu\[16\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729012636256 "|ALU_Test|MiniALU:AA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:CO1 " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:CO1\"" {  } { { "ALU_Test.vhd" "CO1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_CA Disp_CA:DI1 " "Elaborating entity \"Disp_CA\" for hierarchy \"Disp_CA:DI1\"" {  } { { "ALU_Test.vhd" "DI1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012636271 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Div2\"" {  } { { "Converter.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Mod3\"" {  } { { "Converter.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Div3\"" {  } { { "Converter.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CO1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CO1\|Mod4\"" {  } { { "Converter.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637726 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1729012637726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CO1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:CO1\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CO1\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:CO1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637793 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729012637793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012637840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012637840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012637907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012637907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012637938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012637938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CO1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:CO1\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012637985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CO1\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:CO1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729012637985 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729012637985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012638032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012638032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012638063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012638063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729012638094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729012638094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[0\] " "Latch MiniALU:AA1\|S_ALu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal Sel\[2\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638438 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[1\] " "Latch MiniALU:AA1\|S_ALu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638438 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[2\] " "Latch MiniALU:AA1\|S_ALu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638438 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[3\] " "Latch MiniALU:AA1\|S_ALu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|Cout " "Latch MiniALU:AA1\|Cout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[16\] " "Latch MiniALU:AA1\|S_ALu\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[15\] " "Latch MiniALU:AA1\|S_ALu\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[4\] " "Latch MiniALU:AA1\|S_ALu\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[5\] " "Latch MiniALU:AA1\|S_ALu\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[6\] " "Latch MiniALU:AA1\|S_ALu\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[7\] " "Latch MiniALU:AA1\|S_ALu\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[14\] " "Latch MiniALU:AA1\|S_ALu\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[13\] " "Latch MiniALU:AA1\|S_ALu\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[8\] " "Latch MiniALU:AA1\|S_ALu\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[9\] " "Latch MiniALU:AA1\|S_ALu\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[10\] " "Latch MiniALU:AA1\|S_ALu\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[11\] " "Latch MiniALU:AA1\|S_ALu\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MiniALU:AA1\|S_ALu\[12\] " "Latch MiniALU:AA1\|S_ALu\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel\[1\]" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729012638454 ""}  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729012638454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729012640021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729012640633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012640633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPd " "No output dependent on input pin \"INPd\"" {  } { { "ALU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/ALU Test/ALU_Test.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729012640822 "|ALU_Test|INPd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729012640822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2062 " "Implemented 2062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729012640822 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729012640822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2012 " "Implemented 2012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729012640822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729012640822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729012640861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:47:20 2024 " "Processing ended: Tue Oct 15 20:47:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729012640861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729012640861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729012640861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729012640861 ""}
