

================================================================
== Vivado HLS Report for 'owcpa_keypair'
================================================================
* Date:           Mon Aug 24 20:10:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+---------+---------+---------+
        |                              |                   |      Latency      |      Interval     | Pipeline|
        |           Instance           |       Module      |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------+-------------------+---------+---------+---------+---------+---------+
        |grp_sample_fixed_type_fu_351  |sample_fixed_type  |        ?|        ?|        ?|        ?|   none  |
        |grp_poly_S3_inv_fu_358        |poly_S3_inv        |  9422619|  9422619|  9422619|  9422619|   none  |
        |grp_poly_R2_inv_fu_364        |poly_R2_inv        |  8382739|  8382739|  8382739|  8382739|   none  |
        |grp_poly_Sq_tobytes_1_fu_370  |poly_Sq_tobytes_1  |     1531|     1531|     1531|     1531|   none  |
        |grp_poly_Sq_tobytes_fu_377    |poly_Sq_tobytes    |     1531|     1531|     1531|     1531|   none  |
        |grp_poly_S3_tobytes_fu_384    |poly_S3_tobytes    |      513|      513|      513|      513|   none  |
        |grp_poly_Rq_mul_fu_394        |poly_Rq_mul        |     3564|  1554996|     3564|  1554996|   none  |
        +------------------------------+-------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1524|  1524|         3|          -|          -|   508|    no    |
        |- Loop 2  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 3  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 4  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 5  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 6  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 7  |  1018|  1018|         2|          -|          -|   509|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     465|
|FIFO             |        -|      -|       -|       -|
|Instance         |       11|      8|    3097|   10145|
|Memory           |        9|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1272|
|Register         |        -|      -|     256|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       20|      8|    3353|   11882|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      1|       1|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------+-------------------+---------+-------+-----+------+
    |grp_poly_R2_inv_fu_364        |poly_R2_inv        |        3|      2|  857|  2458|
    |grp_poly_Rq_mul_fu_394        |poly_Rq_mul        |        0|      2|  156|   324|
    |grp_poly_S3_inv_fu_358        |poly_S3_inv        |        4|      4|  951|  2768|
    |grp_poly_S3_tobytes_fu_384    |poly_S3_tobytes    |        0|      0|   93|   414|
    |grp_poly_Sq_tobytes_fu_377    |poly_Sq_tobytes    |        1|      0|  124|   803|
    |grp_poly_Sq_tobytes_1_fu_370  |poly_Sq_tobytes_1  |        1|      0|  124|   820|
    |grp_sample_fixed_type_fu_351  |sample_fixed_type  |        2|      0|  792|  2558|
    +------------------------------+-------------------+---------+-------+-----+------+
    |Total                         |                   |       11|      8| 3097| 10145|
    +------------------------------+-------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |ai2_coeffs_U  |owcpa_keypair_ai2_coeffs  |        1|  0|   0|   509|   16|     1|         8144|
    |x1_coeffs_U   |owcpa_keypair_x1_coeffs   |        1|  0|   0|   509|   16|     1|         8144|
    |x2_coeffs_U   |owcpa_keypair_x2_coeffs   |        1|  0|   0|   509|   16|     1|         8144|
    |x3_coeffs_U   |owcpa_keypair_x3_coeffs   |        1|  0|   0|   509|   16|     1|         8144|
    |b_coeffs_U    |poly_S3_inv_b_coeffs      |        1|  0|   0|   509|   16|     1|         8144|
    |c_coeffs_U    |poly_S3_inv_b_coeffs      |        1|  0|   0|   509|   16|     1|         8144|
    |s_coeffs_U    |poly_S3_inv_b_coeffs      |        1|  0|   0|   509|   16|     1|         8144|
    |x4_coeffs_U   |poly_S3_inv_b_coeffs      |        1|  0|   0|   509|   16|     1|         8144|
    |x5_coeffs_U   |poly_S3_inv_b_coeffs      |        1|  0|   0|   509|   16|     1|         8144|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                          |        9|  0|   0|  4581|  144|     9|        73296|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |fold1_i_i_i_cast_fu_487_p2        |     +    |      0|  0|  10|           2|           2|
    |fold2_i_i_i_cast_fu_527_p2        |     +    |      0|  0|  10|           2|           2|
    |grp_fu_401_p2                     |     +    |      0|  0|  23|          16|           2|
    |i_33_fu_414_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_34_fu_610_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_35_fu_672_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_36_fu_734_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_37_fu_772_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_38_fu_804_p2                    |     +    |      0|  0|  16|           9|           1|
    |i_39_fu_821_p2                    |     +    |      0|  0|  16|           9|           1|
    |r_1_fu_497_p2                     |     +    |      0|  0|  13|           4|           4|
    |r_2_fu_537_p2                     |     +    |      0|  0|  12|           3|           3|
    |r_fu_453_p2                       |     +    |      0|  0|  15|           5|           5|
    |t_fu_543_p2                       |     +    |      0|  0|  12|           3|           3|
    |tmp_88_fu_447_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_116_i1_cast_fu_693_p2         |     -    |      0|  0|  18|           1|          11|
    |tmp_116_i_cast_fu_631_p2          |     -    |      0|  0|  18|           1|          11|
    |tmp_218_fu_751_p2                 |     -    |      0|  0|  23|          16|          16|
    |tmp_i4_fu_832_p2                  |     -    |      0|  0|  23|          16|          16|
    |tmp_i5_cast_fu_787_p2             |     -    |      0|  0|  18|           1|          11|
    |tmp_365_i_i_i_fu_564_p2           |    and   |      0|  0|   3|           3|           3|
    |tmp_367_i_i_i_fu_587_p2           |    and   |      0|  0|   3|           3|           3|
    |exitcond1_i_fu_766_p2             |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_fu_728_p2                |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i2_fu_815_p2             |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i6_fu_666_p2             |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i7_fu_798_p2             |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i_fu_604_p2              |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i_i_fu_408_p2            |   icmp   |      0|  0|  13|           9|           4|
    |ap_block_state53_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_641_p2                  |    or    |      0|  0|  11|          11|          11|
    |tmp_61_fu_703_p2                  |    or    |      0|  0|  11|          11|          11|
    |c_cast_fu_556_p3                  |  select  |      0|  0|   2|           1|           2|
    |tmp_366_i_i_i_cast_c_fu_579_p3    |  select  |      0|  0|   2|           1|           2|
    |not_tmp_72_i_i_i_fu_573_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp_368_i_i_i_fu_597_p2           |    xor   |      0|  0|  16|          16|          16|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 465|         249|         171|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ai2_coeffs_address0                     |   15|          3|    9|         27|
    |ai2_coeffs_ce0                          |   15|          3|    1|          3|
    |ai2_coeffs_we0                          |    9|          2|    2|          4|
    |ap_NS_fsm                               |  249|         58|    1|         58|
    |b_coeffs_address0                       |   15|          3|    9|         27|
    |b_coeffs_ce0                            |   15|          3|    1|          3|
    |c_coeffs_address0                       |   27|          5|    9|         45|
    |c_coeffs_ce0                            |   21|          4|    1|          4|
    |c_coeffs_d0                             |   15|          3|   16|         48|
    |c_coeffs_we0                            |   15|          3|    1|          3|
    |grp_poly_Rq_mul_fu_394_a_coeffs_q0      |   33|          6|   16|         96|
    |grp_poly_Rq_mul_fu_394_b_coeffs_q0      |   33|          6|   16|         96|
    |grp_poly_Rq_mul_fu_394_r_coeffs_q0      |   33|          6|   16|         96|
    |grp_poly_S3_tobytes_fu_384_a_coeffs_q0  |   15|          3|   16|         48|
    |grp_poly_S3_tobytes_fu_384_a_coeffs_q1  |   15|          3|   16|         48|
    |grp_poly_S3_tobytes_fu_384_msg_offset   |   15|          3|    9|         27|
    |i_1_i_reg_329                           |    9|          2|    9|         18|
    |i_i1_reg_318                            |    9|          2|    9|         18|
    |i_i2_reg_340                            |    9|          2|    9|         18|
    |i_i5_reg_296                            |    9|          2|    9|         18|
    |i_i_i_reg_274                           |    9|          2|    9|         18|
    |i_i_reg_285                             |    9|          2|    9|         18|
    |i_reg_307                               |    9|          2|    9|         18|
    |s_coeffs_address0                       |   21|          4|    9|         36|
    |s_coeffs_ce0                            |   21|          4|    1|          4|
    |s_coeffs_we0                            |    9|          2|    1|          2|
    |seed_address0                           |   15|          3|   12|         36|
    |seed_ce0                                |   15|          3|    1|          3|
    |seed_ce1                                |    9|          2|    1|          2|
    |sk_address0                             |   15|          3|   10|         30|
    |sk_ce0                                  |   15|          3|    1|          3|
    |sk_ce1                                  |    9|          2|    1|          2|
    |sk_d0                                   |   15|          3|    8|         24|
    |sk_we0                                  |   15|          3|    1|          3|
    |sk_we1                                  |    9|          2|    1|          2|
    |x1_coeffs_address0                      |   41|          8|    9|         72|
    |x1_coeffs_ce0                           |   27|          5|    1|          5|
    |x1_coeffs_ce1                           |    9|          2|    1|          2|
    |x1_coeffs_d0                            |   21|          4|   16|         64|
    |x2_coeffs_address0                      |   33|          6|    9|         54|
    |x2_coeffs_address1                      |   15|          3|    9|         27|
    |x2_coeffs_ce0                           |   33|          6|    1|          6|
    |x2_coeffs_ce1                           |   15|          3|    1|          3|
    |x2_coeffs_d0                            |   15|          3|   16|         48|
    |x2_coeffs_we0                           |   15|          3|    2|          6|
    |x2_coeffs_we1                           |    9|          2|    2|          4|
    |x3_coeffs_address0                      |   50|         11|    9|         99|
    |x3_coeffs_address1                      |   15|          3|    9|         27|
    |x3_coeffs_ce0                           |   38|          7|    1|          7|
    |x3_coeffs_d0                            |   21|          4|   16|         64|
    |x3_coeffs_we0                           |   21|          4|    1|          4|
    |x4_coeffs_address0                      |   27|          5|    9|         45|
    |x4_coeffs_ce0                           |   27|          5|    1|          5|
    |x4_coeffs_d0                            |   15|          3|   16|         48|
    |x4_coeffs_we0                           |   15|          3|    1|          3|
    |x5_coeffs_address0                      |   15|          3|    9|         27|
    |x5_coeffs_ce0                           |   15|          3|    1|          3|
    |x5_coeffs_we0                           |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 1272|        260|  390|       1531|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  57|   0|   57|          0|
    |f_coeffs_addr_2_reg_879                    |   9|   0|    9|          0|
    |grp_poly_R2_inv_fu_364_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_Rq_mul_fu_394_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_S3_inv_fu_358_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_S3_tobytes_fu_384_ap_start_reg    |   1|   0|    1|          0|
    |grp_poly_Sq_tobytes_1_fu_370_ap_start_reg  |   1|   0|    1|          0|
    |grp_poly_Sq_tobytes_fu_377_ap_start_reg    |   1|   0|    1|          0|
    |grp_sample_fixed_type_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |h_coeffs_addr_4_reg_969                    |   9|   0|    9|          0|
    |h_coeffs_addr_reg_892                      |   9|   0|    9|          0|
    |i_1_i_reg_329                              |   9|   0|    9|          0|
    |i_33_reg_850                               |   9|   0|    9|          0|
    |i_34_reg_874                               |   9|   0|    9|          0|
    |i_35_reg_887                               |   9|   0|    9|          0|
    |i_36_reg_900                               |   9|   0|    9|          0|
    |i_37_reg_918                               |   9|   0|    9|          0|
    |i_38_reg_936                               |   9|   0|    9|          0|
    |i_39_reg_964                               |   9|   0|    9|          0|
    |i_i1_reg_318                               |   9|   0|    9|          0|
    |i_i2_reg_340                               |   9|   0|    9|          0|
    |i_i5_reg_296                               |   9|   0|    9|          0|
    |i_i_i_reg_274                              |   9|   0|    9|          0|
    |i_i_reg_285                                |   9|   0|    9|          0|
    |i_reg_307                                  |   9|   0|    9|          0|
    |r_2_reg_865                                |   3|   0|    3|          0|
    |tmp_310_i_reg_941                          |   9|   0|   64|         55|
    |tmp_i3_reg_923                             |   9|   0|   64|         55|
    |tmp_i_i_reg_855                            |   9|   0|   64|         55|
    |tmp_s_reg_905                              |   9|   0|   64|         55|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 256|   0|  476|        220|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | owcpa_keypair | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | owcpa_keypair | return value |
|ap_start       |  in |    1| ap_ctrl_hs | owcpa_keypair | return value |
|ap_done        | out |    1| ap_ctrl_hs | owcpa_keypair | return value |
|ap_idle        | out |    1| ap_ctrl_hs | owcpa_keypair | return value |
|ap_ready       | out |    1| ap_ctrl_hs | owcpa_keypair | return value |
|pk_address0    | out |   10|  ap_memory |       pk      |     array    |
|pk_ce0         | out |    1|  ap_memory |       pk      |     array    |
|pk_we0         | out |    1|  ap_memory |       pk      |     array    |
|pk_d0          | out |    8|  ap_memory |       pk      |     array    |
|pk_address1    | out |   10|  ap_memory |       pk      |     array    |
|pk_ce1         | out |    1|  ap_memory |       pk      |     array    |
|pk_we1         | out |    1|  ap_memory |       pk      |     array    |
|pk_d1          | out |    8|  ap_memory |       pk      |     array    |
|sk_address0    | out |   10|  ap_memory |       sk      |     array    |
|sk_ce0         | out |    1|  ap_memory |       sk      |     array    |
|sk_we0         | out |    1|  ap_memory |       sk      |     array    |
|sk_d0          | out |    8|  ap_memory |       sk      |     array    |
|sk_address1    | out |   10|  ap_memory |       sk      |     array    |
|sk_ce1         | out |    1|  ap_memory |       sk      |     array    |
|sk_we1         | out |    1|  ap_memory |       sk      |     array    |
|sk_d1          | out |    8|  ap_memory |       sk      |     array    |
|seed_address0  | out |   12|  ap_memory |      seed     |     array    |
|seed_ce0       | out |    1|  ap_memory |      seed     |     array    |
|seed_q0        |  in |    8|  ap_memory |      seed     |     array    |
|seed_address1  | out |   12|  ap_memory |      seed     |     array    |
|seed_ce1       | out |    1|  ap_memory |      seed     |     array    |
|seed_q1        |  in |    8|  ap_memory |      seed     |     array    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i_i)
	5  / (exitcond_i_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond_i)
	13  / (exitcond_i)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond_i6)
	15  / (exitcond_i6)
14 --> 
	13  / true
15 --> 
	16  / (!exitcond)
	17  / (exitcond)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond1_i)
	22  / (exitcond1_i)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i7)
	24  / (exitcond_i7)
23 --> 
	22  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (!exitcond_i2)
	53  / (exitcond_i2)
52 --> 
	51  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 58 [1/1] (2.77ns)   --->   "%b_coeffs = alloca [509 x i16], align 2" [poly.c:288->poly.c:320->owcpa.c:94]   --->   Operation 58 'alloca' 'b_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 59 [1/1] (2.77ns)   --->   "%c_coeffs = alloca [509 x i16], align 2" [poly.c:288->poly.c:320->owcpa.c:94]   --->   Operation 59 'alloca' 'c_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 60 [1/1] (2.77ns)   --->   "%s_coeffs = alloca [509 x i16], align 2" [poly.c:289->poly.c:320->owcpa.c:94]   --->   Operation 60 'alloca' 's_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 61 [1/1] (2.77ns)   --->   "%ai2_coeffs = alloca [509 x i16], align 2"   --->   Operation 61 'alloca' 'ai2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %ai2_coeffs)"   --->   Operation 62 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.77ns)   --->   "%x1_coeffs = alloca [509 x i16], align 2" [owcpa.c:62]   --->   Operation 63 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 64 [1/1] (2.77ns)   --->   "%x2_coeffs = alloca [509 x i16], align 2" [owcpa.c:62]   --->   Operation 64 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %x2_coeffs)"   --->   Operation 65 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.77ns)   --->   "%x3_coeffs = alloca [509 x i16], align 2" [owcpa.c:62]   --->   Operation 66 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 67 [1/1] (2.77ns)   --->   "%x4_coeffs = alloca [509 x i16], align 2" [owcpa.c:62]   --->   Operation 67 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 68 [1/1] (2.77ns)   --->   "%x5_coeffs = alloca [509 x i16], align 2" [owcpa.c:62]   --->   Operation 68 'alloca' 'x5_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 69 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_i_i = phi i9 [ 0, %0 ], [ %i_33, %2 ]"   --->   Operation 70 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.34ns)   --->   "%exitcond_i_i = icmp eq i9 %i_i_i, -4" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 71 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%i_33 = add i9 %i_i_i, 1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 73 'add' 'i_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %sample_fg.exit, label %2" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i9 %i_i_i to i64" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 75 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [2413 x i8]* %seed, i64 0, i64 %tmp_i_i" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 76 'getelementptr' 'seed_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 77 'load' 'seed_load' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%f_coeffs_addr = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 508" [sample.c:37->sample.c:12->owcpa.c:69]   --->   Operation 78 'getelementptr' 'f_coeffs_addr' <Predicate = (exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.77ns)   --->   "store i16 0, i16* %f_coeffs_addr, align 2" [sample.c:37->sample.c:12->owcpa.c:69]   --->   Operation 79 'store' <Predicate = (exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 80 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 80 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %seed_load to i4" [poly.c:5->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 81 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %seed_load, i32 4, i32 7)" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 82 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_359_i_i_i_cast = zext i4 %tmp_87 to i5" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 83 'zext' 'tmp_359_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_360_i_i_i_cast = zext i4 %tmp to i5" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 84 'zext' 'tmp_360_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.49ns)   --->   "%tmp_88 = add i4 %tmp_87, %tmp" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 85 'add' 'tmp_88' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_360_i_i_i_cast, %tmp_359_i_i_i_cast" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 86 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_89 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 87 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_361_i_i_i_cast = zext i3 %tmp_89 to i4" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 88 'zext' 'tmp_361_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_318 = trunc i8 %seed_load to i2" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 89 'trunc' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_50 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %seed_load, i32 4, i32 5)" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 90 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.20ns)   --->   "%fold1_i_i_i_cast = add i2 %tmp_50, %tmp_318" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 91 'add' 'fold1_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_362_i_i_i_cast = zext i2 %fold1_i_i_i_cast to i4" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 92 'zext' 'tmp_362_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_362_i_i_i_cast, %tmp_361_i_i_i_cast" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 93 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_90 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 94 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_363_i_i_i_cast = zext i2 %tmp_90 to i3" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 95 'zext' 'tmp_363_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_88, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 96 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.20ns)   --->   "%fold2_i_i_i_cast = add i2 %fold1_i_i_i_cast, %tmp_51" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 97 'add' 'fold2_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_364_i_i_i_cast = zext i2 %fold2_i_i_i_cast to i3" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 98 'zext' 'tmp_364_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_364_i_i_i_cast, %tmp_363_i_i_i_cast" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 99 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 100 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 100 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 101 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%c_cast = select i1 %tmp_319, i3 -1, i3 0" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 102 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%tmp_365_i_i_i = and i3 %r_2, %c_cast" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 103 'and' 'tmp_365_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%tmp_365_i_i_i_cast = zext i3 %tmp_365_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 104 'zext' 'tmp_365_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%not_tmp_72_i_i_i = xor i1 %tmp_319, true" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 105 'xor' 'not_tmp_72_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%tmp_366_i_i_i_cast_c = select i1 %not_tmp_72_i_i_i, i3 -1, i3 0" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 106 'select' 'tmp_366_i_i_i_cast_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%tmp_367_i_i_i = and i3 %t, %tmp_366_i_i_i_cast_c" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 107 'and' 'tmp_367_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_368_i_i_i)   --->   "%tmp_367_i_i_i_cast = sext i3 %tmp_367_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 108 'sext' 'tmp_367_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_368_i_i_i = xor i16 %tmp_365_i_i_i_cast, %tmp_367_i_i_i_cast" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 109 'xor' 'tmp_368_i_i_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%f_coeffs_addr_1 = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 %tmp_i_i" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 110 'getelementptr' 'f_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.77ns)   --->   "store i16 %tmp_368_i_i_i, i16* %f_coeffs_addr_1, align 2" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([509 x i16]* %x3_coeffs, [2413 x i8]* %seed)" [sample.c:13->owcpa.c:69]   --->   Operation 113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_inv([509 x i16]* %x2_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:71]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([509 x i16]* %x3_coeffs, [2413 x i8]* %seed)" [sample.c:13->owcpa.c:69]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_inv([509 x i16]* %x2_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:71]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 117 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([935 x i8]* %sk, i9 0, [509 x i16]* %x1_coeffs)" [owcpa.c:72]   --->   Operation 117 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([935 x i8]* %sk, i9 0, [509 x i16]* %x1_coeffs)" [owcpa.c:72]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 119 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([935 x i8]* %sk, i9 102, [509 x i16]* %x2_coeffs)" [owcpa.c:73]   --->   Operation 119 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.35>
ST_10 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([935 x i8]* %sk, i9 102, [509 x i16]* %x2_coeffs)" [owcpa.c:73]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 121 [1/1] (1.35ns)   --->   "br label %3" [poly.c:25->owcpa.c:76]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %sample_fg.exit ], [ %i_34, %4 ]"   --->   Operation 122 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -3" [poly.c:25->owcpa.c:76]   --->   Operation 123 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.73ns)   --->   "%i_34 = add i9 %i_i, 1" [poly.c:25->owcpa.c:76]   --->   Operation 125 'add' 'i_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit.preheader, label %4" [poly.c:25->owcpa.c:76]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_i = zext i9 %i_i to i64" [poly.c:26->owcpa.c:76]   --->   Operation 127 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%f_coeffs_addr_2 = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:76]   --->   Operation 128 'getelementptr' 'f_coeffs_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (2.77ns)   --->   "%f_coeffs_load = load i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 129 'load' 'f_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_11 : Operation 130 [1/1] (1.35ns)   --->   "br label %poly_Z3_to_Zq.exit" [poly.c:25->owcpa.c:77]   --->   Operation 130 'br' <Predicate = (exitcond_i)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 8.14>
ST_12 : Operation 131 [1/2] (2.77ns)   --->   "%f_coeffs_load = load i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 131 'load' 'f_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %f_coeffs_load, i32 1, i32 11)" [poly.c:26->owcpa.c:76]   --->   Operation 132 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.76ns)   --->   "%tmp_116_i_cast = sub i11 0, %tmp_55" [poly.c:26->owcpa.c:76]   --->   Operation 133 'sub' 'tmp_116_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_320 = trunc i16 %f_coeffs_load to i11" [poly.c:26->owcpa.c:76]   --->   Operation 134 'trunc' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.83ns)   --->   "%tmp_57 = or i11 %tmp_320, %tmp_116_i_cast" [poly.c:26->owcpa.c:76]   --->   Operation 135 'or' 'tmp_57' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %f_coeffs_load, i32 11, i32 15)" [poly.c:26->owcpa.c:76]   --->   Operation 136 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_118_i = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_58, i11 %tmp_57)" [poly.c:26->owcpa.c:76]   --->   Operation 137 'bitconcatenate' 'tmp_118_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (2.77ns)   --->   "store i16 %tmp_118_i, i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "br label %3" [poly.c:25->owcpa.c:76]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%i_i5 = phi i9 [ %i_35, %5 ], [ 0, %poly_Z3_to_Zq.exit.preheader ]"   --->   Operation 140 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.34ns)   --->   "%exitcond_i6 = icmp eq i9 %i_i5, -3" [poly.c:25->owcpa.c:77]   --->   Operation 141 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 142 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.73ns)   --->   "%i_35 = add i9 %i_i5, 1" [poly.c:25->owcpa.c:77]   --->   Operation 143 'add' 'i_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %poly_Z3_to_Zq.exit15.preheader, label %5" [poly.c:25->owcpa.c:77]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i9 %i_i5 to i64" [poly.c:26->owcpa.c:77]   --->   Operation 145 'zext' 'tmp_i7' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%h_coeffs_addr = getelementptr [509 x i16]* %x3_coeffs, i64 0, i64 %tmp_i7" [poly.c:26->owcpa.c:77]   --->   Operation 146 'getelementptr' 'h_coeffs_addr' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_13 : Operation 147 [2/2] (2.77ns)   --->   "%h_coeffs_load = load i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 147 'load' 'h_coeffs_load' <Predicate = (!exitcond_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 148 [1/1] (1.35ns)   --->   "br label %poly_Z3_to_Zq.exit15" [owcpa.c:88]   --->   Operation 148 'br' <Predicate = (exitcond_i6)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 8.14>
ST_14 : Operation 149 [1/2] (2.77ns)   --->   "%h_coeffs_load = load i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 149 'load' 'h_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %h_coeffs_load, i32 1, i32 11)" [poly.c:26->owcpa.c:77]   --->   Operation 150 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.76ns)   --->   "%tmp_116_i1_cast = sub i11 0, %tmp_59" [poly.c:26->owcpa.c:77]   --->   Operation 151 'sub' 'tmp_116_i1_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_321 = trunc i16 %h_coeffs_load to i11" [poly.c:26->owcpa.c:77]   --->   Operation 152 'trunc' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.83ns)   --->   "%tmp_61 = or i11 %tmp_321, %tmp_116_i1_cast" [poly.c:26->owcpa.c:77]   --->   Operation 153 'or' 'tmp_61' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %h_coeffs_load, i32 11, i32 15)" [poly.c:26->owcpa.c:77]   --->   Operation 154 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_118_i1 = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_62, i11 %tmp_61)" [poly.c:26->owcpa.c:77]   --->   Operation 155 'bitconcatenate' 'tmp_118_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (2.77ns)   --->   "store i16 %tmp_118_i1, i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "br label %poly_Z3_to_Zq.exit" [poly.c:25->owcpa.c:77]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.90>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%i = phi i9 [ %i_36, %6 ], [ 0, %poly_Z3_to_Zq.exit15.preheader ]"   --->   Operation 158 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i, -3" [owcpa.c:88]   --->   Operation 159 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 160 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.73ns)   --->   "%i_36 = add i9 %i, 1" [owcpa.c:88]   --->   Operation 161 'add' 'i_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [owcpa.c:88]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %i to i64" [owcpa.c:89]   --->   Operation 163 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%h_coeffs_addr_1 = getelementptr [509 x i16]* %x3_coeffs, i64 0, i64 %tmp_s" [owcpa.c:89]   --->   Operation 164 'getelementptr' 'h_coeffs_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 165 [2/2] (2.77ns)   --->   "%h_coeffs_load_1 = load i16* %h_coeffs_addr_1, align 2" [owcpa.c:89]   --->   Operation 165 'load' 'h_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_15 : Operation 166 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x2_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:92]   --->   Operation 166 'call' <Predicate = (exitcond)> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 7.38>
ST_16 : Operation 167 [1/2] (2.77ns)   --->   "%h_coeffs_load_1 = load i16* %h_coeffs_addr_1, align 2" [owcpa.c:89]   --->   Operation 167 'load' 'h_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_218)   --->   "%tmp_322 = shl i16 %h_coeffs_load_1, 2" [owcpa.c:89]   --->   Operation 168 'shl' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_218 = sub i16 %tmp_322, %h_coeffs_load_1" [owcpa.c:89]   --->   Operation 169 'sub' 'tmp_218' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_323 = trunc i16 %tmp_218 to i11" [owcpa.c:89]   --->   Operation 170 'trunc' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_354_cast = zext i11 %tmp_323 to i16" [owcpa.c:89]   --->   Operation 171 'zext' 'tmp_354_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%G_coeffs_addr = getelementptr [509 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:89]   --->   Operation 172 'getelementptr' 'G_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %G_coeffs_addr, i16 %tmp_354_cast, i2 -1)" [owcpa.c:89]   --->   Operation 173 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "br label %poly_Z3_to_Zq.exit15" [owcpa.c:88]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 11> <Delay = 0.00>
ST_17 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x2_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:92]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 176 [2/2] (0.00ns)   --->   "call fastcc void @poly_R2_inv([509 x i16]* %ai2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [poly.c:319->owcpa.c:94]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 1.35>
ST_19 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @poly_R2_inv([509 x i16]* %ai2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [poly.c:319->owcpa.c:94]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 178 [1/1] (1.35ns)   --->   "br label %8" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.35>

State 20 <SV = 14> <Delay = 2.77>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%i_i1 = phi i9 [ 0, %7 ], [ %i_37, %9 ]"   --->   Operation 179 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.34ns)   --->   "%exitcond1_i = icmp eq i9 %i_i1, -3" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 180 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.73ns)   --->   "%i_37 = add i9 %i_i1, 1" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 182 'add' 'i_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader.i.preheader, label %9" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i9 %i_i1 to i64" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 184 'zext' 'tmp_i3' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%h_coeffs_addr_2 = getelementptr [509 x i16]* %x3_coeffs, i64 0, i64 %tmp_i3" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 185 'getelementptr' 'h_coeffs_addr_2' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_20 : Operation 186 [2/2] (2.77ns)   --->   "%h_coeffs_load_2 = load i16* %h_coeffs_addr_2, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 186 'load' 'h_coeffs_load_2' <Predicate = (!exitcond1_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_20 : Operation 187 [1/1] (1.35ns)   --->   "br label %.preheader.i" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 187 'br' <Predicate = (exitcond1_i)> <Delay = 1.35>

State 21 <SV = 15> <Delay = 7.30>
ST_21 : Operation 188 [1/2] (2.77ns)   --->   "%h_coeffs_load_2 = load i16* %h_coeffs_addr_2, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 188 'load' 'h_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_324 = trunc i16 %h_coeffs_load_2 to i11" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 189 'trunc' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (1.76ns)   --->   "%tmp_i5_cast = sub i11 0, %tmp_324" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 190 'sub' 'tmp_i5_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_305_i_cast = zext i11 %tmp_i5_cast to i16" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 191 'zext' 'tmp_305_i_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_i3" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 192 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (2.77ns)   --->   "store i16 %tmp_305_i_cast, i16* %b_coeffs_addr, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "br label %8" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 15> <Delay = 2.90>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%i_1_i = phi i9 [ %i_38, %10 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 195 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (1.34ns)   --->   "%exitcond_i7 = icmp eq i9 %i_1_i, -3" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 196 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (1.73ns)   --->   "%i_38 = add i9 %i_1_i, 1" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 198 'add' 'i_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %poly_R2_inv_to_Rq_inv.exit, label %10" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_310_i = zext i9 %i_1_i to i64" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 200 'zext' 'tmp_310_i' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%ai2_coeffs_addr = getelementptr [509 x i16]* %ai2_coeffs, i64 0, i64 %tmp_310_i" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 201 'getelementptr' 'ai2_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_22 : Operation 202 [2/2] (2.77ns)   --->   "%ai2_coeffs_load = load i16* %ai2_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 202 'load' 'ai2_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 203 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:299->poly.c:320->owcpa.c:94]   --->   Operation 203 'call' <Predicate = (exitcond_i7)> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 16> <Delay = 5.54>
ST_23 : Operation 204 [1/2] (2.77ns)   --->   "%ai2_coeffs_load = load i16* %ai2_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 204 'load' 'ai2_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%invGf_coeffs_addr = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_310_i" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 205 'getelementptr' 'invGf_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (2.77ns)   --->   "store i16 %ai2_coeffs_load, i16* %invGf_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader.i" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 16> <Delay = 0.00>
ST_24 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:299->poly.c:320->owcpa.c:94]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 2.77>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 0" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 209 'getelementptr' 'c_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 210 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 26 <SV = 18> <Delay = 7.38>
ST_26 : Operation 211 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 211 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_26 : Operation 212 [1/1] (1.84ns)   --->   "%tmp_306_i = add i16 %c_coeffs_load, 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 212 'add' 'tmp_306_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (2.77ns)   --->   "store i16 %tmp_306_i, i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 27 <SV = 19> <Delay = 2.90>
ST_27 : Operation 214 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %s_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs) nounwind" [poly.c:301->poly.c:320->owcpa.c:94]   --->   Operation 214 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 215 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %s_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs) nounwind" [poly.c:301->poly.c:320->owcpa.c:94]   --->   Operation 215 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 2.90>
ST_29 : Operation 216 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:303->poly.c:320->owcpa.c:94]   --->   Operation 216 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 22> <Delay = 0.00>
ST_30 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:303->poly.c:320->owcpa.c:94]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 2.77>
ST_31 : Operation 218 [2/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 218 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 32 <SV = 24> <Delay = 7.38>
ST_32 : Operation 219 [1/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 219 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_32 : Operation 220 [1/1] (1.84ns)   --->   "%tmp_307_i = add i16 %c_coeffs_load_1, 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 220 'add' 'tmp_307_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 221 [1/1] (2.77ns)   --->   "store i16 %tmp_307_i, i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 221 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 33 <SV = 25> <Delay = 2.90>
ST_33 : Operation 222 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs) nounwind" [poly.c:305->poly.c:320->owcpa.c:94]   --->   Operation 222 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 26> <Delay = 0.00>
ST_34 : Operation 223 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs) nounwind" [poly.c:305->poly.c:320->owcpa.c:94]   --->   Operation 223 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 27> <Delay = 2.90>
ST_35 : Operation 224 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:307->poly.c:320->owcpa.c:94]   --->   Operation 224 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 28> <Delay = 0.00>
ST_36 : Operation 225 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:307->poly.c:320->owcpa.c:94]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 29> <Delay = 2.77>
ST_37 : Operation 226 [2/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 226 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 38 <SV = 30> <Delay = 7.38>
ST_38 : Operation 227 [1/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 227 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_38 : Operation 228 [1/1] (1.84ns)   --->   "%tmp_308_i = add i16 %c_coeffs_load_2, 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 228 'add' 'tmp_308_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (2.77ns)   --->   "store i16 %tmp_308_i, i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 229 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 39 <SV = 31> <Delay = 2.90>
ST_39 : Operation 230 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %s_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs) nounwind" [poly.c:309->poly.c:320->owcpa.c:94]   --->   Operation 230 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 32> <Delay = 0.00>
ST_40 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %s_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %x4_coeffs) nounwind" [poly.c:309->poly.c:320->owcpa.c:94]   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 33> <Delay = 2.90>
ST_41 : Operation 232 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:311->poly.c:320->owcpa.c:94]   --->   Operation 232 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 34> <Delay = 0.00>
ST_42 : Operation 233 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs, [509 x i16]* %b_coeffs) nounwind" [poly.c:311->poly.c:320->owcpa.c:94]   --->   Operation 233 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 35> <Delay = 2.77>
ST_43 : Operation 234 [2/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 234 'load' 'c_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 44 <SV = 36> <Delay = 7.38>
ST_44 : Operation 235 [1/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 235 'load' 'c_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_44 : Operation 236 [1/1] (1.84ns)   --->   "%tmp_309_i = add i16 %c_coeffs_load_3, 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 236 'add' 'tmp_309_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 237 [1/1] (2.77ns)   --->   "store i16 %tmp_309_i, i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 45 <SV = 37> <Delay = 2.90>
ST_45 : Operation 238 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs) nounwind" [poly.c:313->poly.c:320->owcpa.c:94]   --->   Operation 238 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 38> <Delay = 0.00>
ST_46 : Operation 239 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %c_coeffs, [509 x i16]* %s_coeffs) nounwind" [poly.c:313->poly.c:320->owcpa.c:94]   --->   Operation 239 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 39> <Delay = 2.90>
ST_47 : Operation 240 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x5_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:96]   --->   Operation 240 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 40> <Delay = 0.00>
ST_48 : Operation 241 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x5_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %x1_coeffs) nounwind" [owcpa.c:96]   --->   Operation 241 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 41> <Delay = 2.90>
ST_49 : Operation 242 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x5_coeffs, [509 x i16]* %x1_coeffs) nounwind" [poly.c:55->owcpa.c:97]   --->   Operation 242 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 42> <Delay = 1.35>
ST_50 : Operation 243 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x5_coeffs, [509 x i16]* %x1_coeffs) nounwind" [poly.c:55->owcpa.c:97]   --->   Operation 243 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 244 [1/1] (0.00ns)   --->   "%h_coeffs_addr_3 = getelementptr [509 x i16]* %x3_coeffs, i64 0, i64 508" [poly.c:57->owcpa.c:97]   --->   Operation 244 'getelementptr' 'h_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 245 [1/1] (1.35ns)   --->   "br label %11" [poly.c:56->owcpa.c:97]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.35>

State 51 <SV = 43> <Delay = 2.90>
ST_51 : Operation 246 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ 0, %poly_R2_inv_to_Rq_inv.exit ], [ %i_39, %12 ]"   --->   Operation 246 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 247 [1/1] (1.34ns)   --->   "%exitcond_i2 = icmp eq i9 %i_i2, -3" [poly.c:56->owcpa.c:97]   --->   Operation 247 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 248 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 248 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 249 [1/1] (1.73ns)   --->   "%i_39 = add i9 %i_i2, 1" [poly.c:56->owcpa.c:97]   --->   Operation 249 'add' 'i_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %poly_Sq_mul.exit, label %12" [poly.c:56->owcpa.c:97]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i9 %i_i2 to i64" [poly.c:57->owcpa.c:97]   --->   Operation 251 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_51 : Operation 252 [1/1] (0.00ns)   --->   "%h_coeffs_addr_4 = getelementptr [509 x i16]* %x3_coeffs, i64 0, i64 %tmp_i2" [poly.c:57->owcpa.c:97]   --->   Operation 252 'getelementptr' 'h_coeffs_addr_4' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_51 : Operation 253 [2/2] (2.77ns)   --->   "%h_coeffs_load_3 = load i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 253 'load' 'h_coeffs_load_3' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_51 : Operation 254 [2/2] (2.77ns)   --->   "%h_coeffs_load_4 = load i16* %h_coeffs_addr_3, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 254 'load' 'h_coeffs_load_4' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_51 : Operation 255 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_tobytes.1([935 x i8]* %sk, [509 x i16]* %x3_coeffs)" [owcpa.c:98]   --->   Operation 255 'call' <Predicate = (exitcond_i2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 256 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x5_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:100]   --->   Operation 256 'call' <Predicate = (exitcond_i2)> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 44> <Delay = 7.38>
ST_52 : Operation 257 [1/2] (2.77ns)   --->   "%h_coeffs_load_3 = load i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 257 'load' 'h_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_52 : Operation 258 [1/2] (2.77ns)   --->   "%h_coeffs_load_4 = load i16* %h_coeffs_addr_3, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 258 'load' 'h_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_52 : Operation 259 [1/1] (1.84ns)   --->   "%tmp_i4 = sub i16 %h_coeffs_load_3, %h_coeffs_load_4" [poly.c:57->owcpa.c:97]   --->   Operation 259 'sub' 'tmp_i4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_325 = trunc i16 %tmp_i4 to i11" [poly.c:57->owcpa.c:97]   --->   Operation 260 'trunc' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_222_i_cast = zext i11 %tmp_325 to i16" [poly.c:57->owcpa.c:97]   --->   Operation 261 'zext' 'tmp_222_i_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 262 [1/1] (2.77ns)   --->   "store i16 %tmp_222_i_cast, i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_52 : Operation 263 [1/1] (0.00ns)   --->   "br label %11" [poly.c:56->owcpa.c:97]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 44> <Delay = 0.00>
ST_53 : Operation 264 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_tobytes.1([935 x i8]* %sk, [509 x i16]* %x3_coeffs)" [owcpa.c:98]   --->   Operation 264 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 265 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x5_coeffs, [509 x i16]* %x4_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:100]   --->   Operation 265 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 45> <Delay = 2.90>
ST_54 : Operation 266 [2/2] (2.90ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x5_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:101]   --->   Operation 266 'call' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 46> <Delay = 0.00>
ST_55 : Operation 267 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x5_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:101]   --->   Operation 267 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 47> <Delay = 0.00>
ST_56 : Operation 268 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_tobytes([699 x i8]* %pk, [509 x i16]* %x3_coeffs)" [packq.c:82->owcpa.c:102]   --->   Operation 268 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 48> <Delay = 0.00>
ST_57 : Operation 269 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_tobytes([699 x i8]* %pk, [509 x i16]* %x3_coeffs)" [packq.c:82->owcpa.c:102]   --->   Operation 269 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 270 [1/1] (0.00ns)   --->   "ret void" [owcpa.c:103]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_coeffs             (alloca                ) [ 0011111111111111111111111111111111111111111000000000000000]
c_coeffs             (alloca                ) [ 0011111111111111111111111111111111111111111111100000000000]
s_coeffs             (alloca                ) [ 0011111111111111111111111111111111111111111111100000000000]
ai2_coeffs           (alloca                ) [ 0011111111111111111111110000000000000000000000000000000000]
StgValue_62          (specbramwithbyteenable) [ 0000000000000000000000000000000000000000000000000000000000]
x1_coeffs            (alloca                ) [ 0011111111111111111111111111111111111111111111111110000000]
x2_coeffs            (alloca                ) [ 0011111111111111111111111111111111111111111111111111111100]
StgValue_65          (specbramwithbyteenable) [ 0000000000000000000000000000000000000000000000000000000000]
x3_coeffs            (alloca                ) [ 0011111111111111111111111111111111111111111111111111111111]
x4_coeffs            (alloca                ) [ 0011111111111111111111111111111111111111111111111111110000]
x5_coeffs            (alloca                ) [ 0011111111111111111111111111111111111111111111111111111100]
StgValue_69          (br                    ) [ 0111100000000000000000000000000000000000000000000000000000]
i_i_i                (phi                   ) [ 0010000000000000000000000000000000000000000000000000000000]
exitcond_i_i         (icmp                  ) [ 0011100000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_33                 (add                   ) [ 0111100000000000000000000000000000000000000000000000000000]
StgValue_74          (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i_i              (zext                  ) [ 0001100000000000000000000000000000000000000000000000000000]
seed_addr            (getelementptr         ) [ 0001000000000000000000000000000000000000000000000000000000]
f_coeffs_addr        (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_79          (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
seed_load            (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp                  (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_87               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_359_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_360_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_88               (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
r                    (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_89               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_361_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_318              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_50               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
fold1_i_i_i_cast     (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_362_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
r_1                  (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_90               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_363_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_51               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
fold2_i_i_i_cast     (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_364_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
r_2                  (add                   ) [ 0000100000000000000000000000000000000000000000000000000000]
t                    (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_319              (bitselect             ) [ 0000000000000000000000000000000000000000000000000000000000]
c_cast               (select                ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_365_i_i_i        (and                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_365_i_i_i_cast   (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
not_tmp_72_i_i_i     (xor                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_366_i_i_i_cast_c (select                ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_367_i_i_i        (and                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_367_i_i_i_cast   (sext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_368_i_i_i        (xor                   ) [ 0000000000000000000000000000000000000000000000000000000000]
f_coeffs_addr_1      (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_111         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_112         (br                    ) [ 0111100000000000000000000000000000000000000000000000000000]
StgValue_115         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_116         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_118         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_120         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_121         (br                    ) [ 0000000000111000000000000000000000000000000000000000000000]
i_i                  (phi                   ) [ 0000000000010000000000000000000000000000000000000000000000]
exitcond_i           (icmp                  ) [ 0000000000011000000000000000000000000000000000000000000000]
empty_76             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_34                 (add                   ) [ 0000000000111000000000000000000000000000000000000000000000]
StgValue_126         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i                (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
f_coeffs_addr_2      (getelementptr         ) [ 0000000000001000000000000000000000000000000000000000000000]
StgValue_130         (br                    ) [ 0000000000011110000000000000000000000000000000000000000000]
f_coeffs_load        (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_55               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_116_i_cast       (sub                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_320              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_57               (or                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_58               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_118_i            (bitconcatenate        ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_138         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_139         (br                    ) [ 0000000000111000000000000000000000000000000000000000000000]
i_i5                 (phi                   ) [ 0000000000000100000000000000000000000000000000000000000000]
exitcond_i6          (icmp                  ) [ 0000000000000110000000000000000000000000000000000000000000]
empty_77             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_35                 (add                   ) [ 0000000000010110000000000000000000000000000000000000000000]
StgValue_144         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i7               (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
h_coeffs_addr        (getelementptr         ) [ 0000000000000010000000000000000000000000000000000000000000]
StgValue_148         (br                    ) [ 0000000000000111100000000000000000000000000000000000000000]
h_coeffs_load        (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_59               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_116_i1_cast      (sub                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_321              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_61               (or                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_62               (partselect            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_118_i1           (bitconcatenate        ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_156         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_157         (br                    ) [ 0000000000010110000000000000000000000000000000000000000000]
i                    (phi                   ) [ 0000000000000001000000000000000000000000000000000000000000]
exitcond             (icmp                  ) [ 0000000000000001100000000000000000000000000000000000000000]
empty_78             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_36                 (add                   ) [ 0000000000000101100000000000000000000000000000000000000000]
StgValue_162         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_s                (zext                  ) [ 0000000000000000100000000000000000000000000000000000000000]
h_coeffs_addr_1      (getelementptr         ) [ 0000000000000000100000000000000000000000000000000000000000]
h_coeffs_load_1      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_322              (shl                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_218              (sub                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_323              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_354_cast         (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
G_coeffs_addr        (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_173         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_174         (br                    ) [ 0000000000000101100000000000000000000000000000000000000000]
StgValue_175         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_177         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_178         (br                    ) [ 0000000000000000000111000000000000000000000000000000000000]
i_i1                 (phi                   ) [ 0000000000000000000010000000000000000000000000000000000000]
exitcond1_i          (icmp                  ) [ 0000000000000000000011000000000000000000000000000000000000]
empty_79             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_37                 (add                   ) [ 0000000000000000000111000000000000000000000000000000000000]
StgValue_183         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i3               (zext                  ) [ 0000000000000000000001000000000000000000000000000000000000]
h_coeffs_addr_2      (getelementptr         ) [ 0000000000000000000001000000000000000000000000000000000000]
StgValue_187         (br                    ) [ 0000000000000000000011110000000000000000000000000000000000]
h_coeffs_load_2      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_324              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i5_cast          (sub                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_305_i_cast       (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
b_coeffs_addr        (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_193         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_194         (br                    ) [ 0000000000000000000111000000000000000000000000000000000000]
i_1_i                (phi                   ) [ 0000000000000000000000100000000000000000000000000000000000]
exitcond_i7          (icmp                  ) [ 0000000000000000000000110000000000000000000000000000000000]
empty_80             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_38                 (add                   ) [ 0000000000000000000010110000000000000000000000000000000000]
StgValue_199         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_310_i            (zext                  ) [ 0000000000000000000000010000000000000000000000000000000000]
ai2_coeffs_addr      (getelementptr         ) [ 0000000000000000000000010000000000000000000000000000000000]
ai2_coeffs_load      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
invGf_coeffs_addr    (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_206         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_207         (br                    ) [ 0000000000000000000010110000000000000000000000000000000000]
StgValue_208         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
c_coeffs_addr        (getelementptr         ) [ 0000000000000000000000000011111111111111111110000000000000]
c_coeffs_load        (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_306_i            (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_213         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_215         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_217         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
c_coeffs_load_1      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_307_i            (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_221         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_223         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_225         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
c_coeffs_load_2      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_308_i            (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_229         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_231         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_233         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
c_coeffs_load_3      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_309_i            (add                   ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_237         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_239         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_241         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_243         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
h_coeffs_addr_3      (getelementptr         ) [ 0000000000000000000000000000000000000000000000000001100000]
StgValue_245         (br                    ) [ 0000000000000000000000000000000000000000000000000011100000]
i_i2                 (phi                   ) [ 0000000000000000000000000000000000000000000000000001000000]
exitcond_i2          (icmp                  ) [ 0000000000000000000000000000000000000000000000000001100000]
empty_81             (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000000000000]
i_39                 (add                   ) [ 0000000000000000000000000000000000000000000000000011100000]
StgValue_250         (br                    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i2               (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
h_coeffs_addr_4      (getelementptr         ) [ 0000000000000000000000000000000000000000000000000000100000]
h_coeffs_load_3      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
h_coeffs_load_4      (load                  ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_i4               (sub                   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_325              (trunc                 ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_222_i_cast       (zext                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_262         (store                 ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_263         (br                    ) [ 0000000000000000000000000000000000000000000000000011100000]
StgValue_264         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_265         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_267         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_269         (call                  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_270         (ret                   ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seed">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_fixed_type"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_inv"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_mul"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_R2_inv"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_tobytes.1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_tobytes"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="b_coeffs_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_coeffs/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_coeffs_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_coeffs/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="s_coeffs_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_coeffs/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ai2_coeffs_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ai2_coeffs/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x1_coeffs_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_coeffs/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x2_coeffs_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_coeffs/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x3_coeffs_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x3_coeffs/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x4_coeffs_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x4_coeffs/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x5_coeffs_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x5_coeffs/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="seed_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="f_coeffs_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_79/2 StgValue_111/4 f_coeffs_load/11 StgValue_138/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="f_coeffs_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="2"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_coeffs_addr_1/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="f_coeffs_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_coeffs_addr_2/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="h_coeffs_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_coeffs_addr/13 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="1"/>
<pin id="270" dir="0" index="4" bw="9" slack="0"/>
<pin id="271" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="0"/>
<pin id="273" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="h_coeffs_load/13 StgValue_156/14 h_coeffs_load_1/15 h_coeffs_load_2/20 h_coeffs_load_3/51 h_coeffs_load_4/51 StgValue_262/52 "/>
</bind>
</comp>

<comp id="181" class="1004" name="h_coeffs_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_coeffs_addr_1/15 "/>
</bind>
</comp>

<comp id="188" class="1004" name="G_coeffs_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="1"/>
<pin id="192" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="G_coeffs_addr/16 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_173_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="2" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="h_coeffs_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_coeffs_addr_2/20 "/>
</bind>
</comp>

<comp id="206" class="1004" name="b_coeffs_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="1"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/21 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_193_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_193/21 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ai2_coeffs_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="9" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ai2_coeffs_addr/22 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ai2_coeffs_load/22 "/>
</bind>
</comp>

<comp id="230" class="1004" name="invGf_coeffs_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="1"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invGf_coeffs_addr/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_206_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/23 "/>
</bind>
</comp>

<comp id="243" class="1004" name="c_coeffs_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr/25 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_coeffs_load/25 StgValue_213/26 c_coeffs_load_1/31 StgValue_221/32 c_coeffs_load_2/37 StgValue_229/38 c_coeffs_load_3/43 StgValue_237/44 "/>
</bind>
</comp>

<comp id="256" class="1004" name="h_coeffs_addr_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_coeffs_addr_3/50 "/>
</bind>
</comp>

<comp id="263" class="1004" name="h_coeffs_addr_4_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_coeffs_addr_4/51 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_i_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_i_i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_i_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/11 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_i5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_i5_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="1"/>
<pin id="309" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_i1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_i1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/20 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_1_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="1"/>
<pin id="331" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_1_i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/22 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_i2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="1"/>
<pin id="342" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_i2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/51 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_sample_fixed_type_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_113/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_poly_S3_inv_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_114/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_poly_R2_inv_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_176/18 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_poly_Sq_tobytes_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_255/51 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_poly_Sq_tobytes_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="0" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_268/56 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_poly_S3_tobytes_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_117/7 StgValue_119/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_poly_Rq_mul_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_166/15 StgValue_203/22 StgValue_214/27 StgValue_216/29 StgValue_222/33 StgValue_224/35 StgValue_230/39 StgValue_232/41 StgValue_238/45 StgValue_240/47 StgValue_242/49 StgValue_256/51 StgValue_266/54 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_306_i/26 tmp_307_i/32 tmp_308_i/38 tmp_309_i/44 "/>
</bind>
</comp>

<comp id="408" class="1004" name="exitcond_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_33_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_i_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_87_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="0" index="2" bw="4" slack="0"/>
<pin id="433" dir="0" index="3" bw="4" slack="0"/>
<pin id="434" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_359_i_i_i_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_359_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_360_i_i_i_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_360_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_88_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="r_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_89_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="0" index="2" bw="3" slack="0"/>
<pin id="463" dir="0" index="3" bw="4" slack="0"/>
<pin id="464" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_361_i_i_i_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_318_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_318/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_50_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="0" index="3" bw="4" slack="0"/>
<pin id="482" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="fold1_i_i_i_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_362_i_i_i_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_362_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_90_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="0" index="3" bw="3" slack="0"/>
<pin id="508" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_363_i_i_i_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_363_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_51_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="3" slack="0"/>
<pin id="521" dir="0" index="3" bw="3" slack="0"/>
<pin id="522" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="fold2_i_i_i_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_364_i_i_i_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_364_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="r_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="t_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="1"/>
<pin id="546" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_319_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="3" slack="0"/>
<pin id="551" dir="0" index="2" bw="3" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_319/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="c_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_365_i_i_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_365_i_i_i/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_365_i_i_i_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_365_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="not_tmp_72_i_i_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_72_i_i_i/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_366_i_i_i_cast_c_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="0"/>
<pin id="582" dir="0" index="2" bw="3" slack="0"/>
<pin id="583" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_366_i_i_i_cast_c/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_367_i_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="3" slack="0"/>
<pin id="590" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_367_i_i_i/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_367_i_i_i_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_367_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_368_i_i_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_368_i_i_i/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="i_34_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_34/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_55_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="0" index="3" bw="5" slack="0"/>
<pin id="626" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_116_i_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="11" slack="0"/>
<pin id="634" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116_i_cast/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_320_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_320/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_57_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_58_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="0"/>
<pin id="650" dir="0" index="2" bw="5" slack="0"/>
<pin id="651" dir="0" index="3" bw="5" slack="0"/>
<pin id="652" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_118_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="0" index="2" bw="11" slack="0"/>
<pin id="661" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118_i/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond_i6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/13 "/>
</bind>
</comp>

<comp id="672" class="1004" name="i_35_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_35/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_i7_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_59_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="0" index="3" bw="5" slack="0"/>
<pin id="688" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_116_i1_cast_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116_i1_cast/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_321_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_321/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_61_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_61/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_62_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_118_i1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="0" index="2" bw="11" slack="0"/>
<pin id="723" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118_i1/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="exitcond_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="i_36_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_36/15 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_s_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_322_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="0" index="1" bw="3" slack="0"/>
<pin id="748" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_322/16 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_218_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_218/16 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_323_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_323/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_354_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_354_cast/16 "/>
</bind>
</comp>

<comp id="766" class="1004" name="exitcond1_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="0"/>
<pin id="768" dir="0" index="1" bw="9" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/20 "/>
</bind>
</comp>

<comp id="772" class="1004" name="i_37_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/20 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_i3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/20 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_324_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_324/21 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_i5_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="11" slack="0"/>
<pin id="790" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i5_cast/21 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_305_i_cast_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="11" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_305_i_cast/21 "/>
</bind>
</comp>

<comp id="798" class="1004" name="exitcond_i7_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="0" index="1" bw="9" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/22 "/>
</bind>
</comp>

<comp id="804" class="1004" name="i_38_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_38/22 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_310_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_310_i/22 "/>
</bind>
</comp>

<comp id="815" class="1004" name="exitcond_i2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="9" slack="0"/>
<pin id="817" dir="0" index="1" bw="9" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/51 "/>
</bind>
</comp>

<comp id="821" class="1004" name="i_39_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/51 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_i2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="9" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/51 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_i4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i4/52 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_325_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_325/52 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_222_i_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222_i_cast/52 "/>
</bind>
</comp>

<comp id="850" class="1005" name="i_33_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_33 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_i_i_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="2"/>
<pin id="857" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="860" class="1005" name="seed_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="1"/>
<pin id="862" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="r_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_34_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="0"/>
<pin id="876" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_34 "/>
</bind>
</comp>

<comp id="879" class="1005" name="f_coeffs_addr_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="9" slack="1"/>
<pin id="881" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="f_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="i_35_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="9" slack="0"/>
<pin id="889" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="892" class="1005" name="h_coeffs_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="9" slack="1"/>
<pin id="894" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_coeffs_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="i_36_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_s_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="1"/>
<pin id="907" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="910" class="1005" name="h_coeffs_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="9" slack="1"/>
<pin id="912" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="i_37_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_37 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_i3_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="928" class="1005" name="h_coeffs_addr_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="1"/>
<pin id="930" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="i_38_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="9" slack="0"/>
<pin id="938" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_310_i_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_310_i "/>
</bind>
</comp>

<comp id="946" class="1005" name="ai2_coeffs_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="1"/>
<pin id="948" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ai2_coeffs_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="c_coeffs_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="9" slack="1"/>
<pin id="953" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="h_coeffs_addr_3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="1"/>
<pin id="958" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_39_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="0"/>
<pin id="966" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="969" class="1005" name="h_coeffs_addr_4_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="1"/>
<pin id="971" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_coeffs_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="4" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="88" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="2" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="250" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="80" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="412"><net_src comp="278" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="278" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="278" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="428"><net_src comp="135" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="135" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="425" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="429" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="425" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="439" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="32" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="459" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="135" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="135" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="491"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="473" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="469" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="32" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="503" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="38" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="447" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="32" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="531"><net_src comp="487" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="517" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="513" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="32" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="548" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="50" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="48" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="543" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="569" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="608"><net_src comp="289" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="289" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="18" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="289" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="627"><net_src comp="64" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="148" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="66" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="621" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="148" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="631" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="148" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="68" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="74" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="647" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="641" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="657" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="670"><net_src comp="300" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="300" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="18" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="300" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="689"><net_src comp="64" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="175" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="68" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="697"><net_src comp="70" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="683" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="175" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="693" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="72" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="175" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="68" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="74" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="724"><net_src comp="76" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="709" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="703" pin="2"/><net_sink comp="719" pin=2"/></net>

<net id="727"><net_src comp="719" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="732"><net_src comp="311" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="60" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="311" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="18" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="311" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="749"><net_src comp="175" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="80" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="175" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="770"><net_src comp="322" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="60" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="322" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="18" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="322" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="786"><net_src comp="175" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="70" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="802"><net_src comp="333" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="60" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="333" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="18" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="333" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="819"><net_src comp="344" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="60" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="344" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="18" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="344" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="836"><net_src comp="175" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="175" pin="7"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="853"><net_src comp="414" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="858"><net_src comp="420" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="863"><net_src comp="128" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="868"><net_src comp="537" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="877"><net_src comp="610" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="882"><net_src comp="162" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="890"><net_src comp="672" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="895"><net_src comp="169" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="903"><net_src comp="734" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="908"><net_src comp="740" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="913"><net_src comp="181" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="921"><net_src comp="772" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="926"><net_src comp="778" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="931"><net_src comp="199" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="939"><net_src comp="804" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="944"><net_src comp="810" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="949"><net_src comp="218" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="954"><net_src comp="243" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="959"><net_src comp="256" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="967"><net_src comp="821" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="972"><net_src comp="263" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {56 57 }
	Port: sk | {7 8 9 10 51 53 }
 - Input state : 
	Port: owcpa_keypair : pk | {}
	Port: owcpa_keypair : sk | {}
	Port: owcpa_keypair : seed | {2 3 5 6 }
  - Chain level:
	State 1
		StgValue_62 : 1
		StgValue_65 : 1
	State 2
		exitcond_i_i : 1
		i_33 : 1
		StgValue_74 : 2
		tmp_i_i : 1
		seed_addr : 2
		seed_load : 3
		StgValue_79 : 1
	State 3
		tmp : 1
		tmp_87 : 1
		tmp_359_i_i_i_cast : 2
		tmp_360_i_i_i_cast : 2
		tmp_88 : 2
		r : 3
		tmp_89 : 4
		tmp_361_i_i_i_cast : 5
		tmp_318 : 1
		tmp_50 : 1
		fold1_i_i_i_cast : 2
		tmp_362_i_i_i_cast : 3
		r_1 : 6
		tmp_90 : 7
		tmp_363_i_i_i_cast : 8
		tmp_51 : 3
		fold2_i_i_i_cast : 4
		tmp_364_i_i_i_cast : 5
		r_2 : 9
	State 4
		tmp_319 : 1
		c_cast : 2
		tmp_365_i_i_i : 3
		tmp_365_i_i_i_cast : 3
		not_tmp_72_i_i_i : 2
		tmp_366_i_i_i_cast_c : 2
		tmp_367_i_i_i : 3
		tmp_367_i_i_i_cast : 3
		tmp_368_i_i_i : 4
		StgValue_111 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond_i : 1
		i_34 : 1
		StgValue_126 : 2
		tmp_i : 1
		f_coeffs_addr_2 : 2
		f_coeffs_load : 3
	State 12
		tmp_55 : 1
		tmp_116_i_cast : 2
		tmp_320 : 1
		tmp_57 : 3
		tmp_58 : 1
		tmp_118_i : 3
		StgValue_138 : 4
	State 13
		exitcond_i6 : 1
		i_35 : 1
		StgValue_144 : 2
		tmp_i7 : 1
		h_coeffs_addr : 2
		h_coeffs_load : 3
	State 14
		tmp_59 : 1
		tmp_116_i1_cast : 2
		tmp_321 : 1
		tmp_61 : 3
		tmp_62 : 1
		tmp_118_i1 : 3
		StgValue_156 : 4
	State 15
		exitcond : 1
		i_36 : 1
		StgValue_162 : 2
		tmp_s : 1
		h_coeffs_addr_1 : 2
		h_coeffs_load_1 : 3
	State 16
		tmp_322 : 1
		tmp_218 : 1
		tmp_323 : 2
		tmp_354_cast : 3
		StgValue_173 : 4
	State 17
	State 18
	State 19
	State 20
		exitcond1_i : 1
		i_37 : 1
		StgValue_183 : 2
		tmp_i3 : 1
		h_coeffs_addr_2 : 2
		h_coeffs_load_2 : 3
	State 21
		tmp_324 : 1
		tmp_i5_cast : 2
		tmp_305_i_cast : 3
		StgValue_193 : 4
	State 22
		exitcond_i7 : 1
		i_38 : 1
		StgValue_199 : 2
		tmp_310_i : 1
		ai2_coeffs_addr : 2
		ai2_coeffs_load : 3
	State 23
		StgValue_206 : 1
	State 24
	State 25
		c_coeffs_load : 1
	State 26
		tmp_306_i : 1
		StgValue_213 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		tmp_307_i : 1
		StgValue_221 : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		tmp_308_i : 1
		StgValue_229 : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_309_i : 1
		StgValue_237 : 2
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		exitcond_i2 : 1
		i_39 : 1
		StgValue_250 : 2
		tmp_i2 : 1
		h_coeffs_addr_4 : 2
		h_coeffs_load_3 : 3
	State 52
		tmp_i4 : 1
		tmp_325 : 2
		tmp_222_i_cast : 3
		StgValue_262 : 4
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          | grp_sample_fixed_type_fu_351 |    2    |    0    | 20.5712 |   1546  |   2267  |
|          |    grp_poly_S3_inv_fu_358    |    4    |    4    | 31.7647 |   1202  |   2232  |
|          |    grp_poly_R2_inv_fu_364    |    3    |    2    | 25.6158 |   1117  |   1997  |
|   call   | grp_poly_Sq_tobytes_1_fu_370 |    1    |    0    | 17.7125 |   156   |   689   |
|          |  grp_poly_Sq_tobytes_fu_377  |    1    |    0    | 17.7125 |   156   |   672   |
|          |  grp_poly_S3_tobytes_fu_384  |    0    |    0    |  8.914  |   147   |   373   |
|          |    grp_poly_Rq_mul_fu_394    |    0    |    2    |  7.3605 |   184   |   248   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |          grp_fu_401          |    0    |    0    |    0    |    0    |    23   |
|          |          i_33_fu_414         |    0    |    0    |    0    |    0    |    16   |
|          |         tmp_88_fu_447        |    0    |    0    |    0    |    0    |    13   |
|          |           r_fu_453           |    0    |    0    |    0    |    0    |    13   |
|          |    fold1_i_i_i_cast_fu_487   |    0    |    0    |    0    |    0    |    10   |
|          |          r_1_fu_497          |    0    |    0    |    0    |    0    |    12   |
|          |    fold2_i_i_i_cast_fu_527   |    0    |    0    |    0    |    0    |    10   |
|    add   |          r_2_fu_537          |    0    |    0    |    0    |    0    |    10   |
|          |           t_fu_543           |    0    |    0    |    0    |    0    |    12   |
|          |          i_34_fu_610         |    0    |    0    |    0    |    0    |    16   |
|          |          i_35_fu_672         |    0    |    0    |    0    |    0    |    16   |
|          |          i_36_fu_734         |    0    |    0    |    0    |    0    |    16   |
|          |          i_37_fu_772         |    0    |    0    |    0    |    0    |    16   |
|          |          i_38_fu_804         |    0    |    0    |    0    |    0    |    16   |
|          |          i_39_fu_821         |    0    |    0    |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |     tmp_116_i_cast_fu_631    |    0    |    0    |    0    |    0    |    18   |
|          |    tmp_116_i1_cast_fu_693    |    0    |    0    |    0    |    0    |    18   |
|    sub   |        tmp_218_fu_751        |    0    |    0    |    0    |    0    |    23   |
|          |      tmp_i5_cast_fu_787      |    0    |    0    |    0    |    0    |    18   |
|          |         tmp_i4_fu_832        |    0    |    0    |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |      exitcond_i_i_fu_408     |    0    |    0    |    0    |    0    |    13   |
|          |       exitcond_i_fu_604      |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_i6_fu_666      |    0    |    0    |    0    |    0    |    13   |
|   icmp   |        exitcond_fu_728       |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond1_i_fu_766      |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_i7_fu_798      |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_i2_fu_815      |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    or    |         tmp_57_fu_641        |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_61_fu_703        |    0    |    0    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    xor   |    not_tmp_72_i_i_i_fu_573   |    0    |    0    |    0    |    0    |    2    |
|          |     tmp_368_i_i_i_fu_597     |    0    |    0    |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|  select  |         c_cast_fu_556        |    0    |    0    |    0    |    0    |    3    |
|          |  tmp_366_i_i_i_cast_c_fu_579 |    0    |    0    |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    and   |     tmp_365_i_i_i_fu_564     |    0    |    0    |    0    |    0    |    3    |
|          |     tmp_367_i_i_i_fu_587     |    0    |    0    |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_i_fu_420        |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_359_i_i_i_cast_fu_439  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_360_i_i_i_cast_fu_443  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_361_i_i_i_cast_fu_469  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_362_i_i_i_cast_fu_493  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_363_i_i_i_cast_fu_513  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_364_i_i_i_cast_fu_533  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_365_i_i_i_cast_fu_569  |    0    |    0    |    0    |    0    |    0    |
|   zext   |         tmp_i_fu_616         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i7_fu_678        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_740         |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_354_cast_fu_761     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i3_fu_778        |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_305_i_cast_fu_793    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_310_i_fu_810       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i2_fu_827        |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_222_i_cast_fu_842    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_fu_425          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_318_fu_473        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_320_fu_637        |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_321_fu_699        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_323_fu_757        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_324_fu_783        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_325_fu_838        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_87_fu_429        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_89_fu_459        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_50_fu_477        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_90_fu_503        |    0    |    0    |    0    |    0    |    0    |
|partselect|         tmp_51_fu_517        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_55_fu_621        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_58_fu_647        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_59_fu_683        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_62_fu_709        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
| bitselect|        tmp_319_fu_548        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   sext   |   tmp_367_i_i_i_cast_fu_593  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_118_i_fu_657       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_118_i1_fu_719      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    shl   |        tmp_322_fu_745        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    11   |    8    | 129.651 |   4508  |   8936  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|ai2_coeffs|    1   |    0   |    0   |
| b_coeffs |    1   |    0   |    0   |
| c_coeffs |    1   |    0   |    0   |
| s_coeffs |    1   |    0   |    0   |
| x1_coeffs|    1   |    0   |    0   |
| x2_coeffs|    1   |    0   |    0   |
| x3_coeffs|    1   |    0   |    0   |
| x4_coeffs|    1   |    0   |    0   |
| x5_coeffs|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    9   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|ai2_coeffs_addr_reg_946|    9   |
| c_coeffs_addr_reg_951 |    9   |
|f_coeffs_addr_2_reg_879|    9   |
|h_coeffs_addr_1_reg_910|    9   |
|h_coeffs_addr_2_reg_928|    9   |
|h_coeffs_addr_3_reg_956|    9   |
|h_coeffs_addr_4_reg_969|    9   |
| h_coeffs_addr_reg_892 |    9   |
|     i_1_i_reg_329     |    9   |
|      i_33_reg_850     |    9   |
|      i_34_reg_874     |    9   |
|      i_35_reg_887     |    9   |
|      i_36_reg_900     |    9   |
|      i_37_reg_918     |    9   |
|      i_38_reg_936     |    9   |
|      i_39_reg_964     |    9   |
|      i_i1_reg_318     |    9   |
|      i_i2_reg_340     |    9   |
|      i_i5_reg_296     |    9   |
|     i_i_i_reg_274     |    9   |
|      i_i_reg_285      |    9   |
|       i_reg_307       |    9   |
|      r_2_reg_865      |    3   |
|   seed_addr_reg_860   |   12   |
|   tmp_310_i_reg_941   |   64   |
|     tmp_i3_reg_923    |   64   |
|    tmp_i_i_reg_855    |   64   |
|     tmp_s_reg_905     |   64   |
+-----------------------+--------+
|         Total         |   469  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_135     |  p0  |   2  |  12  |   24   ||    9    |
|      grp_access_fu_148     |  p0  |   4  |   9  |   36   ||    21   |
|      grp_access_fu_148     |  p1  |   3  |  16  |   48   ||    15   |
|      grp_access_fu_175     |  p0  |   8  |   9  |   72   ||    41   |
|      grp_access_fu_175     |  p2  |   2  |   0  |    0   ||    9    |
|      grp_access_fu_224     |  p0  |   2  |   9  |   18   ||    9    |
|      grp_access_fu_250     |  p0  |   2  |   9  |   18   ||    9    |
| grp_poly_S3_tobytes_fu_384 |  p2  |   2  |   8  |   16   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   232  || 11.5556 ||   113   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   11   |    8   |   129  |  4508  |  8936  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   113  |
|  Register |    -   |    -   |    -   |   469  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   20   |    8   |   141  |  4977  |  9049  |
+-----------+--------+--------+--------+--------+--------+
