# hdl-parser

Mainly created cause I needed to instantiate VHDL modules in verilog easily (e.g. IPs that can only be generated in VHDL)
Found out TerosHDL (VSCode extention) already has this feature