|fumpy_top
osc_clk => osc_clk.IN1
but_rst_n => rst_n.IN1
but_rst_n => _.IN1
RX => RX.IN1
TX <= uart:myUART.TX
RX_debug <= RX.DB_MAX_OUTPUT_PORT_TYPE
TX_debug <= uart:myUART.TX
seg_dig_sel[0] <= seg_led_static:seg_display.sel
seg_dig_sel[1] <= seg_led_static:seg_display.sel
seg_dig_sel[2] <= seg_led_static:seg_display.sel
seg_dig_sel[3] <= seg_led_static:seg_display.sel
seg_dig_sel[4] <= seg_led_static:seg_display.sel
seg_dig_sel[5] <= seg_led_static:seg_display.sel
seg_led_sel[0] <= seg_led_static:seg_display.seg_led
seg_led_sel[1] <= seg_led_static:seg_display.seg_led
seg_led_sel[2] <= seg_led_static:seg_display.seg_led
seg_led_sel[3] <= seg_led_static:seg_display.seg_led
seg_led_sel[4] <= seg_led_static:seg_display.seg_led
seg_led_sel[5] <= seg_led_static:seg_display.seg_led
seg_led_sel[6] <= seg_led_static:seg_display.seg_led
seg_led_sel[7] <= seg_led_static:seg_display.seg_led


|fumpy_top|pll:myPLL
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|fumpy_top|pll:myPLL|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fumpy_top|pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|seg_led_static:seg_display
clk => seg_led[0]~reg0.CLK
clk => seg_led[1]~reg0.CLK
clk => seg_led[2]~reg0.CLK
clk => seg_led[3]~reg0.CLK
clk => seg_led[4]~reg0.CLK
clk => seg_led[5]~reg0.CLK
clk => seg_led[6]~reg0.CLK
clk => seg_led[7]~reg0.CLK
clk => sel[0]~reg0.CLK
clk => sel[1]~reg0.CLK
clk => sel[2]~reg0.CLK
clk => sel[3]~reg0.CLK
clk => sel[4]~reg0.CLK
clk => sel[5]~reg0.CLK
rst_n => seg_led[0]~reg0.ACLR
rst_n => seg_led[1]~reg0.ACLR
rst_n => seg_led[2]~reg0.ACLR
rst_n => seg_led[3]~reg0.ACLR
rst_n => seg_led[4]~reg0.ACLR
rst_n => seg_led[5]~reg0.ACLR
rst_n => seg_led[6]~reg0.ACLR
rst_n => seg_led[7]~reg0.ACLR
rst_n => sel[0]~reg0.PRESET
rst_n => sel[1]~reg0.PRESET
rst_n => sel[2]~reg0.PRESET
rst_n => sel[3]~reg0.PRESET
rst_n => sel[4]~reg0.PRESET
rst_n => sel[5]~reg0.PRESET
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
sel[0] <= sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[0] <= seg_led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[1] <= seg_led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[2] <= seg_led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[3] <= seg_led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[4] <= seg_led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[5] <= seg_led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[6] <= seg_led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[7] <= seg_led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|uart:myUART
clk => clk.IN2
rst_n => rst_n.IN2
RX => RX.IN1
send_data => send_data.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
TX <= uart_TX:myTX.TX
rx_done <= uart_RX:myRX.uart_done
tx_done <= uart_TX:myTX.tx_done
rx_data[0] <= uart_RX:myRX.uart_data
rx_data[1] <= uart_RX:myRX.uart_data
rx_data[2] <= uart_RX:myRX.uart_data
rx_data[3] <= uart_RX:myRX.uart_data
rx_data[4] <= uart_RX:myRX.uart_data
rx_data[5] <= uart_RX:myRX.uart_data
rx_data[6] <= uart_RX:myRX.uart_data
rx_data[7] <= uart_RX:myRX.uart_data


|fumpy_top|uart:myUART|uart_RX:myRX
clk => uart_done~reg0.CLK
clk => uart_data[0]~reg0.CLK
clk => uart_data[1]~reg0.CLK
clk => uart_data[2]~reg0.CLK
clk => uart_data[3]~reg0.CLK
clk => uart_data[4]~reg0.CLK
clk => uart_data[5]~reg0.CLK
clk => uart_data[6]~reg0.CLK
clk => uart_data[7]~reg0.CLK
clk => rxdata[0].CLK
clk => rxdata[1].CLK
clk => rxdata[2].CLK
clk => rxdata[3].CLK
clk => rxdata[4].CLK
clk => rxdata[5].CLK
clk => rxdata[6].CLK
clk => rxdata[7].CLK
clk => rx_cnt[0].CLK
clk => rx_cnt[1].CLK
clk => rx_cnt[2].CLK
clk => rx_cnt[3].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => rx_flag.CLK
clk => RX_d1.CLK
clk => RX_d0.CLK
rst_n => rx_cnt[0].ACLR
rst_n => rx_cnt[1].ACLR
rst_n => rx_cnt[2].ACLR
rst_n => rx_cnt[3].ACLR
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => clk_cnt[10].ACLR
rst_n => clk_cnt[11].ACLR
rst_n => clk_cnt[12].ACLR
rst_n => clk_cnt[13].ACLR
rst_n => clk_cnt[14].ACLR
rst_n => clk_cnt[15].ACLR
rst_n => uart_done~reg0.ACLR
rst_n => uart_data[0]~reg0.ACLR
rst_n => uart_data[1]~reg0.ACLR
rst_n => uart_data[2]~reg0.ACLR
rst_n => uart_data[3]~reg0.ACLR
rst_n => uart_data[4]~reg0.ACLR
rst_n => uart_data[5]~reg0.ACLR
rst_n => uart_data[6]~reg0.ACLR
rst_n => uart_data[7]~reg0.ACLR
rst_n => RX_d1.ACLR
rst_n => RX_d0.ACLR
rst_n => rx_flag.ACLR
rst_n => rxdata[0].ACLR
rst_n => rxdata[1].ACLR
rst_n => rxdata[2].ACLR
rst_n => rxdata[3].ACLR
rst_n => rxdata[4].ACLR
rst_n => rxdata[5].ACLR
rst_n => rxdata[6].ACLR
rst_n => rxdata[7].ACLR
RX => RX_d0.DATAIN
uart_done <= uart_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[0] <= uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[1] <= uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[2] <= uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[3] <= uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[4] <= uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[5] <= uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[6] <= uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[7] <= uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|uart:myUART|uart_TX:myTX
clk => TX~reg0.CLK
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => tx_flag.CLK
clk => uart_en_d1.CLK
clk => uart_en_d0.CLK
clk => dff2.CLK
clk => dff1.CLK
rst_n => tx_cnt[0].ACLR
rst_n => tx_cnt[1].ACLR
rst_n => tx_cnt[2].ACLR
rst_n => tx_cnt[3].ACLR
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => clk_cnt[10].ACLR
rst_n => clk_cnt[11].ACLR
rst_n => clk_cnt[12].ACLR
rst_n => clk_cnt[13].ACLR
rst_n => clk_cnt[14].ACLR
rst_n => clk_cnt[15].ACLR
rst_n => tx_data[0].ACLR
rst_n => tx_data[1].ACLR
rst_n => tx_data[2].ACLR
rst_n => tx_data[3].ACLR
rst_n => tx_data[4].ACLR
rst_n => tx_data[5].ACLR
rst_n => tx_data[6].ACLR
rst_n => tx_data[7].ACLR
rst_n => tx_flag.ACLR
rst_n => TX~reg0.PRESET
rst_n => dff2.ACLR
rst_n => dff1.ACLR
rst_n => uart_en_d1.ACLR
rst_n => uart_en_d0.ACLR
uart_en => uart_en_d0.DATAIN
uart_din[0] => tx_data.DATAB
uart_din[1] => tx_data.DATAB
uart_din[2] => tx_data.DATAB
uart_din[3] => tx_data.DATAB
uart_din[4] => tx_data.DATAB
uart_din[5] => tx_data.DATAB
uart_din[6] => tx_data.DATAB
uart_din[7] => tx_data.DATAB
TX <= TX~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|posedgeDect:uart_rx_posedgeDect
clk => dff2.CLK
clk => dff1.CLK
rst_n => dff2.ACLR
rst_n => dff1.ACLR
in => dff1.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_256:ram_a0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
outaclr => outaclr.IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component
wren_a => altsyncram_59i1:auto_generated.wren_a
rden_a => altsyncram_59i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59i1:auto_generated.data_a[0]
data_a[1] => altsyncram_59i1:auto_generated.data_a[1]
data_a[2] => altsyncram_59i1:auto_generated.data_a[2]
data_a[3] => altsyncram_59i1:auto_generated.data_a[3]
data_a[4] => altsyncram_59i1:auto_generated.data_a[4]
data_a[5] => altsyncram_59i1:auto_generated.data_a[5]
data_a[6] => altsyncram_59i1:auto_generated.data_a[6]
data_a[7] => altsyncram_59i1:auto_generated.data_a[7]
data_a[8] => altsyncram_59i1:auto_generated.data_a[8]
data_a[9] => altsyncram_59i1:auto_generated.data_a[9]
data_a[10] => altsyncram_59i1:auto_generated.data_a[10]
data_a[11] => altsyncram_59i1:auto_generated.data_a[11]
data_a[12] => altsyncram_59i1:auto_generated.data_a[12]
data_a[13] => altsyncram_59i1:auto_generated.data_a[13]
data_a[14] => altsyncram_59i1:auto_generated.data_a[14]
data_a[15] => altsyncram_59i1:auto_generated.data_a[15]
data_a[16] => altsyncram_59i1:auto_generated.data_a[16]
data_a[17] => altsyncram_59i1:auto_generated.data_a[17]
data_a[18] => altsyncram_59i1:auto_generated.data_a[18]
data_a[19] => altsyncram_59i1:auto_generated.data_a[19]
data_a[20] => altsyncram_59i1:auto_generated.data_a[20]
data_a[21] => altsyncram_59i1:auto_generated.data_a[21]
data_a[22] => altsyncram_59i1:auto_generated.data_a[22]
data_a[23] => altsyncram_59i1:auto_generated.data_a[23]
data_a[24] => altsyncram_59i1:auto_generated.data_a[24]
data_a[25] => altsyncram_59i1:auto_generated.data_a[25]
data_a[26] => altsyncram_59i1:auto_generated.data_a[26]
data_a[27] => altsyncram_59i1:auto_generated.data_a[27]
data_a[28] => altsyncram_59i1:auto_generated.data_a[28]
data_a[29] => altsyncram_59i1:auto_generated.data_a[29]
data_a[30] => altsyncram_59i1:auto_generated.data_a[30]
data_a[31] => altsyncram_59i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59i1:auto_generated.address_a[0]
address_a[1] => altsyncram_59i1:auto_generated.address_a[1]
address_a[2] => altsyncram_59i1:auto_generated.address_a[2]
address_a[3] => altsyncram_59i1:auto_generated.address_a[3]
address_a[4] => altsyncram_59i1:auto_generated.address_a[4]
address_a[5] => altsyncram_59i1:auto_generated.address_a[5]
address_a[6] => altsyncram_59i1:auto_generated.address_a[6]
address_a[7] => altsyncram_59i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_59i1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_59i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_59i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_59i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_59i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_59i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_59i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_59i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_59i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_59i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_59i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_59i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_59i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_59i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_59i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_59i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_59i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated
aclr1 => altsyncram_dm92:altsyncram1.aclr1
address_a[0] => altsyncram_dm92:altsyncram1.address_a[0]
address_a[1] => altsyncram_dm92:altsyncram1.address_a[1]
address_a[2] => altsyncram_dm92:altsyncram1.address_a[2]
address_a[3] => altsyncram_dm92:altsyncram1.address_a[3]
address_a[4] => altsyncram_dm92:altsyncram1.address_a[4]
address_a[5] => altsyncram_dm92:altsyncram1.address_a[5]
address_a[6] => altsyncram_dm92:altsyncram1.address_a[6]
address_a[7] => altsyncram_dm92:altsyncram1.address_a[7]
clock0 => altsyncram_dm92:altsyncram1.clock0
data_a[0] => altsyncram_dm92:altsyncram1.data_a[0]
data_a[1] => altsyncram_dm92:altsyncram1.data_a[1]
data_a[2] => altsyncram_dm92:altsyncram1.data_a[2]
data_a[3] => altsyncram_dm92:altsyncram1.data_a[3]
data_a[4] => altsyncram_dm92:altsyncram1.data_a[4]
data_a[5] => altsyncram_dm92:altsyncram1.data_a[5]
data_a[6] => altsyncram_dm92:altsyncram1.data_a[6]
data_a[7] => altsyncram_dm92:altsyncram1.data_a[7]
data_a[8] => altsyncram_dm92:altsyncram1.data_a[8]
data_a[9] => altsyncram_dm92:altsyncram1.data_a[9]
data_a[10] => altsyncram_dm92:altsyncram1.data_a[10]
data_a[11] => altsyncram_dm92:altsyncram1.data_a[11]
data_a[12] => altsyncram_dm92:altsyncram1.data_a[12]
data_a[13] => altsyncram_dm92:altsyncram1.data_a[13]
data_a[14] => altsyncram_dm92:altsyncram1.data_a[14]
data_a[15] => altsyncram_dm92:altsyncram1.data_a[15]
data_a[16] => altsyncram_dm92:altsyncram1.data_a[16]
data_a[17] => altsyncram_dm92:altsyncram1.data_a[17]
data_a[18] => altsyncram_dm92:altsyncram1.data_a[18]
data_a[19] => altsyncram_dm92:altsyncram1.data_a[19]
data_a[20] => altsyncram_dm92:altsyncram1.data_a[20]
data_a[21] => altsyncram_dm92:altsyncram1.data_a[21]
data_a[22] => altsyncram_dm92:altsyncram1.data_a[22]
data_a[23] => altsyncram_dm92:altsyncram1.data_a[23]
data_a[24] => altsyncram_dm92:altsyncram1.data_a[24]
data_a[25] => altsyncram_dm92:altsyncram1.data_a[25]
data_a[26] => altsyncram_dm92:altsyncram1.data_a[26]
data_a[27] => altsyncram_dm92:altsyncram1.data_a[27]
data_a[28] => altsyncram_dm92:altsyncram1.data_a[28]
data_a[29] => altsyncram_dm92:altsyncram1.data_a[29]
data_a[30] => altsyncram_dm92:altsyncram1.data_a[30]
data_a[31] => altsyncram_dm92:altsyncram1.data_a[31]
q_a[0] <= altsyncram_dm92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dm92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dm92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dm92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dm92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dm92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dm92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dm92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dm92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dm92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dm92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dm92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dm92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dm92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dm92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dm92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dm92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dm92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dm92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dm92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dm92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dm92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dm92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dm92:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dm92:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dm92:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dm92:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dm92:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dm92:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dm92:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dm92:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dm92:altsyncram1.q_a[31]
rden_a => altsyncram_dm92:altsyncram1.rden_a
wren_a => altsyncram_dm92:altsyncram1.wren_a


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|altsyncram_dm92:altsyncram1
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
aclr1 => ram_block3a8.CLR1
aclr1 => ram_block3a9.CLR1
aclr1 => ram_block3a10.CLR1
aclr1 => ram_block3a11.CLR1
aclr1 => ram_block3a12.CLR1
aclr1 => ram_block3a13.CLR1
aclr1 => ram_block3a14.CLR1
aclr1 => ram_block3a15.CLR1
aclr1 => ram_block3a16.CLR1
aclr1 => ram_block3a17.CLR1
aclr1 => ram_block3a18.CLR1
aclr1 => ram_block3a19.CLR1
aclr1 => ram_block3a20.CLR1
aclr1 => ram_block3a21.CLR1
aclr1 => ram_block3a22.CLR1
aclr1 => ram_block3a23.CLR1
aclr1 => ram_block3a24.CLR1
aclr1 => ram_block3a25.CLR1
aclr1 => ram_block3a26.CLR1
aclr1 => ram_block3a27.CLR1
aclr1 => ram_block3a28.CLR1
aclr1 => ram_block3a29.CLR1
aclr1 => ram_block3a30.CLR1
aclr1 => ram_block3a31.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_256:ram_a0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_256:ram_a1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
outaclr => outaclr.IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component
wren_a => altsyncram_59i1:auto_generated.wren_a
rden_a => altsyncram_59i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59i1:auto_generated.data_a[0]
data_a[1] => altsyncram_59i1:auto_generated.data_a[1]
data_a[2] => altsyncram_59i1:auto_generated.data_a[2]
data_a[3] => altsyncram_59i1:auto_generated.data_a[3]
data_a[4] => altsyncram_59i1:auto_generated.data_a[4]
data_a[5] => altsyncram_59i1:auto_generated.data_a[5]
data_a[6] => altsyncram_59i1:auto_generated.data_a[6]
data_a[7] => altsyncram_59i1:auto_generated.data_a[7]
data_a[8] => altsyncram_59i1:auto_generated.data_a[8]
data_a[9] => altsyncram_59i1:auto_generated.data_a[9]
data_a[10] => altsyncram_59i1:auto_generated.data_a[10]
data_a[11] => altsyncram_59i1:auto_generated.data_a[11]
data_a[12] => altsyncram_59i1:auto_generated.data_a[12]
data_a[13] => altsyncram_59i1:auto_generated.data_a[13]
data_a[14] => altsyncram_59i1:auto_generated.data_a[14]
data_a[15] => altsyncram_59i1:auto_generated.data_a[15]
data_a[16] => altsyncram_59i1:auto_generated.data_a[16]
data_a[17] => altsyncram_59i1:auto_generated.data_a[17]
data_a[18] => altsyncram_59i1:auto_generated.data_a[18]
data_a[19] => altsyncram_59i1:auto_generated.data_a[19]
data_a[20] => altsyncram_59i1:auto_generated.data_a[20]
data_a[21] => altsyncram_59i1:auto_generated.data_a[21]
data_a[22] => altsyncram_59i1:auto_generated.data_a[22]
data_a[23] => altsyncram_59i1:auto_generated.data_a[23]
data_a[24] => altsyncram_59i1:auto_generated.data_a[24]
data_a[25] => altsyncram_59i1:auto_generated.data_a[25]
data_a[26] => altsyncram_59i1:auto_generated.data_a[26]
data_a[27] => altsyncram_59i1:auto_generated.data_a[27]
data_a[28] => altsyncram_59i1:auto_generated.data_a[28]
data_a[29] => altsyncram_59i1:auto_generated.data_a[29]
data_a[30] => altsyncram_59i1:auto_generated.data_a[30]
data_a[31] => altsyncram_59i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59i1:auto_generated.address_a[0]
address_a[1] => altsyncram_59i1:auto_generated.address_a[1]
address_a[2] => altsyncram_59i1:auto_generated.address_a[2]
address_a[3] => altsyncram_59i1:auto_generated.address_a[3]
address_a[4] => altsyncram_59i1:auto_generated.address_a[4]
address_a[5] => altsyncram_59i1:auto_generated.address_a[5]
address_a[6] => altsyncram_59i1:auto_generated.address_a[6]
address_a[7] => altsyncram_59i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_59i1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_59i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_59i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_59i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_59i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_59i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_59i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_59i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_59i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_59i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_59i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_59i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_59i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_59i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_59i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_59i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_59i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated
aclr1 => altsyncram_dm92:altsyncram1.aclr1
address_a[0] => altsyncram_dm92:altsyncram1.address_a[0]
address_a[1] => altsyncram_dm92:altsyncram1.address_a[1]
address_a[2] => altsyncram_dm92:altsyncram1.address_a[2]
address_a[3] => altsyncram_dm92:altsyncram1.address_a[3]
address_a[4] => altsyncram_dm92:altsyncram1.address_a[4]
address_a[5] => altsyncram_dm92:altsyncram1.address_a[5]
address_a[6] => altsyncram_dm92:altsyncram1.address_a[6]
address_a[7] => altsyncram_dm92:altsyncram1.address_a[7]
clock0 => altsyncram_dm92:altsyncram1.clock0
data_a[0] => altsyncram_dm92:altsyncram1.data_a[0]
data_a[1] => altsyncram_dm92:altsyncram1.data_a[1]
data_a[2] => altsyncram_dm92:altsyncram1.data_a[2]
data_a[3] => altsyncram_dm92:altsyncram1.data_a[3]
data_a[4] => altsyncram_dm92:altsyncram1.data_a[4]
data_a[5] => altsyncram_dm92:altsyncram1.data_a[5]
data_a[6] => altsyncram_dm92:altsyncram1.data_a[6]
data_a[7] => altsyncram_dm92:altsyncram1.data_a[7]
data_a[8] => altsyncram_dm92:altsyncram1.data_a[8]
data_a[9] => altsyncram_dm92:altsyncram1.data_a[9]
data_a[10] => altsyncram_dm92:altsyncram1.data_a[10]
data_a[11] => altsyncram_dm92:altsyncram1.data_a[11]
data_a[12] => altsyncram_dm92:altsyncram1.data_a[12]
data_a[13] => altsyncram_dm92:altsyncram1.data_a[13]
data_a[14] => altsyncram_dm92:altsyncram1.data_a[14]
data_a[15] => altsyncram_dm92:altsyncram1.data_a[15]
data_a[16] => altsyncram_dm92:altsyncram1.data_a[16]
data_a[17] => altsyncram_dm92:altsyncram1.data_a[17]
data_a[18] => altsyncram_dm92:altsyncram1.data_a[18]
data_a[19] => altsyncram_dm92:altsyncram1.data_a[19]
data_a[20] => altsyncram_dm92:altsyncram1.data_a[20]
data_a[21] => altsyncram_dm92:altsyncram1.data_a[21]
data_a[22] => altsyncram_dm92:altsyncram1.data_a[22]
data_a[23] => altsyncram_dm92:altsyncram1.data_a[23]
data_a[24] => altsyncram_dm92:altsyncram1.data_a[24]
data_a[25] => altsyncram_dm92:altsyncram1.data_a[25]
data_a[26] => altsyncram_dm92:altsyncram1.data_a[26]
data_a[27] => altsyncram_dm92:altsyncram1.data_a[27]
data_a[28] => altsyncram_dm92:altsyncram1.data_a[28]
data_a[29] => altsyncram_dm92:altsyncram1.data_a[29]
data_a[30] => altsyncram_dm92:altsyncram1.data_a[30]
data_a[31] => altsyncram_dm92:altsyncram1.data_a[31]
q_a[0] <= altsyncram_dm92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dm92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dm92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dm92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dm92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dm92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dm92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dm92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dm92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dm92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dm92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dm92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dm92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dm92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dm92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dm92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dm92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dm92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dm92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dm92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dm92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dm92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dm92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dm92:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dm92:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dm92:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dm92:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dm92:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dm92:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dm92:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dm92:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dm92:altsyncram1.q_a[31]
rden_a => altsyncram_dm92:altsyncram1.rden_a
wren_a => altsyncram_dm92:altsyncram1.wren_a


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|altsyncram_dm92:altsyncram1
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
aclr1 => ram_block3a8.CLR1
aclr1 => ram_block3a9.CLR1
aclr1 => ram_block3a10.CLR1
aclr1 => ram_block3a11.CLR1
aclr1 => ram_block3a12.CLR1
aclr1 => ram_block3a13.CLR1
aclr1 => ram_block3a14.CLR1
aclr1 => ram_block3a15.CLR1
aclr1 => ram_block3a16.CLR1
aclr1 => ram_block3a17.CLR1
aclr1 => ram_block3a18.CLR1
aclr1 => ram_block3a19.CLR1
aclr1 => ram_block3a20.CLR1
aclr1 => ram_block3a21.CLR1
aclr1 => ram_block3a22.CLR1
aclr1 => ram_block3a23.CLR1
aclr1 => ram_block3a24.CLR1
aclr1 => ram_block3a25.CLR1
aclr1 => ram_block3a26.CLR1
aclr1 => ram_block3a27.CLR1
aclr1 => ram_block3a28.CLR1
aclr1 => ram_block3a29.CLR1
aclr1 => ram_block3a30.CLR1
aclr1 => ram_block3a31.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_256:ram_a1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_256:ram_w0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
outaclr => outaclr.IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component
wren_a => altsyncram_59i1:auto_generated.wren_a
rden_a => altsyncram_59i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59i1:auto_generated.data_a[0]
data_a[1] => altsyncram_59i1:auto_generated.data_a[1]
data_a[2] => altsyncram_59i1:auto_generated.data_a[2]
data_a[3] => altsyncram_59i1:auto_generated.data_a[3]
data_a[4] => altsyncram_59i1:auto_generated.data_a[4]
data_a[5] => altsyncram_59i1:auto_generated.data_a[5]
data_a[6] => altsyncram_59i1:auto_generated.data_a[6]
data_a[7] => altsyncram_59i1:auto_generated.data_a[7]
data_a[8] => altsyncram_59i1:auto_generated.data_a[8]
data_a[9] => altsyncram_59i1:auto_generated.data_a[9]
data_a[10] => altsyncram_59i1:auto_generated.data_a[10]
data_a[11] => altsyncram_59i1:auto_generated.data_a[11]
data_a[12] => altsyncram_59i1:auto_generated.data_a[12]
data_a[13] => altsyncram_59i1:auto_generated.data_a[13]
data_a[14] => altsyncram_59i1:auto_generated.data_a[14]
data_a[15] => altsyncram_59i1:auto_generated.data_a[15]
data_a[16] => altsyncram_59i1:auto_generated.data_a[16]
data_a[17] => altsyncram_59i1:auto_generated.data_a[17]
data_a[18] => altsyncram_59i1:auto_generated.data_a[18]
data_a[19] => altsyncram_59i1:auto_generated.data_a[19]
data_a[20] => altsyncram_59i1:auto_generated.data_a[20]
data_a[21] => altsyncram_59i1:auto_generated.data_a[21]
data_a[22] => altsyncram_59i1:auto_generated.data_a[22]
data_a[23] => altsyncram_59i1:auto_generated.data_a[23]
data_a[24] => altsyncram_59i1:auto_generated.data_a[24]
data_a[25] => altsyncram_59i1:auto_generated.data_a[25]
data_a[26] => altsyncram_59i1:auto_generated.data_a[26]
data_a[27] => altsyncram_59i1:auto_generated.data_a[27]
data_a[28] => altsyncram_59i1:auto_generated.data_a[28]
data_a[29] => altsyncram_59i1:auto_generated.data_a[29]
data_a[30] => altsyncram_59i1:auto_generated.data_a[30]
data_a[31] => altsyncram_59i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59i1:auto_generated.address_a[0]
address_a[1] => altsyncram_59i1:auto_generated.address_a[1]
address_a[2] => altsyncram_59i1:auto_generated.address_a[2]
address_a[3] => altsyncram_59i1:auto_generated.address_a[3]
address_a[4] => altsyncram_59i1:auto_generated.address_a[4]
address_a[5] => altsyncram_59i1:auto_generated.address_a[5]
address_a[6] => altsyncram_59i1:auto_generated.address_a[6]
address_a[7] => altsyncram_59i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_59i1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_59i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_59i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_59i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_59i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_59i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_59i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_59i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_59i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_59i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_59i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_59i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_59i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_59i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_59i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_59i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_59i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated
aclr1 => altsyncram_dm92:altsyncram1.aclr1
address_a[0] => altsyncram_dm92:altsyncram1.address_a[0]
address_a[1] => altsyncram_dm92:altsyncram1.address_a[1]
address_a[2] => altsyncram_dm92:altsyncram1.address_a[2]
address_a[3] => altsyncram_dm92:altsyncram1.address_a[3]
address_a[4] => altsyncram_dm92:altsyncram1.address_a[4]
address_a[5] => altsyncram_dm92:altsyncram1.address_a[5]
address_a[6] => altsyncram_dm92:altsyncram1.address_a[6]
address_a[7] => altsyncram_dm92:altsyncram1.address_a[7]
clock0 => altsyncram_dm92:altsyncram1.clock0
data_a[0] => altsyncram_dm92:altsyncram1.data_a[0]
data_a[1] => altsyncram_dm92:altsyncram1.data_a[1]
data_a[2] => altsyncram_dm92:altsyncram1.data_a[2]
data_a[3] => altsyncram_dm92:altsyncram1.data_a[3]
data_a[4] => altsyncram_dm92:altsyncram1.data_a[4]
data_a[5] => altsyncram_dm92:altsyncram1.data_a[5]
data_a[6] => altsyncram_dm92:altsyncram1.data_a[6]
data_a[7] => altsyncram_dm92:altsyncram1.data_a[7]
data_a[8] => altsyncram_dm92:altsyncram1.data_a[8]
data_a[9] => altsyncram_dm92:altsyncram1.data_a[9]
data_a[10] => altsyncram_dm92:altsyncram1.data_a[10]
data_a[11] => altsyncram_dm92:altsyncram1.data_a[11]
data_a[12] => altsyncram_dm92:altsyncram1.data_a[12]
data_a[13] => altsyncram_dm92:altsyncram1.data_a[13]
data_a[14] => altsyncram_dm92:altsyncram1.data_a[14]
data_a[15] => altsyncram_dm92:altsyncram1.data_a[15]
data_a[16] => altsyncram_dm92:altsyncram1.data_a[16]
data_a[17] => altsyncram_dm92:altsyncram1.data_a[17]
data_a[18] => altsyncram_dm92:altsyncram1.data_a[18]
data_a[19] => altsyncram_dm92:altsyncram1.data_a[19]
data_a[20] => altsyncram_dm92:altsyncram1.data_a[20]
data_a[21] => altsyncram_dm92:altsyncram1.data_a[21]
data_a[22] => altsyncram_dm92:altsyncram1.data_a[22]
data_a[23] => altsyncram_dm92:altsyncram1.data_a[23]
data_a[24] => altsyncram_dm92:altsyncram1.data_a[24]
data_a[25] => altsyncram_dm92:altsyncram1.data_a[25]
data_a[26] => altsyncram_dm92:altsyncram1.data_a[26]
data_a[27] => altsyncram_dm92:altsyncram1.data_a[27]
data_a[28] => altsyncram_dm92:altsyncram1.data_a[28]
data_a[29] => altsyncram_dm92:altsyncram1.data_a[29]
data_a[30] => altsyncram_dm92:altsyncram1.data_a[30]
data_a[31] => altsyncram_dm92:altsyncram1.data_a[31]
q_a[0] <= altsyncram_dm92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dm92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dm92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dm92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dm92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dm92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dm92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dm92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dm92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dm92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dm92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dm92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dm92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dm92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dm92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dm92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dm92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dm92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dm92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dm92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dm92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dm92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dm92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dm92:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dm92:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dm92:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dm92:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dm92:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dm92:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dm92:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dm92:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dm92:altsyncram1.q_a[31]
rden_a => altsyncram_dm92:altsyncram1.rden_a
wren_a => altsyncram_dm92:altsyncram1.wren_a


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|altsyncram_dm92:altsyncram1
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
aclr1 => ram_block3a8.CLR1
aclr1 => ram_block3a9.CLR1
aclr1 => ram_block3a10.CLR1
aclr1 => ram_block3a11.CLR1
aclr1 => ram_block3a12.CLR1
aclr1 => ram_block3a13.CLR1
aclr1 => ram_block3a14.CLR1
aclr1 => ram_block3a15.CLR1
aclr1 => ram_block3a16.CLR1
aclr1 => ram_block3a17.CLR1
aclr1 => ram_block3a18.CLR1
aclr1 => ram_block3a19.CLR1
aclr1 => ram_block3a20.CLR1
aclr1 => ram_block3a21.CLR1
aclr1 => ram_block3a22.CLR1
aclr1 => ram_block3a23.CLR1
aclr1 => ram_block3a24.CLR1
aclr1 => ram_block3a25.CLR1
aclr1 => ram_block3a26.CLR1
aclr1 => ram_block3a27.CLR1
aclr1 => ram_block3a28.CLR1
aclr1 => ram_block3a29.CLR1
aclr1 => ram_block3a30.CLR1
aclr1 => ram_block3a31.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_256:ram_w0|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_256:ram_w1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
outaclr => outaclr.IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component
wren_a => altsyncram_59i1:auto_generated.wren_a
rden_a => altsyncram_59i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59i1:auto_generated.data_a[0]
data_a[1] => altsyncram_59i1:auto_generated.data_a[1]
data_a[2] => altsyncram_59i1:auto_generated.data_a[2]
data_a[3] => altsyncram_59i1:auto_generated.data_a[3]
data_a[4] => altsyncram_59i1:auto_generated.data_a[4]
data_a[5] => altsyncram_59i1:auto_generated.data_a[5]
data_a[6] => altsyncram_59i1:auto_generated.data_a[6]
data_a[7] => altsyncram_59i1:auto_generated.data_a[7]
data_a[8] => altsyncram_59i1:auto_generated.data_a[8]
data_a[9] => altsyncram_59i1:auto_generated.data_a[9]
data_a[10] => altsyncram_59i1:auto_generated.data_a[10]
data_a[11] => altsyncram_59i1:auto_generated.data_a[11]
data_a[12] => altsyncram_59i1:auto_generated.data_a[12]
data_a[13] => altsyncram_59i1:auto_generated.data_a[13]
data_a[14] => altsyncram_59i1:auto_generated.data_a[14]
data_a[15] => altsyncram_59i1:auto_generated.data_a[15]
data_a[16] => altsyncram_59i1:auto_generated.data_a[16]
data_a[17] => altsyncram_59i1:auto_generated.data_a[17]
data_a[18] => altsyncram_59i1:auto_generated.data_a[18]
data_a[19] => altsyncram_59i1:auto_generated.data_a[19]
data_a[20] => altsyncram_59i1:auto_generated.data_a[20]
data_a[21] => altsyncram_59i1:auto_generated.data_a[21]
data_a[22] => altsyncram_59i1:auto_generated.data_a[22]
data_a[23] => altsyncram_59i1:auto_generated.data_a[23]
data_a[24] => altsyncram_59i1:auto_generated.data_a[24]
data_a[25] => altsyncram_59i1:auto_generated.data_a[25]
data_a[26] => altsyncram_59i1:auto_generated.data_a[26]
data_a[27] => altsyncram_59i1:auto_generated.data_a[27]
data_a[28] => altsyncram_59i1:auto_generated.data_a[28]
data_a[29] => altsyncram_59i1:auto_generated.data_a[29]
data_a[30] => altsyncram_59i1:auto_generated.data_a[30]
data_a[31] => altsyncram_59i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59i1:auto_generated.address_a[0]
address_a[1] => altsyncram_59i1:auto_generated.address_a[1]
address_a[2] => altsyncram_59i1:auto_generated.address_a[2]
address_a[3] => altsyncram_59i1:auto_generated.address_a[3]
address_a[4] => altsyncram_59i1:auto_generated.address_a[4]
address_a[5] => altsyncram_59i1:auto_generated.address_a[5]
address_a[6] => altsyncram_59i1:auto_generated.address_a[6]
address_a[7] => altsyncram_59i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_59i1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_59i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_59i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_59i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_59i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_59i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_59i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_59i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_59i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_59i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_59i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_59i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_59i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_59i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_59i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_59i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_59i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated
aclr1 => altsyncram_dm92:altsyncram1.aclr1
address_a[0] => altsyncram_dm92:altsyncram1.address_a[0]
address_a[1] => altsyncram_dm92:altsyncram1.address_a[1]
address_a[2] => altsyncram_dm92:altsyncram1.address_a[2]
address_a[3] => altsyncram_dm92:altsyncram1.address_a[3]
address_a[4] => altsyncram_dm92:altsyncram1.address_a[4]
address_a[5] => altsyncram_dm92:altsyncram1.address_a[5]
address_a[6] => altsyncram_dm92:altsyncram1.address_a[6]
address_a[7] => altsyncram_dm92:altsyncram1.address_a[7]
clock0 => altsyncram_dm92:altsyncram1.clock0
data_a[0] => altsyncram_dm92:altsyncram1.data_a[0]
data_a[1] => altsyncram_dm92:altsyncram1.data_a[1]
data_a[2] => altsyncram_dm92:altsyncram1.data_a[2]
data_a[3] => altsyncram_dm92:altsyncram1.data_a[3]
data_a[4] => altsyncram_dm92:altsyncram1.data_a[4]
data_a[5] => altsyncram_dm92:altsyncram1.data_a[5]
data_a[6] => altsyncram_dm92:altsyncram1.data_a[6]
data_a[7] => altsyncram_dm92:altsyncram1.data_a[7]
data_a[8] => altsyncram_dm92:altsyncram1.data_a[8]
data_a[9] => altsyncram_dm92:altsyncram1.data_a[9]
data_a[10] => altsyncram_dm92:altsyncram1.data_a[10]
data_a[11] => altsyncram_dm92:altsyncram1.data_a[11]
data_a[12] => altsyncram_dm92:altsyncram1.data_a[12]
data_a[13] => altsyncram_dm92:altsyncram1.data_a[13]
data_a[14] => altsyncram_dm92:altsyncram1.data_a[14]
data_a[15] => altsyncram_dm92:altsyncram1.data_a[15]
data_a[16] => altsyncram_dm92:altsyncram1.data_a[16]
data_a[17] => altsyncram_dm92:altsyncram1.data_a[17]
data_a[18] => altsyncram_dm92:altsyncram1.data_a[18]
data_a[19] => altsyncram_dm92:altsyncram1.data_a[19]
data_a[20] => altsyncram_dm92:altsyncram1.data_a[20]
data_a[21] => altsyncram_dm92:altsyncram1.data_a[21]
data_a[22] => altsyncram_dm92:altsyncram1.data_a[22]
data_a[23] => altsyncram_dm92:altsyncram1.data_a[23]
data_a[24] => altsyncram_dm92:altsyncram1.data_a[24]
data_a[25] => altsyncram_dm92:altsyncram1.data_a[25]
data_a[26] => altsyncram_dm92:altsyncram1.data_a[26]
data_a[27] => altsyncram_dm92:altsyncram1.data_a[27]
data_a[28] => altsyncram_dm92:altsyncram1.data_a[28]
data_a[29] => altsyncram_dm92:altsyncram1.data_a[29]
data_a[30] => altsyncram_dm92:altsyncram1.data_a[30]
data_a[31] => altsyncram_dm92:altsyncram1.data_a[31]
q_a[0] <= altsyncram_dm92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dm92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dm92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dm92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dm92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dm92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dm92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dm92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dm92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dm92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dm92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dm92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dm92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dm92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dm92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dm92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dm92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dm92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dm92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dm92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dm92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dm92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dm92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dm92:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dm92:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dm92:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dm92:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dm92:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dm92:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dm92:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dm92:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dm92:altsyncram1.q_a[31]
rden_a => altsyncram_dm92:altsyncram1.rden_a
wren_a => altsyncram_dm92:altsyncram1.wren_a


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|altsyncram_dm92:altsyncram1
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
aclr1 => ram_block3a8.CLR1
aclr1 => ram_block3a9.CLR1
aclr1 => ram_block3a10.CLR1
aclr1 => ram_block3a11.CLR1
aclr1 => ram_block3a12.CLR1
aclr1 => ram_block3a13.CLR1
aclr1 => ram_block3a14.CLR1
aclr1 => ram_block3a15.CLR1
aclr1 => ram_block3a16.CLR1
aclr1 => ram_block3a17.CLR1
aclr1 => ram_block3a18.CLR1
aclr1 => ram_block3a19.CLR1
aclr1 => ram_block3a20.CLR1
aclr1 => ram_block3a21.CLR1
aclr1 => ram_block3a22.CLR1
aclr1 => ram_block3a23.CLR1
aclr1 => ram_block3a24.CLR1
aclr1 => ram_block3a25.CLR1
aclr1 => ram_block3a26.CLR1
aclr1 => ram_block3a27.CLR1
aclr1 => ram_block3a28.CLR1
aclr1 => ram_block3a29.CLR1
aclr1 => ram_block3a30.CLR1
aclr1 => ram_block3a31.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_256:ram_w1|altsyncram:altsyncram_component|altsyncram_59i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|FSM:fsm_core
clk => clk.IN4
rst_n => rst_n.IN4
data_load_done <= data_load_done.DB_MAX_OUTPUT_PORT_TYPE
fsm_working <= fsm_working.DB_MAX_OUTPUT_PORT_TYPE
calc_done => Selector11.IN3
calc_done => Selector22.IN4
calc_done => Selector26.IN4
calc_done => Selector10.IN1
calc_done => Selector21.IN1
calc_done => Selector27.IN1
data_response_done <= data_response_done.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_done => fp_byte_counter.OUTPUTSELECT
uart_tx_done => fp_byte_counter.OUTPUTSELECT
uart_tx_done => fp_byte_counter.OUTPUTSELECT
uart_tx_done => nxt_state.MATRIX_1_RCV_INIT.DATAB
uart_tx_done => nxt_state.MATRIX_2_RCV_INIT.DATAB
uart_tx_done => Selector13.IN1
uart_tx_done => Selector10.IN3
uart_tx_done => uart_send_data_rsp_raw.DATAA
uart_tx_done => uart_send_data_rsp_raw.DATAA
uart_tx_done => uart_send_data_rsp_raw.DATAA
uart_tx_done => uart_send_data_rsp_raw.DATAA
uart_tx_done => Selector5.IN2
uart_tx_done => Selector7.IN1
uart_tx_done => Selector9.IN1
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => fp_reg.OUTPUTSELECT
uart_rx_done => four_byte_counter.OUTPUTSELECT
uart_rx_done => four_byte_counter.OUTPUTSELECT
uart_rx_done => four_byte_counter.OUTPUTSELECT
uart_rx_done => nxt_state.PHRASE.DATAB
uart_rx_done => Selector2.IN3
uart_rx_done => a_height_load.DATAB
uart_rx_done => Selector3.IN3
uart_rx_done => a_width_load.DATAB
uart_rx_done => Selector4.IN3
uart_rx_done => w_height_load.DATAB
uart_rx_done => nxt_state.STR_W_W.DATAB
uart_rx_done => w_width_load.DATAB
uart_rx_done => Selector0.IN1
uart_rx_done => Selector1.IN1
uart_rx_done => Selector2.IN1
uart_rx_done => Selector3.IN1
uart_rx_done => Selector4.IN1
uart_rx_data[0] => fp_reg.DATAB
uart_rx_data[0] => Equal7.IN1
uart_rx_data[0] => a_height[0].DATAIN
uart_rx_data[0] => a_width[0].DATAIN
uart_rx_data[0] => w_height[0].DATAIN
uart_rx_data[0] => w_width[0].DATAIN
uart_rx_data[1] => fp_reg.DATAB
uart_rx_data[1] => Equal7.IN7
uart_rx_data[1] => a_height[1].DATAIN
uart_rx_data[1] => a_width[1].DATAIN
uart_rx_data[1] => w_height[1].DATAIN
uart_rx_data[1] => w_width[1].DATAIN
uart_rx_data[2] => fp_reg.DATAB
uart_rx_data[2] => Equal7.IN6
uart_rx_data[2] => a_height[2].DATAIN
uart_rx_data[2] => a_width[2].DATAIN
uart_rx_data[2] => w_height[2].DATAIN
uart_rx_data[2] => w_width[2].DATAIN
uart_rx_data[3] => fp_reg.DATAB
uart_rx_data[3] => Equal7.IN5
uart_rx_data[3] => a_height[3].DATAIN
uart_rx_data[3] => a_width[3].DATAIN
uart_rx_data[3] => w_height[3].DATAIN
uart_rx_data[3] => w_width[3].DATAIN
uart_rx_data[4] => fp_reg.DATAB
uart_rx_data[4] => Equal7.IN0
uart_rx_data[4] => a_height[4].DATAIN
uart_rx_data[4] => a_width[4].DATAIN
uart_rx_data[4] => w_height[4].DATAIN
uart_rx_data[4] => w_width[4].DATAIN
uart_rx_data[5] => fp_reg.DATAB
uart_rx_data[5] => Equal7.IN4
uart_rx_data[5] => a_height[5].DATAIN
uart_rx_data[5] => a_width[5].DATAIN
uart_rx_data[5] => w_height[5].DATAIN
uart_rx_data[5] => w_width[5].DATAIN
uart_rx_data[6] => fp_reg.DATAB
uart_rx_data[6] => Equal7.IN3
uart_rx_data[6] => a_height[6].DATAIN
uart_rx_data[6] => a_width[6].DATAIN
uart_rx_data[6] => w_height[6].DATAIN
uart_rx_data[6] => w_width[6].DATAIN
uart_rx_data[7] => fp_reg.DATAB
uart_rx_data[7] => Equal7.IN2
uart_rx_data[7] => a_height[7].DATAIN
uart_rx_data[7] => a_width[7].DATAIN
uart_rx_data[7] => w_height[7].DATAIN
uart_rx_data[7] => w_width[7].DATAIN
ram_w0_addr[0] <= ram_w0_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[1] <= ram_w0_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[2] <= ram_w0_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[3] <= ram_w0_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[4] <= ram_w0_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[5] <= ram_w0_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[6] <= ram_w0_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[7] <= ram_w0_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[0] <= ram_w1_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[1] <= ram_w1_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[2] <= ram_w1_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[3] <= ram_w1_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[4] <= ram_w1_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[5] <= ram_w1_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[6] <= ram_w1_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[7] <= ram_w1_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[0] <= ram_a0_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[1] <= ram_a0_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[2] <= ram_a0_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[3] <= ram_a0_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[4] <= ram_a0_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[5] <= ram_a0_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[6] <= ram_a0_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[7] <= ram_a0_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[0] <= ram_a1_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[1] <= ram_a1_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[2] <= ram_a1_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[3] <= ram_a1_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[4] <= ram_a1_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[5] <= ram_a1_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[6] <= ram_a1_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[7] <= ram_a1_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[0] <= ram_c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[1] <= ram_c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[2] <= ram_c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[3] <= ram_c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[4] <= ram_c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[5] <= ram_c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[6] <= ram_c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[7] <= ram_c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[8] <= ram_c_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[9] <= ram_c_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[10] <= ram_c_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[11] <= ram_c_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[12] <= ram_c_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[13] <= ram_c_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[14] <= ram_c_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[15] <= ram_c_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_rden_all[0][0] <= ram_c_rden_all[0][0].DB_MAX_OUTPUT_PORT_TYPE
ram_c_rden_all[0][1] <= ram_c_rden_all[0][0].DB_MAX_OUTPUT_PORT_TYPE
ram_c_rden_all[1][0] <= ram_c_rden_all[0][0].DB_MAX_OUTPUT_PORT_TYPE
ram_c_rden_all[1][1] <= ram_c_rden_all[0][0].DB_MAX_OUTPUT_PORT_TYPE
ram_w0_wren <= ram_w0_wren.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_wren <= ram_w1_wren.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_wren <= ram_a0_wren.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_wren <= ram_a1_wren.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] <= uart_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[1] <= uart_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[2] <= uart_tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[3] <= uart_tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[4] <= uart_tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[5] <= uart_tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[6] <= uart_tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[7] <= uart_tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_send_data <= uart_send_data.DB_MAX_OUTPUT_PORT_TYPE
fp_data[0] <= fp_reg[0].DB_MAX_OUTPUT_PORT_TYPE
fp_data[1] <= fp_reg[1].DB_MAX_OUTPUT_PORT_TYPE
fp_data[2] <= fp_reg[2].DB_MAX_OUTPUT_PORT_TYPE
fp_data[3] <= fp_reg[3].DB_MAX_OUTPUT_PORT_TYPE
fp_data[4] <= fp_reg[4].DB_MAX_OUTPUT_PORT_TYPE
fp_data[5] <= fp_reg[5].DB_MAX_OUTPUT_PORT_TYPE
fp_data[6] <= fp_reg[6].DB_MAX_OUTPUT_PORT_TYPE
fp_data[7] <= fp_reg[7].DB_MAX_OUTPUT_PORT_TYPE
fp_data[8] <= fp_reg[8].DB_MAX_OUTPUT_PORT_TYPE
fp_data[9] <= fp_reg[9].DB_MAX_OUTPUT_PORT_TYPE
fp_data[10] <= fp_reg[10].DB_MAX_OUTPUT_PORT_TYPE
fp_data[11] <= fp_reg[11].DB_MAX_OUTPUT_PORT_TYPE
fp_data[12] <= fp_reg[12].DB_MAX_OUTPUT_PORT_TYPE
fp_data[13] <= fp_reg[13].DB_MAX_OUTPUT_PORT_TYPE
fp_data[14] <= fp_reg[14].DB_MAX_OUTPUT_PORT_TYPE
fp_data[15] <= fp_reg[15].DB_MAX_OUTPUT_PORT_TYPE
fp_data[16] <= fp_reg[16].DB_MAX_OUTPUT_PORT_TYPE
fp_data[17] <= fp_reg[17].DB_MAX_OUTPUT_PORT_TYPE
fp_data[18] <= fp_reg[18].DB_MAX_OUTPUT_PORT_TYPE
fp_data[19] <= fp_reg[19].DB_MAX_OUTPUT_PORT_TYPE
fp_data[20] <= fp_reg[20].DB_MAX_OUTPUT_PORT_TYPE
fp_data[21] <= fp_reg[21].DB_MAX_OUTPUT_PORT_TYPE
fp_data[22] <= fp_reg[22].DB_MAX_OUTPUT_PORT_TYPE
fp_data[23] <= fp_reg[23].DB_MAX_OUTPUT_PORT_TYPE
fp_data[24] <= fp_reg[24].DB_MAX_OUTPUT_PORT_TYPE
fp_data[25] <= fp_reg[25].DB_MAX_OUTPUT_PORT_TYPE
fp_data[26] <= fp_reg[26].DB_MAX_OUTPUT_PORT_TYPE
fp_data[27] <= fp_reg[27].DB_MAX_OUTPUT_PORT_TYPE
fp_data[28] <= fp_reg[28].DB_MAX_OUTPUT_PORT_TYPE
fp_data[29] <= fp_reg[29].DB_MAX_OUTPUT_PORT_TYPE
fp_data[30] <= fp_reg[30].DB_MAX_OUTPUT_PORT_TYPE
fp_data[31] <= fp_reg[31].DB_MAX_OUTPUT_PORT_TYPE
ram_c_data[0][0][0] => c_data[0].DATAB
ram_c_data[0][0][1] => c_data[1].DATAB
ram_c_data[0][0][2] => c_data[2].DATAB
ram_c_data[0][0][3] => c_data[3].DATAB
ram_c_data[0][0][4] => c_data[4].DATAB
ram_c_data[0][0][5] => c_data[5].DATAB
ram_c_data[0][0][6] => c_data[6].DATAB
ram_c_data[0][0][7] => c_data[7].DATAB
ram_c_data[0][0][8] => c_data[8].DATAB
ram_c_data[0][0][9] => c_data[9].DATAB
ram_c_data[0][0][10] => c_data[10].DATAB
ram_c_data[0][0][11] => c_data[11].DATAB
ram_c_data[0][0][12] => c_data[12].DATAB
ram_c_data[0][0][13] => c_data[13].DATAB
ram_c_data[0][0][14] => c_data[14].DATAB
ram_c_data[0][0][15] => c_data[15].DATAB
ram_c_data[0][0][16] => c_data[16].DATAB
ram_c_data[0][0][17] => c_data[17].DATAB
ram_c_data[0][0][18] => c_data[18].DATAB
ram_c_data[0][0][19] => c_data[19].DATAB
ram_c_data[0][0][20] => c_data[20].DATAB
ram_c_data[0][0][21] => c_data[21].DATAB
ram_c_data[0][0][22] => c_data[22].DATAB
ram_c_data[0][0][23] => c_data[23].DATAB
ram_c_data[0][0][24] => c_data[24].DATAB
ram_c_data[0][0][25] => c_data[25].DATAB
ram_c_data[0][0][26] => c_data[26].DATAB
ram_c_data[0][0][27] => c_data[27].DATAB
ram_c_data[0][0][28] => c_data[28].DATAB
ram_c_data[0][0][29] => c_data[29].DATAB
ram_c_data[0][0][30] => c_data[30].DATAB
ram_c_data[0][0][31] => c_data[31].DATAB
ram_c_data[0][1][0] => c_data.DATAB
ram_c_data[0][1][1] => c_data.DATAB
ram_c_data[0][1][2] => c_data.DATAB
ram_c_data[0][1][3] => c_data.DATAB
ram_c_data[0][1][4] => c_data.DATAB
ram_c_data[0][1][5] => c_data.DATAB
ram_c_data[0][1][6] => c_data.DATAB
ram_c_data[0][1][7] => c_data.DATAB
ram_c_data[0][1][8] => c_data.DATAB
ram_c_data[0][1][9] => c_data.DATAB
ram_c_data[0][1][10] => c_data.DATAB
ram_c_data[0][1][11] => c_data.DATAB
ram_c_data[0][1][12] => c_data.DATAB
ram_c_data[0][1][13] => c_data.DATAB
ram_c_data[0][1][14] => c_data.DATAB
ram_c_data[0][1][15] => c_data.DATAB
ram_c_data[0][1][16] => c_data.DATAB
ram_c_data[0][1][17] => c_data.DATAB
ram_c_data[0][1][18] => c_data.DATAB
ram_c_data[0][1][19] => c_data.DATAB
ram_c_data[0][1][20] => c_data.DATAB
ram_c_data[0][1][21] => c_data.DATAB
ram_c_data[0][1][22] => c_data.DATAB
ram_c_data[0][1][23] => c_data.DATAB
ram_c_data[0][1][24] => c_data.DATAB
ram_c_data[0][1][25] => c_data.DATAB
ram_c_data[0][1][26] => c_data.DATAB
ram_c_data[0][1][27] => c_data.DATAB
ram_c_data[0][1][28] => c_data.DATAB
ram_c_data[0][1][29] => c_data.DATAB
ram_c_data[0][1][30] => c_data.DATAB
ram_c_data[0][1][31] => c_data.DATAB
ram_c_data[1][0][0] => c_data.DATAB
ram_c_data[1][0][1] => c_data.DATAB
ram_c_data[1][0][2] => c_data.DATAB
ram_c_data[1][0][3] => c_data.DATAB
ram_c_data[1][0][4] => c_data.DATAB
ram_c_data[1][0][5] => c_data.DATAB
ram_c_data[1][0][6] => c_data.DATAB
ram_c_data[1][0][7] => c_data.DATAB
ram_c_data[1][0][8] => c_data.DATAB
ram_c_data[1][0][9] => c_data.DATAB
ram_c_data[1][0][10] => c_data.DATAB
ram_c_data[1][0][11] => c_data.DATAB
ram_c_data[1][0][12] => c_data.DATAB
ram_c_data[1][0][13] => c_data.DATAB
ram_c_data[1][0][14] => c_data.DATAB
ram_c_data[1][0][15] => c_data.DATAB
ram_c_data[1][0][16] => c_data.DATAB
ram_c_data[1][0][17] => c_data.DATAB
ram_c_data[1][0][18] => c_data.DATAB
ram_c_data[1][0][19] => c_data.DATAB
ram_c_data[1][0][20] => c_data.DATAB
ram_c_data[1][0][21] => c_data.DATAB
ram_c_data[1][0][22] => c_data.DATAB
ram_c_data[1][0][23] => c_data.DATAB
ram_c_data[1][0][24] => c_data.DATAB
ram_c_data[1][0][25] => c_data.DATAB
ram_c_data[1][0][26] => c_data.DATAB
ram_c_data[1][0][27] => c_data.DATAB
ram_c_data[1][0][28] => c_data.DATAB
ram_c_data[1][0][29] => c_data.DATAB
ram_c_data[1][0][30] => c_data.DATAB
ram_c_data[1][0][31] => c_data.DATAB
ram_c_data[1][1][0] => c_data.DATAB
ram_c_data[1][1][1] => c_data.DATAB
ram_c_data[1][1][2] => c_data.DATAB
ram_c_data[1][1][3] => c_data.DATAB
ram_c_data[1][1][4] => c_data.DATAB
ram_c_data[1][1][5] => c_data.DATAB
ram_c_data[1][1][6] => c_data.DATAB
ram_c_data[1][1][7] => c_data.DATAB
ram_c_data[1][1][8] => c_data.DATAB
ram_c_data[1][1][9] => c_data.DATAB
ram_c_data[1][1][10] => c_data.DATAB
ram_c_data[1][1][11] => c_data.DATAB
ram_c_data[1][1][12] => c_data.DATAB
ram_c_data[1][1][13] => c_data.DATAB
ram_c_data[1][1][14] => c_data.DATAB
ram_c_data[1][1][15] => c_data.DATAB
ram_c_data[1][1][16] => c_data.DATAB
ram_c_data[1][1][17] => c_data.DATAB
ram_c_data[1][1][18] => c_data.DATAB
ram_c_data[1][1][19] => c_data.DATAB
ram_c_data[1][1][20] => c_data.DATAB
ram_c_data[1][1][21] => c_data.DATAB
ram_c_data[1][1][22] => c_data.DATAB
ram_c_data[1][1][23] => c_data.DATAB
ram_c_data[1][1][24] => c_data.DATAB
ram_c_data[1][1][25] => c_data.DATAB
ram_c_data[1][1][26] => c_data.DATAB
ram_c_data[1][1][27] => c_data.DATAB
ram_c_data[1][1][28] => c_data.DATAB
ram_c_data[1][1][29] => c_data.DATAB
ram_c_data[1][1][30] => c_data.DATAB
ram_c_data[1][1][31] => c_data.DATAB
state_val[0] <= state_val.DB_MAX_OUTPUT_PORT_TYPE
state_val[1] <= state_val.DB_MAX_OUTPUT_PORT_TYPE
state_val[2] <= state_val.DB_MAX_OUTPUT_PORT_TYPE
state_val[3] <= state_val.DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[0] <= a_height[1].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[1] <= a_height[2].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[2] <= a_height[3].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[3] <= a_height[4].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[4] <= a_height[5].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[5] <= a_height[6].DB_MAX_OUTPUT_PORT_TYPE
a_seg_cnt[6] <= a_height[7].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[0] <= w_width[1].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[1] <= w_width[2].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[2] <= w_width[3].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[3] <= w_width[4].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[4] <= w_width[5].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[5] <= w_width[6].DB_MAX_OUTPUT_PORT_TYPE
w_seg_cnt[6] <= w_width[7].DB_MAX_OUTPUT_PORT_TYPE
seg_length[0] <= a_width[0].DB_MAX_OUTPUT_PORT_TYPE
seg_length[1] <= a_width[1].DB_MAX_OUTPUT_PORT_TYPE
seg_length[2] <= a_width[2].DB_MAX_OUTPUT_PORT_TYPE
seg_length[3] <= a_width[3].DB_MAX_OUTPUT_PORT_TYPE
seg_length[4] <= a_width[4].DB_MAX_OUTPUT_PORT_TYPE
seg_length[5] <= a_width[5].DB_MAX_OUTPUT_PORT_TYPE
seg_length[6] <= a_width[6].DB_MAX_OUTPUT_PORT_TYPE
seg_length[7] <= a_width[7].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|FSM:fsm_core|dff_1b:uart_data_sed_reg1
d => state.DATAIN
clk => state.CLK
rst_n => state.ACLR
q <= state.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|FSM:fsm_core|dff_1b:uart_data_sed_reg2
d => state.DATAIN
clk => state.CLK
rst_n => state.ACLR
q <= state.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|FSM:fsm_core|dff_1b:uart_data_sed_reg3
d => state.DATAIN
clk => state.CLK
rst_n => state.ACLR
q <= state.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|FSM:fsm_core|dff_1b:uart_data_sed_reg4
d => state.DATAIN
clk => state.CLK
rst_n => state.ACLR
q <= state.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr
clk => clk.IN6
rst_n => rst_n.IN6
a_in_raw[0][0] => a_in.DATAB
a_in_raw[0][1] => a_in.DATAB
a_in_raw[0][2] => a_in.DATAB
a_in_raw[0][3] => a_in.DATAB
a_in_raw[0][4] => a_in.DATAB
a_in_raw[0][5] => a_in.DATAB
a_in_raw[0][6] => a_in.DATAB
a_in_raw[0][7] => a_in.DATAB
a_in_raw[0][8] => a_in.DATAB
a_in_raw[0][9] => a_in.DATAB
a_in_raw[0][10] => a_in.DATAB
a_in_raw[0][11] => a_in.DATAB
a_in_raw[0][12] => a_in.DATAB
a_in_raw[0][13] => a_in.DATAB
a_in_raw[0][14] => a_in.DATAB
a_in_raw[0][15] => a_in.DATAB
a_in_raw[0][16] => a_in.DATAB
a_in_raw[0][17] => a_in.DATAB
a_in_raw[0][18] => a_in.DATAB
a_in_raw[0][19] => a_in.DATAB
a_in_raw[0][20] => a_in.DATAB
a_in_raw[0][21] => a_in.DATAB
a_in_raw[0][22] => a_in.DATAB
a_in_raw[0][23] => a_in.DATAB
a_in_raw[0][24] => a_in.DATAB
a_in_raw[0][25] => a_in.DATAB
a_in_raw[0][26] => a_in.DATAB
a_in_raw[0][27] => a_in.DATAB
a_in_raw[0][28] => a_in.DATAB
a_in_raw[0][29] => a_in.DATAB
a_in_raw[0][30] => a_in.DATAB
a_in_raw[0][31] => a_in.DATAB
a_in_raw[1][0] => a_in1.DATAB
a_in_raw[1][1] => a_in1.DATAB
a_in_raw[1][2] => a_in1.DATAB
a_in_raw[1][3] => a_in1.DATAB
a_in_raw[1][4] => a_in1.DATAB
a_in_raw[1][5] => a_in1.DATAB
a_in_raw[1][6] => a_in1.DATAB
a_in_raw[1][7] => a_in1.DATAB
a_in_raw[1][8] => a_in1.DATAB
a_in_raw[1][9] => a_in1.DATAB
a_in_raw[1][10] => a_in1.DATAB
a_in_raw[1][11] => a_in1.DATAB
a_in_raw[1][12] => a_in1.DATAB
a_in_raw[1][13] => a_in1.DATAB
a_in_raw[1][14] => a_in1.DATAB
a_in_raw[1][15] => a_in1.DATAB
a_in_raw[1][16] => a_in1.DATAB
a_in_raw[1][17] => a_in1.DATAB
a_in_raw[1][18] => a_in1.DATAB
a_in_raw[1][19] => a_in1.DATAB
a_in_raw[1][20] => a_in1.DATAB
a_in_raw[1][21] => a_in1.DATAB
a_in_raw[1][22] => a_in1.DATAB
a_in_raw[1][23] => a_in1.DATAB
a_in_raw[1][24] => a_in1.DATAB
a_in_raw[1][25] => a_in1.DATAB
a_in_raw[1][26] => a_in1.DATAB
a_in_raw[1][27] => a_in1.DATAB
a_in_raw[1][28] => a_in1.DATAB
a_in_raw[1][29] => a_in1.DATAB
a_in_raw[1][30] => a_in1.DATAB
a_in_raw[1][31] => a_in1.DATAB
w_in_raw[0][0] => w_in.DATAB
w_in_raw[0][1] => w_in.DATAB
w_in_raw[0][2] => w_in.DATAB
w_in_raw[0][3] => w_in.DATAB
w_in_raw[0][4] => w_in.DATAB
w_in_raw[0][5] => w_in.DATAB
w_in_raw[0][6] => w_in.DATAB
w_in_raw[0][7] => w_in.DATAB
w_in_raw[0][8] => w_in.DATAB
w_in_raw[0][9] => w_in.DATAB
w_in_raw[0][10] => w_in.DATAB
w_in_raw[0][11] => w_in.DATAB
w_in_raw[0][12] => w_in.DATAB
w_in_raw[0][13] => w_in.DATAB
w_in_raw[0][14] => w_in.DATAB
w_in_raw[0][15] => w_in.DATAB
w_in_raw[0][16] => w_in.DATAB
w_in_raw[0][17] => w_in.DATAB
w_in_raw[0][18] => w_in.DATAB
w_in_raw[0][19] => w_in.DATAB
w_in_raw[0][20] => w_in.DATAB
w_in_raw[0][21] => w_in.DATAB
w_in_raw[0][22] => w_in.DATAB
w_in_raw[0][23] => w_in.DATAB
w_in_raw[0][24] => w_in.DATAB
w_in_raw[0][25] => w_in.DATAB
w_in_raw[0][26] => w_in.DATAB
w_in_raw[0][27] => w_in.DATAB
w_in_raw[0][28] => w_in.DATAB
w_in_raw[0][29] => w_in.DATAB
w_in_raw[0][30] => w_in.DATAB
w_in_raw[0][31] => w_in.DATAB
w_in_raw[1][0] => w_in1.DATAB
w_in_raw[1][1] => w_in1.DATAB
w_in_raw[1][2] => w_in1.DATAB
w_in_raw[1][3] => w_in1.DATAB
w_in_raw[1][4] => w_in1.DATAB
w_in_raw[1][5] => w_in1.DATAB
w_in_raw[1][6] => w_in1.DATAB
w_in_raw[1][7] => w_in1.DATAB
w_in_raw[1][8] => w_in1.DATAB
w_in_raw[1][9] => w_in1.DATAB
w_in_raw[1][10] => w_in1.DATAB
w_in_raw[1][11] => w_in1.DATAB
w_in_raw[1][12] => w_in1.DATAB
w_in_raw[1][13] => w_in1.DATAB
w_in_raw[1][14] => w_in1.DATAB
w_in_raw[1][15] => w_in1.DATAB
w_in_raw[1][16] => w_in1.DATAB
w_in_raw[1][17] => w_in1.DATAB
w_in_raw[1][18] => w_in1.DATAB
w_in_raw[1][19] => w_in1.DATAB
w_in_raw[1][20] => w_in1.DATAB
w_in_raw[1][21] => w_in1.DATAB
w_in_raw[1][22] => w_in1.DATAB
w_in_raw[1][23] => w_in1.DATAB
w_in_raw[1][24] => w_in1.DATAB
w_in_raw[1][25] => w_in1.DATAB
w_in_raw[1][26] => w_in1.DATAB
w_in_raw[1][27] => w_in1.DATAB
w_in_raw[1][28] => w_in1.DATAB
w_in_raw[1][29] => w_in1.DATAB
w_in_raw[1][30] => w_in1.DATAB
w_in_raw[1][31] => w_in1.DATAB
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => a_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => w_in.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => a_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
data_valid => w_in1.OUTPUTSELECT
c_out[0][0][0] <= MAC:MAC_00.result_MAC
c_out[0][0][1] <= MAC:MAC_00.result_MAC
c_out[0][0][2] <= MAC:MAC_00.result_MAC
c_out[0][0][3] <= MAC:MAC_00.result_MAC
c_out[0][0][4] <= MAC:MAC_00.result_MAC
c_out[0][0][5] <= MAC:MAC_00.result_MAC
c_out[0][0][6] <= MAC:MAC_00.result_MAC
c_out[0][0][7] <= MAC:MAC_00.result_MAC
c_out[0][0][8] <= MAC:MAC_00.result_MAC
c_out[0][0][9] <= MAC:MAC_00.result_MAC
c_out[0][0][10] <= MAC:MAC_00.result_MAC
c_out[0][0][11] <= MAC:MAC_00.result_MAC
c_out[0][0][12] <= MAC:MAC_00.result_MAC
c_out[0][0][13] <= MAC:MAC_00.result_MAC
c_out[0][0][14] <= MAC:MAC_00.result_MAC
c_out[0][0][15] <= MAC:MAC_00.result_MAC
c_out[0][0][16] <= MAC:MAC_00.result_MAC
c_out[0][0][17] <= MAC:MAC_00.result_MAC
c_out[0][0][18] <= MAC:MAC_00.result_MAC
c_out[0][0][19] <= MAC:MAC_00.result_MAC
c_out[0][0][20] <= MAC:MAC_00.result_MAC
c_out[0][0][21] <= MAC:MAC_00.result_MAC
c_out[0][0][22] <= MAC:MAC_00.result_MAC
c_out[0][0][23] <= MAC:MAC_00.result_MAC
c_out[0][0][24] <= MAC:MAC_00.result_MAC
c_out[0][0][25] <= MAC:MAC_00.result_MAC
c_out[0][0][26] <= MAC:MAC_00.result_MAC
c_out[0][0][27] <= MAC:MAC_00.result_MAC
c_out[0][0][28] <= MAC:MAC_00.result_MAC
c_out[0][0][29] <= MAC:MAC_00.result_MAC
c_out[0][0][30] <= MAC:MAC_00.result_MAC
c_out[0][0][31] <= MAC:MAC_00.result_MAC
c_out[0][1][0] <= MAC:MAC_01.result_MAC
c_out[0][1][1] <= MAC:MAC_01.result_MAC
c_out[0][1][2] <= MAC:MAC_01.result_MAC
c_out[0][1][3] <= MAC:MAC_01.result_MAC
c_out[0][1][4] <= MAC:MAC_01.result_MAC
c_out[0][1][5] <= MAC:MAC_01.result_MAC
c_out[0][1][6] <= MAC:MAC_01.result_MAC
c_out[0][1][7] <= MAC:MAC_01.result_MAC
c_out[0][1][8] <= MAC:MAC_01.result_MAC
c_out[0][1][9] <= MAC:MAC_01.result_MAC
c_out[0][1][10] <= MAC:MAC_01.result_MAC
c_out[0][1][11] <= MAC:MAC_01.result_MAC
c_out[0][1][12] <= MAC:MAC_01.result_MAC
c_out[0][1][13] <= MAC:MAC_01.result_MAC
c_out[0][1][14] <= MAC:MAC_01.result_MAC
c_out[0][1][15] <= MAC:MAC_01.result_MAC
c_out[0][1][16] <= MAC:MAC_01.result_MAC
c_out[0][1][17] <= MAC:MAC_01.result_MAC
c_out[0][1][18] <= MAC:MAC_01.result_MAC
c_out[0][1][19] <= MAC:MAC_01.result_MAC
c_out[0][1][20] <= MAC:MAC_01.result_MAC
c_out[0][1][21] <= MAC:MAC_01.result_MAC
c_out[0][1][22] <= MAC:MAC_01.result_MAC
c_out[0][1][23] <= MAC:MAC_01.result_MAC
c_out[0][1][24] <= MAC:MAC_01.result_MAC
c_out[0][1][25] <= MAC:MAC_01.result_MAC
c_out[0][1][26] <= MAC:MAC_01.result_MAC
c_out[0][1][27] <= MAC:MAC_01.result_MAC
c_out[0][1][28] <= MAC:MAC_01.result_MAC
c_out[0][1][29] <= MAC:MAC_01.result_MAC
c_out[0][1][30] <= MAC:MAC_01.result_MAC
c_out[0][1][31] <= MAC:MAC_01.result_MAC
c_out[1][0][0] <= MAC:MAC_10.result_MAC
c_out[1][0][1] <= MAC:MAC_10.result_MAC
c_out[1][0][2] <= MAC:MAC_10.result_MAC
c_out[1][0][3] <= MAC:MAC_10.result_MAC
c_out[1][0][4] <= MAC:MAC_10.result_MAC
c_out[1][0][5] <= MAC:MAC_10.result_MAC
c_out[1][0][6] <= MAC:MAC_10.result_MAC
c_out[1][0][7] <= MAC:MAC_10.result_MAC
c_out[1][0][8] <= MAC:MAC_10.result_MAC
c_out[1][0][9] <= MAC:MAC_10.result_MAC
c_out[1][0][10] <= MAC:MAC_10.result_MAC
c_out[1][0][11] <= MAC:MAC_10.result_MAC
c_out[1][0][12] <= MAC:MAC_10.result_MAC
c_out[1][0][13] <= MAC:MAC_10.result_MAC
c_out[1][0][14] <= MAC:MAC_10.result_MAC
c_out[1][0][15] <= MAC:MAC_10.result_MAC
c_out[1][0][16] <= MAC:MAC_10.result_MAC
c_out[1][0][17] <= MAC:MAC_10.result_MAC
c_out[1][0][18] <= MAC:MAC_10.result_MAC
c_out[1][0][19] <= MAC:MAC_10.result_MAC
c_out[1][0][20] <= MAC:MAC_10.result_MAC
c_out[1][0][21] <= MAC:MAC_10.result_MAC
c_out[1][0][22] <= MAC:MAC_10.result_MAC
c_out[1][0][23] <= MAC:MAC_10.result_MAC
c_out[1][0][24] <= MAC:MAC_10.result_MAC
c_out[1][0][25] <= MAC:MAC_10.result_MAC
c_out[1][0][26] <= MAC:MAC_10.result_MAC
c_out[1][0][27] <= MAC:MAC_10.result_MAC
c_out[1][0][28] <= MAC:MAC_10.result_MAC
c_out[1][0][29] <= MAC:MAC_10.result_MAC
c_out[1][0][30] <= MAC:MAC_10.result_MAC
c_out[1][0][31] <= MAC:MAC_10.result_MAC
c_out[1][1][0] <= MAC:MAC_11.result_MAC
c_out[1][1][1] <= MAC:MAC_11.result_MAC
c_out[1][1][2] <= MAC:MAC_11.result_MAC
c_out[1][1][3] <= MAC:MAC_11.result_MAC
c_out[1][1][4] <= MAC:MAC_11.result_MAC
c_out[1][1][5] <= MAC:MAC_11.result_MAC
c_out[1][1][6] <= MAC:MAC_11.result_MAC
c_out[1][1][7] <= MAC:MAC_11.result_MAC
c_out[1][1][8] <= MAC:MAC_11.result_MAC
c_out[1][1][9] <= MAC:MAC_11.result_MAC
c_out[1][1][10] <= MAC:MAC_11.result_MAC
c_out[1][1][11] <= MAC:MAC_11.result_MAC
c_out[1][1][12] <= MAC:MAC_11.result_MAC
c_out[1][1][13] <= MAC:MAC_11.result_MAC
c_out[1][1][14] <= MAC:MAC_11.result_MAC
c_out[1][1][15] <= MAC:MAC_11.result_MAC
c_out[1][1][16] <= MAC:MAC_11.result_MAC
c_out[1][1][17] <= MAC:MAC_11.result_MAC
c_out[1][1][18] <= MAC:MAC_11.result_MAC
c_out[1][1][19] <= MAC:MAC_11.result_MAC
c_out[1][1][20] <= MAC:MAC_11.result_MAC
c_out[1][1][21] <= MAC:MAC_11.result_MAC
c_out[1][1][22] <= MAC:MAC_11.result_MAC
c_out[1][1][23] <= MAC:MAC_11.result_MAC
c_out[1][1][24] <= MAC:MAC_11.result_MAC
c_out[1][1][25] <= MAC:MAC_11.result_MAC
c_out[1][1][26] <= MAC:MAC_11.result_MAC
c_out[1][1][27] <= MAC:MAC_11.result_MAC
c_out[1][1][28] <= MAC:MAC_11.result_MAC
c_out[1][1][29] <= MAC:MAC_11.result_MAC
c_out[1][1][30] <= MAC:MAC_11.result_MAC
c_out[1][1][31] <= MAC:MAC_11.result_MAC
en_mult[0][0] => en_mult[0][0].IN1
en_mult[0][1] => en_mult[0][1].IN1
en_mult[1][0] => en_mult[1][0].IN1
en_mult[1][1] => en_mult[1][1].IN1
clr_mult[0][0] => clr_mult[0][0].IN1
clr_mult[0][1] => clr_mult[0][1].IN1
clr_mult[1][0] => clr_mult[1][0].IN1
clr_mult[1][1] => clr_mult[1][1].IN1
en_accum[0][0] => en_accum[0][0].IN1
en_accum[0][1] => en_accum[0][1].IN1
en_accum[1][0] => en_accum[1][0].IN1
en_accum[1][1] => en_accum[1][1].IN1
clr_accum[0][0] => clr_accum[0][0].IN1
clr_accum[0][1] => clr_accum[0][1].IN1
clr_accum[1][0] => clr_accum[1][0].IN1
clr_accum[1][1] => clr_accum[1][1].IN1
accum_start[0][0] => accum_start[0][0].IN1
accum_start[0][1] => accum_start[0][1].IN1
accum_start[1][0] => accum_start[1][0].IN1
accum_start[1][1] => accum_start[1][1].IN1


|fumpy_top|systolic_arr:sys_arr|dff_32b:a1DelayReg_1
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|dff_32b:w1DelayReg_1
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00
clk => clk.IN4
rst_n => rst_n.IN4
a_in[0] => a_in[0].IN2
a_in[1] => a_in[1].IN2
a_in[2] => a_in[2].IN2
a_in[3] => a_in[3].IN2
a_in[4] => a_in[4].IN2
a_in[5] => a_in[5].IN2
a_in[6] => a_in[6].IN2
a_in[7] => a_in[7].IN2
a_in[8] => a_in[8].IN2
a_in[9] => a_in[9].IN2
a_in[10] => a_in[10].IN2
a_in[11] => a_in[11].IN2
a_in[12] => a_in[12].IN2
a_in[13] => a_in[13].IN2
a_in[14] => a_in[14].IN2
a_in[15] => a_in[15].IN2
a_in[16] => a_in[16].IN2
a_in[17] => a_in[17].IN2
a_in[18] => a_in[18].IN2
a_in[19] => a_in[19].IN2
a_in[20] => a_in[20].IN2
a_in[21] => a_in[21].IN2
a_in[22] => a_in[22].IN2
a_in[23] => a_in[23].IN2
a_in[24] => a_in[24].IN2
a_in[25] => a_in[25].IN2
a_in[26] => a_in[26].IN2
a_in[27] => a_in[27].IN2
a_in[28] => a_in[28].IN2
a_in[29] => a_in[29].IN2
a_in[30] => a_in[30].IN2
a_in[31] => a_in[31].IN2
b_in[0] => b_in[0].IN2
b_in[1] => b_in[1].IN2
b_in[2] => b_in[2].IN2
b_in[3] => b_in[3].IN2
b_in[4] => b_in[4].IN2
b_in[5] => b_in[5].IN2
b_in[6] => b_in[6].IN2
b_in[7] => b_in[7].IN2
b_in[8] => b_in[8].IN2
b_in[9] => b_in[9].IN2
b_in[10] => b_in[10].IN2
b_in[11] => b_in[11].IN2
b_in[12] => b_in[12].IN2
b_in[13] => b_in[13].IN2
b_in[14] => b_in[14].IN2
b_in[15] => b_in[15].IN2
b_in[16] => b_in[16].IN2
b_in[17] => b_in[17].IN2
b_in[18] => b_in[18].IN2
b_in[19] => b_in[19].IN2
b_in[20] => b_in[20].IN2
b_in[21] => b_in[21].IN2
b_in[22] => b_in[22].IN2
b_in[23] => b_in[23].IN2
b_in[24] => b_in[24].IN2
b_in[25] => b_in[25].IN2
b_in[26] => b_in[26].IN2
b_in[27] => b_in[27].IN2
b_in[28] => b_in[28].IN2
b_in[29] => b_in[29].IN2
b_in[30] => b_in[30].IN2
b_in[31] => b_in[31].IN2
result_MAC[0] <= accum:accum_inst.data_out
result_MAC[1] <= accum:accum_inst.data_out
result_MAC[2] <= accum:accum_inst.data_out
result_MAC[3] <= accum:accum_inst.data_out
result_MAC[4] <= accum:accum_inst.data_out
result_MAC[5] <= accum:accum_inst.data_out
result_MAC[6] <= accum:accum_inst.data_out
result_MAC[7] <= accum:accum_inst.data_out
result_MAC[8] <= accum:accum_inst.data_out
result_MAC[9] <= accum:accum_inst.data_out
result_MAC[10] <= accum:accum_inst.data_out
result_MAC[11] <= accum:accum_inst.data_out
result_MAC[12] <= accum:accum_inst.data_out
result_MAC[13] <= accum:accum_inst.data_out
result_MAC[14] <= accum:accum_inst.data_out
result_MAC[15] <= accum:accum_inst.data_out
result_MAC[16] <= accum:accum_inst.data_out
result_MAC[17] <= accum:accum_inst.data_out
result_MAC[18] <= accum:accum_inst.data_out
result_MAC[19] <= accum:accum_inst.data_out
result_MAC[20] <= accum:accum_inst.data_out
result_MAC[21] <= accum:accum_inst.data_out
result_MAC[22] <= accum:accum_inst.data_out
result_MAC[23] <= accum:accum_inst.data_out
result_MAC[24] <= accum:accum_inst.data_out
result_MAC[25] <= accum:accum_inst.data_out
result_MAC[26] <= accum:accum_inst.data_out
result_MAC[27] <= accum:accum_inst.data_out
result_MAC[28] <= accum:accum_inst.data_out
result_MAC[29] <= accum:accum_inst.data_out
result_MAC[30] <= accum:accum_inst.data_out
result_MAC[31] <= accum:accum_inst.data_out
a_out[0] <= dff_32b:a_data.q
a_out[1] <= dff_32b:a_data.q
a_out[2] <= dff_32b:a_data.q
a_out[3] <= dff_32b:a_data.q
a_out[4] <= dff_32b:a_data.q
a_out[5] <= dff_32b:a_data.q
a_out[6] <= dff_32b:a_data.q
a_out[7] <= dff_32b:a_data.q
a_out[8] <= dff_32b:a_data.q
a_out[9] <= dff_32b:a_data.q
a_out[10] <= dff_32b:a_data.q
a_out[11] <= dff_32b:a_data.q
a_out[12] <= dff_32b:a_data.q
a_out[13] <= dff_32b:a_data.q
a_out[14] <= dff_32b:a_data.q
a_out[15] <= dff_32b:a_data.q
a_out[16] <= dff_32b:a_data.q
a_out[17] <= dff_32b:a_data.q
a_out[18] <= dff_32b:a_data.q
a_out[19] <= dff_32b:a_data.q
a_out[20] <= dff_32b:a_data.q
a_out[21] <= dff_32b:a_data.q
a_out[22] <= dff_32b:a_data.q
a_out[23] <= dff_32b:a_data.q
a_out[24] <= dff_32b:a_data.q
a_out[25] <= dff_32b:a_data.q
a_out[26] <= dff_32b:a_data.q
a_out[27] <= dff_32b:a_data.q
a_out[28] <= dff_32b:a_data.q
a_out[29] <= dff_32b:a_data.q
a_out[30] <= dff_32b:a_data.q
a_out[31] <= dff_32b:a_data.q
b_out[0] <= dff_32b:b_data.q
b_out[1] <= dff_32b:b_data.q
b_out[2] <= dff_32b:b_data.q
b_out[3] <= dff_32b:b_data.q
b_out[4] <= dff_32b:b_data.q
b_out[5] <= dff_32b:b_data.q
b_out[6] <= dff_32b:b_data.q
b_out[7] <= dff_32b:b_data.q
b_out[8] <= dff_32b:b_data.q
b_out[9] <= dff_32b:b_data.q
b_out[10] <= dff_32b:b_data.q
b_out[11] <= dff_32b:b_data.q
b_out[12] <= dff_32b:b_data.q
b_out[13] <= dff_32b:b_data.q
b_out[14] <= dff_32b:b_data.q
b_out[15] <= dff_32b:b_data.q
b_out[16] <= dff_32b:b_data.q
b_out[17] <= dff_32b:b_data.q
b_out[18] <= dff_32b:b_data.q
b_out[19] <= dff_32b:b_data.q
b_out[20] <= dff_32b:b_data.q
b_out[21] <= dff_32b:b_data.q
b_out[22] <= dff_32b:b_data.q
b_out[23] <= dff_32b:b_data.q
b_out[24] <= dff_32b:b_data.q
b_out[25] <= dff_32b:b_data.q
b_out[26] <= dff_32b:b_data.q
b_out[27] <= dff_32b:b_data.q
b_out[28] <= dff_32b:b_data.q
b_out[29] <= dff_32b:b_data.q
b_out[30] <= dff_32b:b_data.q
b_out[31] <= dff_32b:b_data.q
en_mult => en_mult.IN1
clr_mult => clr_mult.IN1
en_accum => en_accum.IN1
clr_accum => clr_accum.IN1
accum_start => accum_start.IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst
rst_n => comb.IN0
clr => comb.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FPmult:FPmult_inst.result
result[1] <= FPmult:FPmult_inst.result
result[2] <= FPmult:FPmult_inst.result
result[3] <= FPmult:FPmult_inst.result
result[4] <= FPmult:FPmult_inst.result
result[5] <= FPmult:FPmult_inst.result
result[6] <= FPmult:FPmult_inst.result
result[7] <= FPmult:FPmult_inst.result
result[8] <= FPmult:FPmult_inst.result
result[9] <= FPmult:FPmult_inst.result
result[10] <= FPmult:FPmult_inst.result
result[11] <= FPmult:FPmult_inst.result
result[12] <= FPmult:FPmult_inst.result
result[13] <= FPmult:FPmult_inst.result
result[14] <= FPmult:FPmult_inst.result
result[15] <= FPmult:FPmult_inst.result
result[16] <= FPmult:FPmult_inst.result
result[17] <= FPmult:FPmult_inst.result
result[18] <= FPmult:FPmult_inst.result
result[19] <= FPmult:FPmult_inst.result
result[20] <= FPmult:FPmult_inst.result
result[21] <= FPmult:FPmult_inst.result
result[22] <= FPmult:FPmult_inst.result
result[23] <= FPmult:FPmult_inst.result
result[24] <= FPmult:FPmult_inst.result
result[25] <= FPmult:FPmult_inst.result
result[26] <= FPmult:FPmult_inst.result
result[27] <= FPmult:FPmult_inst.result
result[28] <= FPmult:FPmult_inst.result
result[29] <= FPmult:FPmult_inst.result
result[30] <= FPmult:FPmult_inst.result
result[31] <= FPmult:FPmult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst
rst => rst.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FP32_mult:FP32_mult_inst.result
result[1] <= FP32_mult:FP32_mult_inst.result
result[2] <= FP32_mult:FP32_mult_inst.result
result[3] <= FP32_mult:FP32_mult_inst.result
result[4] <= FP32_mult:FP32_mult_inst.result
result[5] <= FP32_mult:FP32_mult_inst.result
result[6] <= FP32_mult:FP32_mult_inst.result
result[7] <= FP32_mult:FP32_mult_inst.result
result[8] <= FP32_mult:FP32_mult_inst.result
result[9] <= FP32_mult:FP32_mult_inst.result
result[10] <= FP32_mult:FP32_mult_inst.result
result[11] <= FP32_mult:FP32_mult_inst.result
result[12] <= FP32_mult:FP32_mult_inst.result
result[13] <= FP32_mult:FP32_mult_inst.result
result[14] <= FP32_mult:FP32_mult_inst.result
result[15] <= FP32_mult:FP32_mult_inst.result
result[16] <= FP32_mult:FP32_mult_inst.result
result[17] <= FP32_mult:FP32_mult_inst.result
result[18] <= FP32_mult:FP32_mult_inst.result
result[19] <= FP32_mult:FP32_mult_inst.result
result[20] <= FP32_mult:FP32_mult_inst.result
result[21] <= FP32_mult:FP32_mult_inst.result
result[22] <= FP32_mult:FP32_mult_inst.result
result[23] <= FP32_mult:FP32_mult_inst.result
result[24] <= FP32_mult:FP32_mult_inst.result
result[25] <= FP32_mult:FP32_mult_inst.result
result[26] <= FP32_mult:FP32_mult_inst.result
result[27] <= FP32_mult:FP32_mult_inst.result
result[28] <= FP32_mult:FP32_mult_inst.result
result[29] <= FP32_mult:FP32_mult_inst.result
result[30] <= FP32_mult:FP32_mult_inst.result
result[31] <= FP32_mult:FP32_mult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[1] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[2] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[3] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[4] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[5] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[6] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[7] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[8] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[9] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[10] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[11] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[12] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[13] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[14] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[15] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[16] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[17] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[18] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[19] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[20] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[21] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[22] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[23] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[24] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[25] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[26] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[27] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[28] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[29] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[30] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[31] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_1od:auto_generated.dataa[0]
dataa[1] => add_sub_1od:auto_generated.dataa[1]
dataa[2] => add_sub_1od:auto_generated.dataa[2]
dataa[3] => add_sub_1od:auto_generated.dataa[3]
dataa[4] => add_sub_1od:auto_generated.dataa[4]
dataa[5] => add_sub_1od:auto_generated.dataa[5]
dataa[6] => add_sub_1od:auto_generated.dataa[6]
dataa[7] => add_sub_1od:auto_generated.dataa[7]
dataa[8] => add_sub_1od:auto_generated.dataa[8]
datab[0] => add_sub_1od:auto_generated.datab[0]
datab[1] => add_sub_1od:auto_generated.datab[1]
datab[2] => add_sub_1od:auto_generated.datab[2]
datab[3] => add_sub_1od:auto_generated.datab[3]
datab[4] => add_sub_1od:auto_generated.datab[4]
datab[5] => add_sub_1od:auto_generated.datab[5]
datab[6] => add_sub_1od:auto_generated.datab[6]
datab[7] => add_sub_1od:auto_generated.datab[7]
datab[8] => add_sub_1od:auto_generated.datab[8]
cin => add_sub_1od:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_1od:auto_generated.clock
aclr => add_sub_1od:auto_generated.aclr
clken => add_sub_1od:auto_generated.clken
result[0] <= add_sub_1od:auto_generated.result[0]
result[1] <= add_sub_1od:auto_generated.result[1]
result[2] <= add_sub_1od:auto_generated.result[2]
result[3] <= add_sub_1od:auto_generated.result[3]
result[4] <= add_sub_1od:auto_generated.result[4]
result[5] <= add_sub_1od:auto_generated.result[5]
result[6] <= add_sub_1od:auto_generated.result[6]
result[7] <= add_sub_1od:auto_generated.result[7]
result[8] <= add_sub_1od:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_d8c:auto_generated.dataa[0]
dataa[1] => add_sub_d8c:auto_generated.dataa[1]
dataa[2] => add_sub_d8c:auto_generated.dataa[2]
dataa[3] => add_sub_d8c:auto_generated.dataa[3]
dataa[4] => add_sub_d8c:auto_generated.dataa[4]
dataa[5] => add_sub_d8c:auto_generated.dataa[5]
dataa[6] => add_sub_d8c:auto_generated.dataa[6]
dataa[7] => add_sub_d8c:auto_generated.dataa[7]
dataa[8] => add_sub_d8c:auto_generated.dataa[8]
dataa[9] => add_sub_d8c:auto_generated.dataa[9]
datab[0] => add_sub_d8c:auto_generated.datab[0]
datab[1] => add_sub_d8c:auto_generated.datab[1]
datab[2] => add_sub_d8c:auto_generated.datab[2]
datab[3] => add_sub_d8c:auto_generated.datab[3]
datab[4] => add_sub_d8c:auto_generated.datab[4]
datab[5] => add_sub_d8c:auto_generated.datab[5]
datab[6] => add_sub_d8c:auto_generated.datab[6]
datab[7] => add_sub_d8c:auto_generated.datab[7]
datab[8] => add_sub_d8c:auto_generated.datab[8]
datab[9] => add_sub_d8c:auto_generated.datab[9]
cin => add_sub_d8c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d8c:auto_generated.result[0]
result[1] <= add_sub_d8c:auto_generated.result[1]
result[2] <= add_sub_d8c:auto_generated.result[2]
result[3] <= add_sub_d8c:auto_generated.result[3]
result[4] <= add_sub_d8c:auto_generated.result[4]
result[5] <= add_sub_d8c:auto_generated.result[5]
result[6] <= add_sub_d8c:auto_generated.result[6]
result[7] <= add_sub_d8c:auto_generated.result[7]
result[8] <= add_sub_d8c:auto_generated.result[8]
result[9] <= add_sub_d8c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult
dataa[0] => mult_njt:auto_generated.dataa[0]
dataa[1] => mult_njt:auto_generated.dataa[1]
dataa[2] => mult_njt:auto_generated.dataa[2]
dataa[3] => mult_njt:auto_generated.dataa[3]
dataa[4] => mult_njt:auto_generated.dataa[4]
dataa[5] => mult_njt:auto_generated.dataa[5]
dataa[6] => mult_njt:auto_generated.dataa[6]
dataa[7] => mult_njt:auto_generated.dataa[7]
dataa[8] => mult_njt:auto_generated.dataa[8]
dataa[9] => mult_njt:auto_generated.dataa[9]
dataa[10] => mult_njt:auto_generated.dataa[10]
dataa[11] => mult_njt:auto_generated.dataa[11]
dataa[12] => mult_njt:auto_generated.dataa[12]
dataa[13] => mult_njt:auto_generated.dataa[13]
dataa[14] => mult_njt:auto_generated.dataa[14]
dataa[15] => mult_njt:auto_generated.dataa[15]
dataa[16] => mult_njt:auto_generated.dataa[16]
dataa[17] => mult_njt:auto_generated.dataa[17]
dataa[18] => mult_njt:auto_generated.dataa[18]
dataa[19] => mult_njt:auto_generated.dataa[19]
dataa[20] => mult_njt:auto_generated.dataa[20]
dataa[21] => mult_njt:auto_generated.dataa[21]
dataa[22] => mult_njt:auto_generated.dataa[22]
dataa[23] => mult_njt:auto_generated.dataa[23]
datab[0] => mult_njt:auto_generated.datab[0]
datab[1] => mult_njt:auto_generated.datab[1]
datab[2] => mult_njt:auto_generated.datab[2]
datab[3] => mult_njt:auto_generated.datab[3]
datab[4] => mult_njt:auto_generated.datab[4]
datab[5] => mult_njt:auto_generated.datab[5]
datab[6] => mult_njt:auto_generated.datab[6]
datab[7] => mult_njt:auto_generated.datab[7]
datab[8] => mult_njt:auto_generated.datab[8]
datab[9] => mult_njt:auto_generated.datab[9]
datab[10] => mult_njt:auto_generated.datab[10]
datab[11] => mult_njt:auto_generated.datab[11]
datab[12] => mult_njt:auto_generated.datab[12]
datab[13] => mult_njt:auto_generated.datab[13]
datab[14] => mult_njt:auto_generated.datab[14]
datab[15] => mult_njt:auto_generated.datab[15]
datab[16] => mult_njt:auto_generated.datab[16]
datab[17] => mult_njt:auto_generated.datab[17]
datab[18] => mult_njt:auto_generated.datab[18]
datab[19] => mult_njt:auto_generated.datab[19]
datab[20] => mult_njt:auto_generated.datab[20]
datab[21] => mult_njt:auto_generated.datab[21]
datab[22] => mult_njt:auto_generated.datab[22]
datab[23] => mult_njt:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_njt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_njt:auto_generated.clock
clken => mult_njt:auto_generated.clken
result[0] <= mult_njt:auto_generated.result[0]
result[1] <= mult_njt:auto_generated.result[1]
result[2] <= mult_njt:auto_generated.result[2]
result[3] <= mult_njt:auto_generated.result[3]
result[4] <= mult_njt:auto_generated.result[4]
result[5] <= mult_njt:auto_generated.result[5]
result[6] <= mult_njt:auto_generated.result[6]
result[7] <= mult_njt:auto_generated.result[7]
result[8] <= mult_njt:auto_generated.result[8]
result[9] <= mult_njt:auto_generated.result[9]
result[10] <= mult_njt:auto_generated.result[10]
result[11] <= mult_njt:auto_generated.result[11]
result[12] <= mult_njt:auto_generated.result[12]
result[13] <= mult_njt:auto_generated.result[13]
result[14] <= mult_njt:auto_generated.result[14]
result[15] <= mult_njt:auto_generated.result[15]
result[16] <= mult_njt:auto_generated.result[16]
result[17] <= mult_njt:auto_generated.result[17]
result[18] <= mult_njt:auto_generated.result[18]
result[19] <= mult_njt:auto_generated.result[19]
result[20] <= mult_njt:auto_generated.result[20]
result[21] <= mult_njt:auto_generated.result[21]
result[22] <= mult_njt:auto_generated.result[22]
result[23] <= mult_njt:auto_generated.result[23]
result[24] <= mult_njt:auto_generated.result[24]
result[25] <= mult_njt:auto_generated.result[25]
result[26] <= mult_njt:auto_generated.result[26]
result[27] <= mult_njt:auto_generated.result[27]
result[28] <= mult_njt:auto_generated.result[28]
result[29] <= mult_njt:auto_generated.result[29]
result[30] <= mult_njt:auto_generated.result[30]
result[31] <= mult_njt:auto_generated.result[31]
result[32] <= mult_njt:auto_generated.result[32]
result[33] <= mult_njt:auto_generated.result[33]
result[34] <= mult_njt:auto_generated.result[34]
result[35] <= mult_njt:auto_generated.result[35]
result[36] <= mult_njt:auto_generated.result[36]
result[37] <= mult_njt:auto_generated.result[37]
result[38] <= mult_njt:auto_generated.result[38]
result[39] <= mult_njt:auto_generated.result[39]
result[40] <= mult_njt:auto_generated.result[40]
result[41] <= mult_njt:auto_generated.result[41]
result[42] <= mult_njt:auto_generated.result[42]
result[43] <= mult_njt:auto_generated.result[43]
result[44] <= mult_njt:auto_generated.result[44]
result[45] <= mult_njt:auto_generated.result[45]
result[46] <= mult_njt:auto_generated.result[46]
result[47] <= mult_njt:auto_generated.result[47]


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult|mult_njt:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst
clk => clk.IN1
rst_n => comb.IN0
en => en.IN1
clr => comb.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
accum_start => accum_start.IN1
data_out[0] <= FP32_accum:accum_base.r
data_out[1] <= FP32_accum:accum_base.r
data_out[2] <= FP32_accum:accum_base.r
data_out[3] <= FP32_accum:accum_base.r
data_out[4] <= FP32_accum:accum_base.r
data_out[5] <= FP32_accum:accum_base.r
data_out[6] <= FP32_accum:accum_base.r
data_out[7] <= FP32_accum:accum_base.r
data_out[8] <= FP32_accum:accum_base.r
data_out[9] <= FP32_accum:accum_base.r
data_out[10] <= FP32_accum:accum_base.r
data_out[11] <= FP32_accum:accum_base.r
data_out[12] <= FP32_accum:accum_base.r
data_out[13] <= FP32_accum:accum_base.r
data_out[14] <= FP32_accum:accum_base.r
data_out[15] <= FP32_accum:accum_base.r
data_out[16] <= FP32_accum:accum_base.r
data_out[17] <= FP32_accum:accum_base.r
data_out[18] <= FP32_accum:accum_base.r
data_out[19] <= FP32_accum:accum_base.r
data_out[20] <= FP32_accum:accum_base.r
data_out[21] <= FP32_accum:accum_base.r
data_out[22] <= FP32_accum:accum_base.r
data_out[23] <= FP32_accum:accum_base.r
data_out[24] <= FP32_accum:accum_base.r
data_out[25] <= FP32_accum:accum_base.r
data_out[26] <= FP32_accum:accum_base.r
data_out[27] <= FP32_accum:accum_base.r
data_out[28] <= FP32_accum:accum_base.r
data_out[29] <= FP32_accum:accum_base.r
data_out[30] <= FP32_accum:accum_base.r
data_out[31] <= FP32_accum:accum_base.r


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base
clk => clk.IN1
areset => areset.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
n => n.IN1
r[0] <= FP32_accum_0002:fp32_accum_inst.r
r[1] <= FP32_accum_0002:fp32_accum_inst.r
r[2] <= FP32_accum_0002:fp32_accum_inst.r
r[3] <= FP32_accum_0002:fp32_accum_inst.r
r[4] <= FP32_accum_0002:fp32_accum_inst.r
r[5] <= FP32_accum_0002:fp32_accum_inst.r
r[6] <= FP32_accum_0002:fp32_accum_inst.r
r[7] <= FP32_accum_0002:fp32_accum_inst.r
r[8] <= FP32_accum_0002:fp32_accum_inst.r
r[9] <= FP32_accum_0002:fp32_accum_inst.r
r[10] <= FP32_accum_0002:fp32_accum_inst.r
r[11] <= FP32_accum_0002:fp32_accum_inst.r
r[12] <= FP32_accum_0002:fp32_accum_inst.r
r[13] <= FP32_accum_0002:fp32_accum_inst.r
r[14] <= FP32_accum_0002:fp32_accum_inst.r
r[15] <= FP32_accum_0002:fp32_accum_inst.r
r[16] <= FP32_accum_0002:fp32_accum_inst.r
r[17] <= FP32_accum_0002:fp32_accum_inst.r
r[18] <= FP32_accum_0002:fp32_accum_inst.r
r[19] <= FP32_accum_0002:fp32_accum_inst.r
r[20] <= FP32_accum_0002:fp32_accum_inst.r
r[21] <= FP32_accum_0002:fp32_accum_inst.r
r[22] <= FP32_accum_0002:fp32_accum_inst.r
r[23] <= FP32_accum_0002:fp32_accum_inst.r
r[24] <= FP32_accum_0002:fp32_accum_inst.r
r[25] <= FP32_accum_0002:fp32_accum_inst.r
r[26] <= FP32_accum_0002:fp32_accum_inst.r
r[27] <= FP32_accum_0002:fp32_accum_inst.r
r[28] <= FP32_accum_0002:fp32_accum_inst.r
r[29] <= FP32_accum_0002:fp32_accum_inst.r
r[30] <= FP32_accum_0002:fp32_accum_inst.r
r[31] <= FP32_accum_0002:fp32_accum_inst.r
xo <= FP32_accum_0002:fp32_accum_inst.xo
xu <= FP32_accum_0002:fp32_accum_inst.xu
ao <= FP32_accum_0002:fp32_accum_inst.ao
en[0] => en[0].IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst
x[0] => Mux37.IN3
x[0] => Mux29.IN3
x[1] => Mux36.IN3
x[1] => Mux28.IN3
x[2] => Mux27.IN3
x[2] => Mux43.IN3
x[2] => Mux35.IN3
x[3] => Mux26.IN3
x[3] => Mux42.IN3
x[3] => Mux34.IN3
x[4] => Mux25.IN3
x[4] => Mux41.IN3
x[4] => Mux33.IN3
x[5] => Mux24.IN3
x[5] => Mux40.IN3
x[5] => Mux32.IN3
x[6] => Mux23.IN3
x[6] => Mux39.IN3
x[6] => Mux31.IN3
x[7] => Mux22.IN3
x[7] => Mux38.IN3
x[7] => Mux30.IN3
x[8] => Mux21.IN3
x[8] => Mux37.IN2
x[8] => Mux29.IN2
x[9] => Mux20.IN3
x[9] => Mux36.IN2
x[9] => Mux28.IN2
x[10] => Mux19.IN3
x[10] => Mux43.IN2
x[10] => Mux35.IN2
x[10] => Mux27.IN2
x[11] => Mux18.IN3
x[11] => Mux42.IN2
x[11] => Mux34.IN2
x[11] => Mux26.IN2
x[12] => Mux17.IN3
x[12] => Mux41.IN2
x[12] => Mux33.IN2
x[12] => Mux25.IN2
x[13] => Mux16.IN3
x[13] => Mux40.IN2
x[13] => Mux32.IN2
x[13] => Mux24.IN2
x[14] => Mux15.IN3
x[14] => Mux39.IN2
x[14] => Mux31.IN2
x[14] => Mux23.IN2
x[15] => Mux14.IN3
x[15] => Mux38.IN2
x[15] => Mux30.IN2
x[15] => Mux22.IN2
x[16] => Mux13.IN3
x[16] => Mux37.IN1
x[16] => Mux29.IN1
x[16] => Mux21.IN2
x[17] => Mux12.IN3
x[17] => Mux36.IN1
x[17] => Mux28.IN1
x[17] => Mux20.IN2
x[18] => Mux11.IN3
x[18] => Mux5.IN3
x[18] => Mux35.IN1
x[18] => Mux27.IN1
x[18] => Mux19.IN2
x[19] => Mux10.IN3
x[19] => Mux4.IN3
x[19] => Mux34.IN1
x[19] => Mux26.IN1
x[19] => Mux18.IN2
x[20] => Mux9.IN3
x[20] => Mux3.IN3
x[20] => Mux33.IN1
x[20] => Mux25.IN1
x[20] => Mux17.IN2
x[21] => Mux8.IN3
x[21] => Mux2.IN3
x[21] => Mux32.IN1
x[21] => Mux24.IN1
x[21] => Mux16.IN2
x[22] => Mux7.IN3
x[22] => Mux1.IN3
x[22] => Mux31.IN1
x[22] => Mux23.IN1
x[22] => Mux15.IN2
x[23] => Add3.IN20
x[23] => Add0.IN10
x[23] => Equal0.IN7
x[24] => Add3.IN19
x[24] => Add0.IN9
x[24] => Equal0.IN6
x[25] => Add3.IN18
x[25] => Add0.IN5
x[25] => Equal0.IN5
x[26] => Add3.IN17
x[26] => Add0.IN8
x[26] => Equal0.IN4
x[27] => Add3.IN16
x[27] => Add0.IN4
x[27] => Equal0.IN3
x[28] => Add3.IN15
x[28] => Add0.IN3
x[28] => Equal0.IN2
x[29] => Add3.IN14
x[29] => Add0.IN2
x[29] => Equal0.IN1
x[30] => Add3.IN13
x[30] => Add0.IN7
x[30] => Equal0.IN0
x[31] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.xin[0]
n[0] => dspba_delay:redist17_xIn_n_2.xin[0]
n[0] => muxXUnderflowFeedbackSignal_uid55_fpAccTest_q[0].OUTPUTSELECT
en[0] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.ena
en[0] => dspba_delay:redist17_xIn_n_2.ena
en[0] => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.ena
en[0] => dspba_delay:redist18_xIn_n_3.ena
en[0] => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.ena
en[0] => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.ena
en[0] => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.ena
en[0] => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.ena
en[0] => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.ena
en[0] => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.ena
en[0] => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.ena
en[0] => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.ena
en[0] => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.ena
en[0] => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.ena
en[0] => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.ena
en[0] => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.ena
en[0] => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.ena
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ENA
en[0] => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[48].ENA
en[0] => accumulator_uid24_fpAccTest_o[47].ENA
en[0] => accumulator_uid24_fpAccTest_o[46].ENA
en[0] => accumulator_uid24_fpAccTest_o[45].ENA
en[0] => accumulator_uid24_fpAccTest_o[44].ENA
en[0] => accumulator_uid24_fpAccTest_o[43].ENA
en[0] => accumulator_uid24_fpAccTest_o[42].ENA
en[0] => accumulator_uid24_fpAccTest_o[41].ENA
en[0] => accumulator_uid24_fpAccTest_o[40].ENA
en[0] => accumulator_uid24_fpAccTest_o[39].ENA
en[0] => accumulator_uid24_fpAccTest_o[38].ENA
en[0] => accumulator_uid24_fpAccTest_o[37].ENA
en[0] => accumulator_uid24_fpAccTest_o[36].ENA
en[0] => accumulator_uid24_fpAccTest_o[35].ENA
en[0] => accumulator_uid24_fpAccTest_o[34].ENA
en[0] => accumulator_uid24_fpAccTest_o[33].ENA
en[0] => accumulator_uid24_fpAccTest_o[32].ENA
en[0] => accumulator_uid24_fpAccTest_o[31].ENA
en[0] => accumulator_uid24_fpAccTest_o[30].ENA
en[0] => accumulator_uid24_fpAccTest_o[29].ENA
en[0] => accumulator_uid24_fpAccTest_o[28].ENA
en[0] => accumulator_uid24_fpAccTest_o[27].ENA
en[0] => accumulator_uid24_fpAccTest_o[26].ENA
en[0] => accumulator_uid24_fpAccTest_o[25].ENA
en[0] => accumulator_uid24_fpAccTest_o[24].ENA
en[0] => accumulator_uid24_fpAccTest_o[23].ENA
en[0] => accumulator_uid24_fpAccTest_o[22].ENA
en[0] => accumulator_uid24_fpAccTest_o[21].ENA
en[0] => accumulator_uid24_fpAccTest_o[20].ENA
en[0] => accumulator_uid24_fpAccTest_o[19].ENA
en[0] => accumulator_uid24_fpAccTest_o[18].ENA
en[0] => accumulator_uid24_fpAccTest_o[17].ENA
en[0] => accumulator_uid24_fpAccTest_o[16].ENA
en[0] => accumulator_uid24_fpAccTest_o[15].ENA
en[0] => accumulator_uid24_fpAccTest_o[14].ENA
en[0] => accumulator_uid24_fpAccTest_o[13].ENA
en[0] => accumulator_uid24_fpAccTest_o[12].ENA
en[0] => accumulator_uid24_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[10].ENA
en[0] => accumulator_uid24_fpAccTest_o[9].ENA
en[0] => accumulator_uid24_fpAccTest_o[8].ENA
en[0] => accumulator_uid24_fpAccTest_o[7].ENA
en[0] => accumulator_uid24_fpAccTest_o[6].ENA
en[0] => accumulator_uid24_fpAccTest_o[5].ENA
en[0] => accumulator_uid24_fpAccTest_o[4].ENA
en[0] => accumulator_uid24_fpAccTest_o[3].ENA
en[0] => accumulator_uid24_fpAccTest_o[2].ENA
en[0] => accumulator_uid24_fpAccTest_o[1].ENA
en[0] => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[47].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[46].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[45].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[44].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[43].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[42].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[41].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[40].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[39].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[38].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[37].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[36].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[35].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[34].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[33].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[32].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[31].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[30].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[29].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[28].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[27].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[26].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[25].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[24].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[23].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[22].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[21].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[20].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[19].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[18].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[17].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[16].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[15].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[14].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[13].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[12].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[11].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[10].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[8].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[7].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[6].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[5].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[4].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[3].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[2].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[1].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[0].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ENA
r[0] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.xout[0]
xo[0] <= dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.xout[0]
xu[0] <= dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.xout[0]
ao[0] <= dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.xout[0]
clk => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.clk
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[0].CLK
clk => accValuePositive_uid35_fpAccTest_o[1].CLK
clk => accValuePositive_uid35_fpAccTest_o[2].CLK
clk => accValuePositive_uid35_fpAccTest_o[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[4].CLK
clk => accValuePositive_uid35_fpAccTest_o[5].CLK
clk => accValuePositive_uid35_fpAccTest_o[6].CLK
clk => accValuePositive_uid35_fpAccTest_o[7].CLK
clk => accValuePositive_uid35_fpAccTest_o[8].CLK
clk => accValuePositive_uid35_fpAccTest_o[9].CLK
clk => accValuePositive_uid35_fpAccTest_o[10].CLK
clk => accValuePositive_uid35_fpAccTest_o[11].CLK
clk => accValuePositive_uid35_fpAccTest_o[12].CLK
clk => accValuePositive_uid35_fpAccTest_o[13].CLK
clk => accValuePositive_uid35_fpAccTest_o[14].CLK
clk => accValuePositive_uid35_fpAccTest_o[15].CLK
clk => accValuePositive_uid35_fpAccTest_o[16].CLK
clk => accValuePositive_uid35_fpAccTest_o[17].CLK
clk => accValuePositive_uid35_fpAccTest_o[18].CLK
clk => accValuePositive_uid35_fpAccTest_o[19].CLK
clk => accValuePositive_uid35_fpAccTest_o[20].CLK
clk => accValuePositive_uid35_fpAccTest_o[21].CLK
clk => accValuePositive_uid35_fpAccTest_o[22].CLK
clk => accValuePositive_uid35_fpAccTest_o[23].CLK
clk => accValuePositive_uid35_fpAccTest_o[24].CLK
clk => accValuePositive_uid35_fpAccTest_o[25].CLK
clk => accValuePositive_uid35_fpAccTest_o[26].CLK
clk => accValuePositive_uid35_fpAccTest_o[27].CLK
clk => accValuePositive_uid35_fpAccTest_o[28].CLK
clk => accValuePositive_uid35_fpAccTest_o[29].CLK
clk => accValuePositive_uid35_fpAccTest_o[30].CLK
clk => accValuePositive_uid35_fpAccTest_o[31].CLK
clk => accValuePositive_uid35_fpAccTest_o[32].CLK
clk => accValuePositive_uid35_fpAccTest_o[33].CLK
clk => accValuePositive_uid35_fpAccTest_o[34].CLK
clk => accValuePositive_uid35_fpAccTest_o[35].CLK
clk => accValuePositive_uid35_fpAccTest_o[36].CLK
clk => accValuePositive_uid35_fpAccTest_o[37].CLK
clk => accValuePositive_uid35_fpAccTest_o[38].CLK
clk => accValuePositive_uid35_fpAccTest_o[39].CLK
clk => accValuePositive_uid35_fpAccTest_o[40].CLK
clk => accValuePositive_uid35_fpAccTest_o[41].CLK
clk => accValuePositive_uid35_fpAccTest_o[42].CLK
clk => accValuePositive_uid35_fpAccTest_o[43].CLK
clk => accValuePositive_uid35_fpAccTest_o[44].CLK
clk => accValuePositive_uid35_fpAccTest_o[45].CLK
clk => accValuePositive_uid35_fpAccTest_o[46].CLK
clk => accValuePositive_uid35_fpAccTest_o[47].CLK
clk => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[1].CLK
clk => accumulator_uid24_fpAccTest_o[2].CLK
clk => accumulator_uid24_fpAccTest_o[3].CLK
clk => accumulator_uid24_fpAccTest_o[4].CLK
clk => accumulator_uid24_fpAccTest_o[5].CLK
clk => accumulator_uid24_fpAccTest_o[6].CLK
clk => accumulator_uid24_fpAccTest_o[7].CLK
clk => accumulator_uid24_fpAccTest_o[8].CLK
clk => accumulator_uid24_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[10].CLK
clk => accumulator_uid24_fpAccTest_o[11].CLK
clk => accumulator_uid24_fpAccTest_o[12].CLK
clk => accumulator_uid24_fpAccTest_o[13].CLK
clk => accumulator_uid24_fpAccTest_o[14].CLK
clk => accumulator_uid24_fpAccTest_o[15].CLK
clk => accumulator_uid24_fpAccTest_o[16].CLK
clk => accumulator_uid24_fpAccTest_o[17].CLK
clk => accumulator_uid24_fpAccTest_o[18].CLK
clk => accumulator_uid24_fpAccTest_o[19].CLK
clk => accumulator_uid24_fpAccTest_o[20].CLK
clk => accumulator_uid24_fpAccTest_o[21].CLK
clk => accumulator_uid24_fpAccTest_o[22].CLK
clk => accumulator_uid24_fpAccTest_o[23].CLK
clk => accumulator_uid24_fpAccTest_o[24].CLK
clk => accumulator_uid24_fpAccTest_o[25].CLK
clk => accumulator_uid24_fpAccTest_o[26].CLK
clk => accumulator_uid24_fpAccTest_o[27].CLK
clk => accumulator_uid24_fpAccTest_o[28].CLK
clk => accumulator_uid24_fpAccTest_o[29].CLK
clk => accumulator_uid24_fpAccTest_o[30].CLK
clk => accumulator_uid24_fpAccTest_o[31].CLK
clk => accumulator_uid24_fpAccTest_o[32].CLK
clk => accumulator_uid24_fpAccTest_o[33].CLK
clk => accumulator_uid24_fpAccTest_o[34].CLK
clk => accumulator_uid24_fpAccTest_o[35].CLK
clk => accumulator_uid24_fpAccTest_o[36].CLK
clk => accumulator_uid24_fpAccTest_o[37].CLK
clk => accumulator_uid24_fpAccTest_o[38].CLK
clk => accumulator_uid24_fpAccTest_o[39].CLK
clk => accumulator_uid24_fpAccTest_o[40].CLK
clk => accumulator_uid24_fpAccTest_o[41].CLK
clk => accumulator_uid24_fpAccTest_o[42].CLK
clk => accumulator_uid24_fpAccTest_o[43].CLK
clk => accumulator_uid24_fpAccTest_o[44].CLK
clk => accumulator_uid24_fpAccTest_o[45].CLK
clk => accumulator_uid24_fpAccTest_o[46].CLK
clk => accumulator_uid24_fpAccTest_o[47].CLK
clk => accumulator_uid24_fpAccTest_o[48].CLK
clk => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].CLK
clk => dspba_delay:redist17_xIn_n_2.clk
clk => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.clk
clk => dspba_delay:redist18_xIn_n_3.clk
clk => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.clk
clk => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.clk
clk => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.clk
clk => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.clk
clk => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.clk
clk => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.clk
clk => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.clk
clk => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.clk
clk => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.clk
clk => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.clk
clk => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.clk
clk => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.clk
clk => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.clk
areset => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.aclr
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[0].ACLR
areset => accValuePositive_uid35_fpAccTest_o[1].ACLR
areset => accValuePositive_uid35_fpAccTest_o[2].ACLR
areset => accValuePositive_uid35_fpAccTest_o[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[4].ACLR
areset => accValuePositive_uid35_fpAccTest_o[5].ACLR
areset => accValuePositive_uid35_fpAccTest_o[6].ACLR
areset => accValuePositive_uid35_fpAccTest_o[7].ACLR
areset => accValuePositive_uid35_fpAccTest_o[8].ACLR
areset => accValuePositive_uid35_fpAccTest_o[9].ACLR
areset => accValuePositive_uid35_fpAccTest_o[10].ACLR
areset => accValuePositive_uid35_fpAccTest_o[11].ACLR
areset => accValuePositive_uid35_fpAccTest_o[12].ACLR
areset => accValuePositive_uid35_fpAccTest_o[13].ACLR
areset => accValuePositive_uid35_fpAccTest_o[14].ACLR
areset => accValuePositive_uid35_fpAccTest_o[15].ACLR
areset => accValuePositive_uid35_fpAccTest_o[16].ACLR
areset => accValuePositive_uid35_fpAccTest_o[17].ACLR
areset => accValuePositive_uid35_fpAccTest_o[18].ACLR
areset => accValuePositive_uid35_fpAccTest_o[19].ACLR
areset => accValuePositive_uid35_fpAccTest_o[20].ACLR
areset => accValuePositive_uid35_fpAccTest_o[21].ACLR
areset => accValuePositive_uid35_fpAccTest_o[22].ACLR
areset => accValuePositive_uid35_fpAccTest_o[23].ACLR
areset => accValuePositive_uid35_fpAccTest_o[24].ACLR
areset => accValuePositive_uid35_fpAccTest_o[25].ACLR
areset => accValuePositive_uid35_fpAccTest_o[26].ACLR
areset => accValuePositive_uid35_fpAccTest_o[27].ACLR
areset => accValuePositive_uid35_fpAccTest_o[28].ACLR
areset => accValuePositive_uid35_fpAccTest_o[29].ACLR
areset => accValuePositive_uid35_fpAccTest_o[30].ACLR
areset => accValuePositive_uid35_fpAccTest_o[31].ACLR
areset => accValuePositive_uid35_fpAccTest_o[32].ACLR
areset => accValuePositive_uid35_fpAccTest_o[33].ACLR
areset => accValuePositive_uid35_fpAccTest_o[34].ACLR
areset => accValuePositive_uid35_fpAccTest_o[35].ACLR
areset => accValuePositive_uid35_fpAccTest_o[36].ACLR
areset => accValuePositive_uid35_fpAccTest_o[37].ACLR
areset => accValuePositive_uid35_fpAccTest_o[38].ACLR
areset => accValuePositive_uid35_fpAccTest_o[39].ACLR
areset => accValuePositive_uid35_fpAccTest_o[40].ACLR
areset => accValuePositive_uid35_fpAccTest_o[41].ACLR
areset => accValuePositive_uid35_fpAccTest_o[42].ACLR
areset => accValuePositive_uid35_fpAccTest_o[43].ACLR
areset => accValuePositive_uid35_fpAccTest_o[44].ACLR
areset => accValuePositive_uid35_fpAccTest_o[45].ACLR
areset => accValuePositive_uid35_fpAccTest_o[46].ACLR
areset => accValuePositive_uid35_fpAccTest_o[47].ACLR
areset => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[1].ACLR
areset => accumulator_uid24_fpAccTest_o[2].ACLR
areset => accumulator_uid24_fpAccTest_o[3].ACLR
areset => accumulator_uid24_fpAccTest_o[4].ACLR
areset => accumulator_uid24_fpAccTest_o[5].ACLR
areset => accumulator_uid24_fpAccTest_o[6].ACLR
areset => accumulator_uid24_fpAccTest_o[7].ACLR
areset => accumulator_uid24_fpAccTest_o[8].ACLR
areset => accumulator_uid24_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[10].ACLR
areset => accumulator_uid24_fpAccTest_o[11].ACLR
areset => accumulator_uid24_fpAccTest_o[12].ACLR
areset => accumulator_uid24_fpAccTest_o[13].ACLR
areset => accumulator_uid24_fpAccTest_o[14].ACLR
areset => accumulator_uid24_fpAccTest_o[15].ACLR
areset => accumulator_uid24_fpAccTest_o[16].ACLR
areset => accumulator_uid24_fpAccTest_o[17].ACLR
areset => accumulator_uid24_fpAccTest_o[18].ACLR
areset => accumulator_uid24_fpAccTest_o[19].ACLR
areset => accumulator_uid24_fpAccTest_o[20].ACLR
areset => accumulator_uid24_fpAccTest_o[21].ACLR
areset => accumulator_uid24_fpAccTest_o[22].ACLR
areset => accumulator_uid24_fpAccTest_o[23].ACLR
areset => accumulator_uid24_fpAccTest_o[24].ACLR
areset => accumulator_uid24_fpAccTest_o[25].ACLR
areset => accumulator_uid24_fpAccTest_o[26].ACLR
areset => accumulator_uid24_fpAccTest_o[27].ACLR
areset => accumulator_uid24_fpAccTest_o[28].ACLR
areset => accumulator_uid24_fpAccTest_o[29].ACLR
areset => accumulator_uid24_fpAccTest_o[30].ACLR
areset => accumulator_uid24_fpAccTest_o[31].ACLR
areset => accumulator_uid24_fpAccTest_o[32].ACLR
areset => accumulator_uid24_fpAccTest_o[33].ACLR
areset => accumulator_uid24_fpAccTest_o[34].ACLR
areset => accumulator_uid24_fpAccTest_o[35].ACLR
areset => accumulator_uid24_fpAccTest_o[36].ACLR
areset => accumulator_uid24_fpAccTest_o[37].ACLR
areset => accumulator_uid24_fpAccTest_o[38].ACLR
areset => accumulator_uid24_fpAccTest_o[39].ACLR
areset => accumulator_uid24_fpAccTest_o[40].ACLR
areset => accumulator_uid24_fpAccTest_o[41].ACLR
areset => accumulator_uid24_fpAccTest_o[42].ACLR
areset => accumulator_uid24_fpAccTest_o[43].ACLR
areset => accumulator_uid24_fpAccTest_o[44].ACLR
areset => accumulator_uid24_fpAccTest_o[45].ACLR
areset => accumulator_uid24_fpAccTest_o[46].ACLR
areset => accumulator_uid24_fpAccTest_o[47].ACLR
areset => accumulator_uid24_fpAccTest_o[48].ACLR
areset => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ACLR
areset => dspba_delay:redist17_xIn_n_2.aclr
areset => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.aclr
areset => dspba_delay:redist18_xIn_n_3.aclr
areset => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.aclr
areset => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.aclr
areset => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.aclr
areset => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.aclr
areset => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.aclr
areset => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.aclr
areset => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.aclr
areset => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.aclr
areset => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.aclr
areset => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.aclr
areset => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.aclr
areset => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.aclr
areset => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.aclr


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist16_signX_uid8_fpAccTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist17_xIn_n_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist18_xIn_n_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xin[41] => delay_signals[2][41].DATAIN
xin[42] => delay_signals[2][42].DATAIN
xin[43] => delay_signals[2][43].DATAIN
xin[44] => delay_signals[2][44].DATAIN
xin[45] => delay_signals[2][45].DATAIN
xin[46] => delay_signals[2][46].DATAIN
xin[47] => delay_signals[2][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|dff_32b:a_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_00|dff_32b:b_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01
clk => clk.IN4
rst_n => rst_n.IN4
a_in[0] => a_in[0].IN2
a_in[1] => a_in[1].IN2
a_in[2] => a_in[2].IN2
a_in[3] => a_in[3].IN2
a_in[4] => a_in[4].IN2
a_in[5] => a_in[5].IN2
a_in[6] => a_in[6].IN2
a_in[7] => a_in[7].IN2
a_in[8] => a_in[8].IN2
a_in[9] => a_in[9].IN2
a_in[10] => a_in[10].IN2
a_in[11] => a_in[11].IN2
a_in[12] => a_in[12].IN2
a_in[13] => a_in[13].IN2
a_in[14] => a_in[14].IN2
a_in[15] => a_in[15].IN2
a_in[16] => a_in[16].IN2
a_in[17] => a_in[17].IN2
a_in[18] => a_in[18].IN2
a_in[19] => a_in[19].IN2
a_in[20] => a_in[20].IN2
a_in[21] => a_in[21].IN2
a_in[22] => a_in[22].IN2
a_in[23] => a_in[23].IN2
a_in[24] => a_in[24].IN2
a_in[25] => a_in[25].IN2
a_in[26] => a_in[26].IN2
a_in[27] => a_in[27].IN2
a_in[28] => a_in[28].IN2
a_in[29] => a_in[29].IN2
a_in[30] => a_in[30].IN2
a_in[31] => a_in[31].IN2
b_in[0] => b_in[0].IN2
b_in[1] => b_in[1].IN2
b_in[2] => b_in[2].IN2
b_in[3] => b_in[3].IN2
b_in[4] => b_in[4].IN2
b_in[5] => b_in[5].IN2
b_in[6] => b_in[6].IN2
b_in[7] => b_in[7].IN2
b_in[8] => b_in[8].IN2
b_in[9] => b_in[9].IN2
b_in[10] => b_in[10].IN2
b_in[11] => b_in[11].IN2
b_in[12] => b_in[12].IN2
b_in[13] => b_in[13].IN2
b_in[14] => b_in[14].IN2
b_in[15] => b_in[15].IN2
b_in[16] => b_in[16].IN2
b_in[17] => b_in[17].IN2
b_in[18] => b_in[18].IN2
b_in[19] => b_in[19].IN2
b_in[20] => b_in[20].IN2
b_in[21] => b_in[21].IN2
b_in[22] => b_in[22].IN2
b_in[23] => b_in[23].IN2
b_in[24] => b_in[24].IN2
b_in[25] => b_in[25].IN2
b_in[26] => b_in[26].IN2
b_in[27] => b_in[27].IN2
b_in[28] => b_in[28].IN2
b_in[29] => b_in[29].IN2
b_in[30] => b_in[30].IN2
b_in[31] => b_in[31].IN2
result_MAC[0] <= accum:accum_inst.data_out
result_MAC[1] <= accum:accum_inst.data_out
result_MAC[2] <= accum:accum_inst.data_out
result_MAC[3] <= accum:accum_inst.data_out
result_MAC[4] <= accum:accum_inst.data_out
result_MAC[5] <= accum:accum_inst.data_out
result_MAC[6] <= accum:accum_inst.data_out
result_MAC[7] <= accum:accum_inst.data_out
result_MAC[8] <= accum:accum_inst.data_out
result_MAC[9] <= accum:accum_inst.data_out
result_MAC[10] <= accum:accum_inst.data_out
result_MAC[11] <= accum:accum_inst.data_out
result_MAC[12] <= accum:accum_inst.data_out
result_MAC[13] <= accum:accum_inst.data_out
result_MAC[14] <= accum:accum_inst.data_out
result_MAC[15] <= accum:accum_inst.data_out
result_MAC[16] <= accum:accum_inst.data_out
result_MAC[17] <= accum:accum_inst.data_out
result_MAC[18] <= accum:accum_inst.data_out
result_MAC[19] <= accum:accum_inst.data_out
result_MAC[20] <= accum:accum_inst.data_out
result_MAC[21] <= accum:accum_inst.data_out
result_MAC[22] <= accum:accum_inst.data_out
result_MAC[23] <= accum:accum_inst.data_out
result_MAC[24] <= accum:accum_inst.data_out
result_MAC[25] <= accum:accum_inst.data_out
result_MAC[26] <= accum:accum_inst.data_out
result_MAC[27] <= accum:accum_inst.data_out
result_MAC[28] <= accum:accum_inst.data_out
result_MAC[29] <= accum:accum_inst.data_out
result_MAC[30] <= accum:accum_inst.data_out
result_MAC[31] <= accum:accum_inst.data_out
a_out[0] <= dff_32b:a_data.q
a_out[1] <= dff_32b:a_data.q
a_out[2] <= dff_32b:a_data.q
a_out[3] <= dff_32b:a_data.q
a_out[4] <= dff_32b:a_data.q
a_out[5] <= dff_32b:a_data.q
a_out[6] <= dff_32b:a_data.q
a_out[7] <= dff_32b:a_data.q
a_out[8] <= dff_32b:a_data.q
a_out[9] <= dff_32b:a_data.q
a_out[10] <= dff_32b:a_data.q
a_out[11] <= dff_32b:a_data.q
a_out[12] <= dff_32b:a_data.q
a_out[13] <= dff_32b:a_data.q
a_out[14] <= dff_32b:a_data.q
a_out[15] <= dff_32b:a_data.q
a_out[16] <= dff_32b:a_data.q
a_out[17] <= dff_32b:a_data.q
a_out[18] <= dff_32b:a_data.q
a_out[19] <= dff_32b:a_data.q
a_out[20] <= dff_32b:a_data.q
a_out[21] <= dff_32b:a_data.q
a_out[22] <= dff_32b:a_data.q
a_out[23] <= dff_32b:a_data.q
a_out[24] <= dff_32b:a_data.q
a_out[25] <= dff_32b:a_data.q
a_out[26] <= dff_32b:a_data.q
a_out[27] <= dff_32b:a_data.q
a_out[28] <= dff_32b:a_data.q
a_out[29] <= dff_32b:a_data.q
a_out[30] <= dff_32b:a_data.q
a_out[31] <= dff_32b:a_data.q
b_out[0] <= dff_32b:b_data.q
b_out[1] <= dff_32b:b_data.q
b_out[2] <= dff_32b:b_data.q
b_out[3] <= dff_32b:b_data.q
b_out[4] <= dff_32b:b_data.q
b_out[5] <= dff_32b:b_data.q
b_out[6] <= dff_32b:b_data.q
b_out[7] <= dff_32b:b_data.q
b_out[8] <= dff_32b:b_data.q
b_out[9] <= dff_32b:b_data.q
b_out[10] <= dff_32b:b_data.q
b_out[11] <= dff_32b:b_data.q
b_out[12] <= dff_32b:b_data.q
b_out[13] <= dff_32b:b_data.q
b_out[14] <= dff_32b:b_data.q
b_out[15] <= dff_32b:b_data.q
b_out[16] <= dff_32b:b_data.q
b_out[17] <= dff_32b:b_data.q
b_out[18] <= dff_32b:b_data.q
b_out[19] <= dff_32b:b_data.q
b_out[20] <= dff_32b:b_data.q
b_out[21] <= dff_32b:b_data.q
b_out[22] <= dff_32b:b_data.q
b_out[23] <= dff_32b:b_data.q
b_out[24] <= dff_32b:b_data.q
b_out[25] <= dff_32b:b_data.q
b_out[26] <= dff_32b:b_data.q
b_out[27] <= dff_32b:b_data.q
b_out[28] <= dff_32b:b_data.q
b_out[29] <= dff_32b:b_data.q
b_out[30] <= dff_32b:b_data.q
b_out[31] <= dff_32b:b_data.q
en_mult => en_mult.IN1
clr_mult => clr_mult.IN1
en_accum => en_accum.IN1
clr_accum => clr_accum.IN1
accum_start => accum_start.IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst
rst_n => comb.IN0
clr => comb.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FPmult:FPmult_inst.result
result[1] <= FPmult:FPmult_inst.result
result[2] <= FPmult:FPmult_inst.result
result[3] <= FPmult:FPmult_inst.result
result[4] <= FPmult:FPmult_inst.result
result[5] <= FPmult:FPmult_inst.result
result[6] <= FPmult:FPmult_inst.result
result[7] <= FPmult:FPmult_inst.result
result[8] <= FPmult:FPmult_inst.result
result[9] <= FPmult:FPmult_inst.result
result[10] <= FPmult:FPmult_inst.result
result[11] <= FPmult:FPmult_inst.result
result[12] <= FPmult:FPmult_inst.result
result[13] <= FPmult:FPmult_inst.result
result[14] <= FPmult:FPmult_inst.result
result[15] <= FPmult:FPmult_inst.result
result[16] <= FPmult:FPmult_inst.result
result[17] <= FPmult:FPmult_inst.result
result[18] <= FPmult:FPmult_inst.result
result[19] <= FPmult:FPmult_inst.result
result[20] <= FPmult:FPmult_inst.result
result[21] <= FPmult:FPmult_inst.result
result[22] <= FPmult:FPmult_inst.result
result[23] <= FPmult:FPmult_inst.result
result[24] <= FPmult:FPmult_inst.result
result[25] <= FPmult:FPmult_inst.result
result[26] <= FPmult:FPmult_inst.result
result[27] <= FPmult:FPmult_inst.result
result[28] <= FPmult:FPmult_inst.result
result[29] <= FPmult:FPmult_inst.result
result[30] <= FPmult:FPmult_inst.result
result[31] <= FPmult:FPmult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst
rst => rst.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FP32_mult:FP32_mult_inst.result
result[1] <= FP32_mult:FP32_mult_inst.result
result[2] <= FP32_mult:FP32_mult_inst.result
result[3] <= FP32_mult:FP32_mult_inst.result
result[4] <= FP32_mult:FP32_mult_inst.result
result[5] <= FP32_mult:FP32_mult_inst.result
result[6] <= FP32_mult:FP32_mult_inst.result
result[7] <= FP32_mult:FP32_mult_inst.result
result[8] <= FP32_mult:FP32_mult_inst.result
result[9] <= FP32_mult:FP32_mult_inst.result
result[10] <= FP32_mult:FP32_mult_inst.result
result[11] <= FP32_mult:FP32_mult_inst.result
result[12] <= FP32_mult:FP32_mult_inst.result
result[13] <= FP32_mult:FP32_mult_inst.result
result[14] <= FP32_mult:FP32_mult_inst.result
result[15] <= FP32_mult:FP32_mult_inst.result
result[16] <= FP32_mult:FP32_mult_inst.result
result[17] <= FP32_mult:FP32_mult_inst.result
result[18] <= FP32_mult:FP32_mult_inst.result
result[19] <= FP32_mult:FP32_mult_inst.result
result[20] <= FP32_mult:FP32_mult_inst.result
result[21] <= FP32_mult:FP32_mult_inst.result
result[22] <= FP32_mult:FP32_mult_inst.result
result[23] <= FP32_mult:FP32_mult_inst.result
result[24] <= FP32_mult:FP32_mult_inst.result
result[25] <= FP32_mult:FP32_mult_inst.result
result[26] <= FP32_mult:FP32_mult_inst.result
result[27] <= FP32_mult:FP32_mult_inst.result
result[28] <= FP32_mult:FP32_mult_inst.result
result[29] <= FP32_mult:FP32_mult_inst.result
result[30] <= FP32_mult:FP32_mult_inst.result
result[31] <= FP32_mult:FP32_mult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[1] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[2] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[3] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[4] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[5] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[6] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[7] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[8] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[9] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[10] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[11] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[12] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[13] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[14] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[15] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[16] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[17] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[18] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[19] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[20] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[21] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[22] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[23] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[24] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[25] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[26] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[27] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[28] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[29] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[30] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[31] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_1od:auto_generated.dataa[0]
dataa[1] => add_sub_1od:auto_generated.dataa[1]
dataa[2] => add_sub_1od:auto_generated.dataa[2]
dataa[3] => add_sub_1od:auto_generated.dataa[3]
dataa[4] => add_sub_1od:auto_generated.dataa[4]
dataa[5] => add_sub_1od:auto_generated.dataa[5]
dataa[6] => add_sub_1od:auto_generated.dataa[6]
dataa[7] => add_sub_1od:auto_generated.dataa[7]
dataa[8] => add_sub_1od:auto_generated.dataa[8]
datab[0] => add_sub_1od:auto_generated.datab[0]
datab[1] => add_sub_1od:auto_generated.datab[1]
datab[2] => add_sub_1od:auto_generated.datab[2]
datab[3] => add_sub_1od:auto_generated.datab[3]
datab[4] => add_sub_1od:auto_generated.datab[4]
datab[5] => add_sub_1od:auto_generated.datab[5]
datab[6] => add_sub_1od:auto_generated.datab[6]
datab[7] => add_sub_1od:auto_generated.datab[7]
datab[8] => add_sub_1od:auto_generated.datab[8]
cin => add_sub_1od:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_1od:auto_generated.clock
aclr => add_sub_1od:auto_generated.aclr
clken => add_sub_1od:auto_generated.clken
result[0] <= add_sub_1od:auto_generated.result[0]
result[1] <= add_sub_1od:auto_generated.result[1]
result[2] <= add_sub_1od:auto_generated.result[2]
result[3] <= add_sub_1od:auto_generated.result[3]
result[4] <= add_sub_1od:auto_generated.result[4]
result[5] <= add_sub_1od:auto_generated.result[5]
result[6] <= add_sub_1od:auto_generated.result[6]
result[7] <= add_sub_1od:auto_generated.result[7]
result[8] <= add_sub_1od:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_d8c:auto_generated.dataa[0]
dataa[1] => add_sub_d8c:auto_generated.dataa[1]
dataa[2] => add_sub_d8c:auto_generated.dataa[2]
dataa[3] => add_sub_d8c:auto_generated.dataa[3]
dataa[4] => add_sub_d8c:auto_generated.dataa[4]
dataa[5] => add_sub_d8c:auto_generated.dataa[5]
dataa[6] => add_sub_d8c:auto_generated.dataa[6]
dataa[7] => add_sub_d8c:auto_generated.dataa[7]
dataa[8] => add_sub_d8c:auto_generated.dataa[8]
dataa[9] => add_sub_d8c:auto_generated.dataa[9]
datab[0] => add_sub_d8c:auto_generated.datab[0]
datab[1] => add_sub_d8c:auto_generated.datab[1]
datab[2] => add_sub_d8c:auto_generated.datab[2]
datab[3] => add_sub_d8c:auto_generated.datab[3]
datab[4] => add_sub_d8c:auto_generated.datab[4]
datab[5] => add_sub_d8c:auto_generated.datab[5]
datab[6] => add_sub_d8c:auto_generated.datab[6]
datab[7] => add_sub_d8c:auto_generated.datab[7]
datab[8] => add_sub_d8c:auto_generated.datab[8]
datab[9] => add_sub_d8c:auto_generated.datab[9]
cin => add_sub_d8c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d8c:auto_generated.result[0]
result[1] <= add_sub_d8c:auto_generated.result[1]
result[2] <= add_sub_d8c:auto_generated.result[2]
result[3] <= add_sub_d8c:auto_generated.result[3]
result[4] <= add_sub_d8c:auto_generated.result[4]
result[5] <= add_sub_d8c:auto_generated.result[5]
result[6] <= add_sub_d8c:auto_generated.result[6]
result[7] <= add_sub_d8c:auto_generated.result[7]
result[8] <= add_sub_d8c:auto_generated.result[8]
result[9] <= add_sub_d8c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult
dataa[0] => mult_njt:auto_generated.dataa[0]
dataa[1] => mult_njt:auto_generated.dataa[1]
dataa[2] => mult_njt:auto_generated.dataa[2]
dataa[3] => mult_njt:auto_generated.dataa[3]
dataa[4] => mult_njt:auto_generated.dataa[4]
dataa[5] => mult_njt:auto_generated.dataa[5]
dataa[6] => mult_njt:auto_generated.dataa[6]
dataa[7] => mult_njt:auto_generated.dataa[7]
dataa[8] => mult_njt:auto_generated.dataa[8]
dataa[9] => mult_njt:auto_generated.dataa[9]
dataa[10] => mult_njt:auto_generated.dataa[10]
dataa[11] => mult_njt:auto_generated.dataa[11]
dataa[12] => mult_njt:auto_generated.dataa[12]
dataa[13] => mult_njt:auto_generated.dataa[13]
dataa[14] => mult_njt:auto_generated.dataa[14]
dataa[15] => mult_njt:auto_generated.dataa[15]
dataa[16] => mult_njt:auto_generated.dataa[16]
dataa[17] => mult_njt:auto_generated.dataa[17]
dataa[18] => mult_njt:auto_generated.dataa[18]
dataa[19] => mult_njt:auto_generated.dataa[19]
dataa[20] => mult_njt:auto_generated.dataa[20]
dataa[21] => mult_njt:auto_generated.dataa[21]
dataa[22] => mult_njt:auto_generated.dataa[22]
dataa[23] => mult_njt:auto_generated.dataa[23]
datab[0] => mult_njt:auto_generated.datab[0]
datab[1] => mult_njt:auto_generated.datab[1]
datab[2] => mult_njt:auto_generated.datab[2]
datab[3] => mult_njt:auto_generated.datab[3]
datab[4] => mult_njt:auto_generated.datab[4]
datab[5] => mult_njt:auto_generated.datab[5]
datab[6] => mult_njt:auto_generated.datab[6]
datab[7] => mult_njt:auto_generated.datab[7]
datab[8] => mult_njt:auto_generated.datab[8]
datab[9] => mult_njt:auto_generated.datab[9]
datab[10] => mult_njt:auto_generated.datab[10]
datab[11] => mult_njt:auto_generated.datab[11]
datab[12] => mult_njt:auto_generated.datab[12]
datab[13] => mult_njt:auto_generated.datab[13]
datab[14] => mult_njt:auto_generated.datab[14]
datab[15] => mult_njt:auto_generated.datab[15]
datab[16] => mult_njt:auto_generated.datab[16]
datab[17] => mult_njt:auto_generated.datab[17]
datab[18] => mult_njt:auto_generated.datab[18]
datab[19] => mult_njt:auto_generated.datab[19]
datab[20] => mult_njt:auto_generated.datab[20]
datab[21] => mult_njt:auto_generated.datab[21]
datab[22] => mult_njt:auto_generated.datab[22]
datab[23] => mult_njt:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_njt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_njt:auto_generated.clock
clken => mult_njt:auto_generated.clken
result[0] <= mult_njt:auto_generated.result[0]
result[1] <= mult_njt:auto_generated.result[1]
result[2] <= mult_njt:auto_generated.result[2]
result[3] <= mult_njt:auto_generated.result[3]
result[4] <= mult_njt:auto_generated.result[4]
result[5] <= mult_njt:auto_generated.result[5]
result[6] <= mult_njt:auto_generated.result[6]
result[7] <= mult_njt:auto_generated.result[7]
result[8] <= mult_njt:auto_generated.result[8]
result[9] <= mult_njt:auto_generated.result[9]
result[10] <= mult_njt:auto_generated.result[10]
result[11] <= mult_njt:auto_generated.result[11]
result[12] <= mult_njt:auto_generated.result[12]
result[13] <= mult_njt:auto_generated.result[13]
result[14] <= mult_njt:auto_generated.result[14]
result[15] <= mult_njt:auto_generated.result[15]
result[16] <= mult_njt:auto_generated.result[16]
result[17] <= mult_njt:auto_generated.result[17]
result[18] <= mult_njt:auto_generated.result[18]
result[19] <= mult_njt:auto_generated.result[19]
result[20] <= mult_njt:auto_generated.result[20]
result[21] <= mult_njt:auto_generated.result[21]
result[22] <= mult_njt:auto_generated.result[22]
result[23] <= mult_njt:auto_generated.result[23]
result[24] <= mult_njt:auto_generated.result[24]
result[25] <= mult_njt:auto_generated.result[25]
result[26] <= mult_njt:auto_generated.result[26]
result[27] <= mult_njt:auto_generated.result[27]
result[28] <= mult_njt:auto_generated.result[28]
result[29] <= mult_njt:auto_generated.result[29]
result[30] <= mult_njt:auto_generated.result[30]
result[31] <= mult_njt:auto_generated.result[31]
result[32] <= mult_njt:auto_generated.result[32]
result[33] <= mult_njt:auto_generated.result[33]
result[34] <= mult_njt:auto_generated.result[34]
result[35] <= mult_njt:auto_generated.result[35]
result[36] <= mult_njt:auto_generated.result[36]
result[37] <= mult_njt:auto_generated.result[37]
result[38] <= mult_njt:auto_generated.result[38]
result[39] <= mult_njt:auto_generated.result[39]
result[40] <= mult_njt:auto_generated.result[40]
result[41] <= mult_njt:auto_generated.result[41]
result[42] <= mult_njt:auto_generated.result[42]
result[43] <= mult_njt:auto_generated.result[43]
result[44] <= mult_njt:auto_generated.result[44]
result[45] <= mult_njt:auto_generated.result[45]
result[46] <= mult_njt:auto_generated.result[46]
result[47] <= mult_njt:auto_generated.result[47]


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult|mult_njt:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst
clk => clk.IN1
rst_n => comb.IN0
en => en.IN1
clr => comb.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
accum_start => accum_start.IN1
data_out[0] <= FP32_accum:accum_base.r
data_out[1] <= FP32_accum:accum_base.r
data_out[2] <= FP32_accum:accum_base.r
data_out[3] <= FP32_accum:accum_base.r
data_out[4] <= FP32_accum:accum_base.r
data_out[5] <= FP32_accum:accum_base.r
data_out[6] <= FP32_accum:accum_base.r
data_out[7] <= FP32_accum:accum_base.r
data_out[8] <= FP32_accum:accum_base.r
data_out[9] <= FP32_accum:accum_base.r
data_out[10] <= FP32_accum:accum_base.r
data_out[11] <= FP32_accum:accum_base.r
data_out[12] <= FP32_accum:accum_base.r
data_out[13] <= FP32_accum:accum_base.r
data_out[14] <= FP32_accum:accum_base.r
data_out[15] <= FP32_accum:accum_base.r
data_out[16] <= FP32_accum:accum_base.r
data_out[17] <= FP32_accum:accum_base.r
data_out[18] <= FP32_accum:accum_base.r
data_out[19] <= FP32_accum:accum_base.r
data_out[20] <= FP32_accum:accum_base.r
data_out[21] <= FP32_accum:accum_base.r
data_out[22] <= FP32_accum:accum_base.r
data_out[23] <= FP32_accum:accum_base.r
data_out[24] <= FP32_accum:accum_base.r
data_out[25] <= FP32_accum:accum_base.r
data_out[26] <= FP32_accum:accum_base.r
data_out[27] <= FP32_accum:accum_base.r
data_out[28] <= FP32_accum:accum_base.r
data_out[29] <= FP32_accum:accum_base.r
data_out[30] <= FP32_accum:accum_base.r
data_out[31] <= FP32_accum:accum_base.r


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base
clk => clk.IN1
areset => areset.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
n => n.IN1
r[0] <= FP32_accum_0002:fp32_accum_inst.r
r[1] <= FP32_accum_0002:fp32_accum_inst.r
r[2] <= FP32_accum_0002:fp32_accum_inst.r
r[3] <= FP32_accum_0002:fp32_accum_inst.r
r[4] <= FP32_accum_0002:fp32_accum_inst.r
r[5] <= FP32_accum_0002:fp32_accum_inst.r
r[6] <= FP32_accum_0002:fp32_accum_inst.r
r[7] <= FP32_accum_0002:fp32_accum_inst.r
r[8] <= FP32_accum_0002:fp32_accum_inst.r
r[9] <= FP32_accum_0002:fp32_accum_inst.r
r[10] <= FP32_accum_0002:fp32_accum_inst.r
r[11] <= FP32_accum_0002:fp32_accum_inst.r
r[12] <= FP32_accum_0002:fp32_accum_inst.r
r[13] <= FP32_accum_0002:fp32_accum_inst.r
r[14] <= FP32_accum_0002:fp32_accum_inst.r
r[15] <= FP32_accum_0002:fp32_accum_inst.r
r[16] <= FP32_accum_0002:fp32_accum_inst.r
r[17] <= FP32_accum_0002:fp32_accum_inst.r
r[18] <= FP32_accum_0002:fp32_accum_inst.r
r[19] <= FP32_accum_0002:fp32_accum_inst.r
r[20] <= FP32_accum_0002:fp32_accum_inst.r
r[21] <= FP32_accum_0002:fp32_accum_inst.r
r[22] <= FP32_accum_0002:fp32_accum_inst.r
r[23] <= FP32_accum_0002:fp32_accum_inst.r
r[24] <= FP32_accum_0002:fp32_accum_inst.r
r[25] <= FP32_accum_0002:fp32_accum_inst.r
r[26] <= FP32_accum_0002:fp32_accum_inst.r
r[27] <= FP32_accum_0002:fp32_accum_inst.r
r[28] <= FP32_accum_0002:fp32_accum_inst.r
r[29] <= FP32_accum_0002:fp32_accum_inst.r
r[30] <= FP32_accum_0002:fp32_accum_inst.r
r[31] <= FP32_accum_0002:fp32_accum_inst.r
xo <= FP32_accum_0002:fp32_accum_inst.xo
xu <= FP32_accum_0002:fp32_accum_inst.xu
ao <= FP32_accum_0002:fp32_accum_inst.ao
en[0] => en[0].IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst
x[0] => Mux37.IN3
x[0] => Mux29.IN3
x[1] => Mux36.IN3
x[1] => Mux28.IN3
x[2] => Mux27.IN3
x[2] => Mux43.IN3
x[2] => Mux35.IN3
x[3] => Mux26.IN3
x[3] => Mux42.IN3
x[3] => Mux34.IN3
x[4] => Mux25.IN3
x[4] => Mux41.IN3
x[4] => Mux33.IN3
x[5] => Mux24.IN3
x[5] => Mux40.IN3
x[5] => Mux32.IN3
x[6] => Mux23.IN3
x[6] => Mux39.IN3
x[6] => Mux31.IN3
x[7] => Mux22.IN3
x[7] => Mux38.IN3
x[7] => Mux30.IN3
x[8] => Mux21.IN3
x[8] => Mux37.IN2
x[8] => Mux29.IN2
x[9] => Mux20.IN3
x[9] => Mux36.IN2
x[9] => Mux28.IN2
x[10] => Mux19.IN3
x[10] => Mux43.IN2
x[10] => Mux35.IN2
x[10] => Mux27.IN2
x[11] => Mux18.IN3
x[11] => Mux42.IN2
x[11] => Mux34.IN2
x[11] => Mux26.IN2
x[12] => Mux17.IN3
x[12] => Mux41.IN2
x[12] => Mux33.IN2
x[12] => Mux25.IN2
x[13] => Mux16.IN3
x[13] => Mux40.IN2
x[13] => Mux32.IN2
x[13] => Mux24.IN2
x[14] => Mux15.IN3
x[14] => Mux39.IN2
x[14] => Mux31.IN2
x[14] => Mux23.IN2
x[15] => Mux14.IN3
x[15] => Mux38.IN2
x[15] => Mux30.IN2
x[15] => Mux22.IN2
x[16] => Mux13.IN3
x[16] => Mux37.IN1
x[16] => Mux29.IN1
x[16] => Mux21.IN2
x[17] => Mux12.IN3
x[17] => Mux36.IN1
x[17] => Mux28.IN1
x[17] => Mux20.IN2
x[18] => Mux11.IN3
x[18] => Mux5.IN3
x[18] => Mux35.IN1
x[18] => Mux27.IN1
x[18] => Mux19.IN2
x[19] => Mux10.IN3
x[19] => Mux4.IN3
x[19] => Mux34.IN1
x[19] => Mux26.IN1
x[19] => Mux18.IN2
x[20] => Mux9.IN3
x[20] => Mux3.IN3
x[20] => Mux33.IN1
x[20] => Mux25.IN1
x[20] => Mux17.IN2
x[21] => Mux8.IN3
x[21] => Mux2.IN3
x[21] => Mux32.IN1
x[21] => Mux24.IN1
x[21] => Mux16.IN2
x[22] => Mux7.IN3
x[22] => Mux1.IN3
x[22] => Mux31.IN1
x[22] => Mux23.IN1
x[22] => Mux15.IN2
x[23] => Add3.IN20
x[23] => Add0.IN10
x[23] => Equal0.IN7
x[24] => Add3.IN19
x[24] => Add0.IN9
x[24] => Equal0.IN6
x[25] => Add3.IN18
x[25] => Add0.IN5
x[25] => Equal0.IN5
x[26] => Add3.IN17
x[26] => Add0.IN8
x[26] => Equal0.IN4
x[27] => Add3.IN16
x[27] => Add0.IN4
x[27] => Equal0.IN3
x[28] => Add3.IN15
x[28] => Add0.IN3
x[28] => Equal0.IN2
x[29] => Add3.IN14
x[29] => Add0.IN2
x[29] => Equal0.IN1
x[30] => Add3.IN13
x[30] => Add0.IN7
x[30] => Equal0.IN0
x[31] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.xin[0]
n[0] => dspba_delay:redist17_xIn_n_2.xin[0]
n[0] => muxXUnderflowFeedbackSignal_uid55_fpAccTest_q[0].OUTPUTSELECT
en[0] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.ena
en[0] => dspba_delay:redist17_xIn_n_2.ena
en[0] => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.ena
en[0] => dspba_delay:redist18_xIn_n_3.ena
en[0] => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.ena
en[0] => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.ena
en[0] => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.ena
en[0] => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.ena
en[0] => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.ena
en[0] => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.ena
en[0] => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.ena
en[0] => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.ena
en[0] => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.ena
en[0] => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.ena
en[0] => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.ena
en[0] => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.ena
en[0] => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.ena
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ENA
en[0] => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[48].ENA
en[0] => accumulator_uid24_fpAccTest_o[47].ENA
en[0] => accumulator_uid24_fpAccTest_o[46].ENA
en[0] => accumulator_uid24_fpAccTest_o[45].ENA
en[0] => accumulator_uid24_fpAccTest_o[44].ENA
en[0] => accumulator_uid24_fpAccTest_o[43].ENA
en[0] => accumulator_uid24_fpAccTest_o[42].ENA
en[0] => accumulator_uid24_fpAccTest_o[41].ENA
en[0] => accumulator_uid24_fpAccTest_o[40].ENA
en[0] => accumulator_uid24_fpAccTest_o[39].ENA
en[0] => accumulator_uid24_fpAccTest_o[38].ENA
en[0] => accumulator_uid24_fpAccTest_o[37].ENA
en[0] => accumulator_uid24_fpAccTest_o[36].ENA
en[0] => accumulator_uid24_fpAccTest_o[35].ENA
en[0] => accumulator_uid24_fpAccTest_o[34].ENA
en[0] => accumulator_uid24_fpAccTest_o[33].ENA
en[0] => accumulator_uid24_fpAccTest_o[32].ENA
en[0] => accumulator_uid24_fpAccTest_o[31].ENA
en[0] => accumulator_uid24_fpAccTest_o[30].ENA
en[0] => accumulator_uid24_fpAccTest_o[29].ENA
en[0] => accumulator_uid24_fpAccTest_o[28].ENA
en[0] => accumulator_uid24_fpAccTest_o[27].ENA
en[0] => accumulator_uid24_fpAccTest_o[26].ENA
en[0] => accumulator_uid24_fpAccTest_o[25].ENA
en[0] => accumulator_uid24_fpAccTest_o[24].ENA
en[0] => accumulator_uid24_fpAccTest_o[23].ENA
en[0] => accumulator_uid24_fpAccTest_o[22].ENA
en[0] => accumulator_uid24_fpAccTest_o[21].ENA
en[0] => accumulator_uid24_fpAccTest_o[20].ENA
en[0] => accumulator_uid24_fpAccTest_o[19].ENA
en[0] => accumulator_uid24_fpAccTest_o[18].ENA
en[0] => accumulator_uid24_fpAccTest_o[17].ENA
en[0] => accumulator_uid24_fpAccTest_o[16].ENA
en[0] => accumulator_uid24_fpAccTest_o[15].ENA
en[0] => accumulator_uid24_fpAccTest_o[14].ENA
en[0] => accumulator_uid24_fpAccTest_o[13].ENA
en[0] => accumulator_uid24_fpAccTest_o[12].ENA
en[0] => accumulator_uid24_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[10].ENA
en[0] => accumulator_uid24_fpAccTest_o[9].ENA
en[0] => accumulator_uid24_fpAccTest_o[8].ENA
en[0] => accumulator_uid24_fpAccTest_o[7].ENA
en[0] => accumulator_uid24_fpAccTest_o[6].ENA
en[0] => accumulator_uid24_fpAccTest_o[5].ENA
en[0] => accumulator_uid24_fpAccTest_o[4].ENA
en[0] => accumulator_uid24_fpAccTest_o[3].ENA
en[0] => accumulator_uid24_fpAccTest_o[2].ENA
en[0] => accumulator_uid24_fpAccTest_o[1].ENA
en[0] => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[47].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[46].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[45].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[44].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[43].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[42].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[41].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[40].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[39].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[38].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[37].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[36].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[35].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[34].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[33].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[32].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[31].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[30].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[29].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[28].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[27].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[26].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[25].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[24].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[23].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[22].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[21].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[20].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[19].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[18].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[17].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[16].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[15].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[14].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[13].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[12].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[11].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[10].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[8].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[7].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[6].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[5].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[4].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[3].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[2].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[1].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[0].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ENA
r[0] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.xout[0]
xo[0] <= dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.xout[0]
xu[0] <= dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.xout[0]
ao[0] <= dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.xout[0]
clk => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.clk
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[0].CLK
clk => accValuePositive_uid35_fpAccTest_o[1].CLK
clk => accValuePositive_uid35_fpAccTest_o[2].CLK
clk => accValuePositive_uid35_fpAccTest_o[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[4].CLK
clk => accValuePositive_uid35_fpAccTest_o[5].CLK
clk => accValuePositive_uid35_fpAccTest_o[6].CLK
clk => accValuePositive_uid35_fpAccTest_o[7].CLK
clk => accValuePositive_uid35_fpAccTest_o[8].CLK
clk => accValuePositive_uid35_fpAccTest_o[9].CLK
clk => accValuePositive_uid35_fpAccTest_o[10].CLK
clk => accValuePositive_uid35_fpAccTest_o[11].CLK
clk => accValuePositive_uid35_fpAccTest_o[12].CLK
clk => accValuePositive_uid35_fpAccTest_o[13].CLK
clk => accValuePositive_uid35_fpAccTest_o[14].CLK
clk => accValuePositive_uid35_fpAccTest_o[15].CLK
clk => accValuePositive_uid35_fpAccTest_o[16].CLK
clk => accValuePositive_uid35_fpAccTest_o[17].CLK
clk => accValuePositive_uid35_fpAccTest_o[18].CLK
clk => accValuePositive_uid35_fpAccTest_o[19].CLK
clk => accValuePositive_uid35_fpAccTest_o[20].CLK
clk => accValuePositive_uid35_fpAccTest_o[21].CLK
clk => accValuePositive_uid35_fpAccTest_o[22].CLK
clk => accValuePositive_uid35_fpAccTest_o[23].CLK
clk => accValuePositive_uid35_fpAccTest_o[24].CLK
clk => accValuePositive_uid35_fpAccTest_o[25].CLK
clk => accValuePositive_uid35_fpAccTest_o[26].CLK
clk => accValuePositive_uid35_fpAccTest_o[27].CLK
clk => accValuePositive_uid35_fpAccTest_o[28].CLK
clk => accValuePositive_uid35_fpAccTest_o[29].CLK
clk => accValuePositive_uid35_fpAccTest_o[30].CLK
clk => accValuePositive_uid35_fpAccTest_o[31].CLK
clk => accValuePositive_uid35_fpAccTest_o[32].CLK
clk => accValuePositive_uid35_fpAccTest_o[33].CLK
clk => accValuePositive_uid35_fpAccTest_o[34].CLK
clk => accValuePositive_uid35_fpAccTest_o[35].CLK
clk => accValuePositive_uid35_fpAccTest_o[36].CLK
clk => accValuePositive_uid35_fpAccTest_o[37].CLK
clk => accValuePositive_uid35_fpAccTest_o[38].CLK
clk => accValuePositive_uid35_fpAccTest_o[39].CLK
clk => accValuePositive_uid35_fpAccTest_o[40].CLK
clk => accValuePositive_uid35_fpAccTest_o[41].CLK
clk => accValuePositive_uid35_fpAccTest_o[42].CLK
clk => accValuePositive_uid35_fpAccTest_o[43].CLK
clk => accValuePositive_uid35_fpAccTest_o[44].CLK
clk => accValuePositive_uid35_fpAccTest_o[45].CLK
clk => accValuePositive_uid35_fpAccTest_o[46].CLK
clk => accValuePositive_uid35_fpAccTest_o[47].CLK
clk => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[1].CLK
clk => accumulator_uid24_fpAccTest_o[2].CLK
clk => accumulator_uid24_fpAccTest_o[3].CLK
clk => accumulator_uid24_fpAccTest_o[4].CLK
clk => accumulator_uid24_fpAccTest_o[5].CLK
clk => accumulator_uid24_fpAccTest_o[6].CLK
clk => accumulator_uid24_fpAccTest_o[7].CLK
clk => accumulator_uid24_fpAccTest_o[8].CLK
clk => accumulator_uid24_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[10].CLK
clk => accumulator_uid24_fpAccTest_o[11].CLK
clk => accumulator_uid24_fpAccTest_o[12].CLK
clk => accumulator_uid24_fpAccTest_o[13].CLK
clk => accumulator_uid24_fpAccTest_o[14].CLK
clk => accumulator_uid24_fpAccTest_o[15].CLK
clk => accumulator_uid24_fpAccTest_o[16].CLK
clk => accumulator_uid24_fpAccTest_o[17].CLK
clk => accumulator_uid24_fpAccTest_o[18].CLK
clk => accumulator_uid24_fpAccTest_o[19].CLK
clk => accumulator_uid24_fpAccTest_o[20].CLK
clk => accumulator_uid24_fpAccTest_o[21].CLK
clk => accumulator_uid24_fpAccTest_o[22].CLK
clk => accumulator_uid24_fpAccTest_o[23].CLK
clk => accumulator_uid24_fpAccTest_o[24].CLK
clk => accumulator_uid24_fpAccTest_o[25].CLK
clk => accumulator_uid24_fpAccTest_o[26].CLK
clk => accumulator_uid24_fpAccTest_o[27].CLK
clk => accumulator_uid24_fpAccTest_o[28].CLK
clk => accumulator_uid24_fpAccTest_o[29].CLK
clk => accumulator_uid24_fpAccTest_o[30].CLK
clk => accumulator_uid24_fpAccTest_o[31].CLK
clk => accumulator_uid24_fpAccTest_o[32].CLK
clk => accumulator_uid24_fpAccTest_o[33].CLK
clk => accumulator_uid24_fpAccTest_o[34].CLK
clk => accumulator_uid24_fpAccTest_o[35].CLK
clk => accumulator_uid24_fpAccTest_o[36].CLK
clk => accumulator_uid24_fpAccTest_o[37].CLK
clk => accumulator_uid24_fpAccTest_o[38].CLK
clk => accumulator_uid24_fpAccTest_o[39].CLK
clk => accumulator_uid24_fpAccTest_o[40].CLK
clk => accumulator_uid24_fpAccTest_o[41].CLK
clk => accumulator_uid24_fpAccTest_o[42].CLK
clk => accumulator_uid24_fpAccTest_o[43].CLK
clk => accumulator_uid24_fpAccTest_o[44].CLK
clk => accumulator_uid24_fpAccTest_o[45].CLK
clk => accumulator_uid24_fpAccTest_o[46].CLK
clk => accumulator_uid24_fpAccTest_o[47].CLK
clk => accumulator_uid24_fpAccTest_o[48].CLK
clk => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].CLK
clk => dspba_delay:redist17_xIn_n_2.clk
clk => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.clk
clk => dspba_delay:redist18_xIn_n_3.clk
clk => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.clk
clk => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.clk
clk => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.clk
clk => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.clk
clk => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.clk
clk => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.clk
clk => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.clk
clk => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.clk
clk => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.clk
clk => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.clk
clk => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.clk
clk => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.clk
clk => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.clk
areset => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.aclr
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[0].ACLR
areset => accValuePositive_uid35_fpAccTest_o[1].ACLR
areset => accValuePositive_uid35_fpAccTest_o[2].ACLR
areset => accValuePositive_uid35_fpAccTest_o[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[4].ACLR
areset => accValuePositive_uid35_fpAccTest_o[5].ACLR
areset => accValuePositive_uid35_fpAccTest_o[6].ACLR
areset => accValuePositive_uid35_fpAccTest_o[7].ACLR
areset => accValuePositive_uid35_fpAccTest_o[8].ACLR
areset => accValuePositive_uid35_fpAccTest_o[9].ACLR
areset => accValuePositive_uid35_fpAccTest_o[10].ACLR
areset => accValuePositive_uid35_fpAccTest_o[11].ACLR
areset => accValuePositive_uid35_fpAccTest_o[12].ACLR
areset => accValuePositive_uid35_fpAccTest_o[13].ACLR
areset => accValuePositive_uid35_fpAccTest_o[14].ACLR
areset => accValuePositive_uid35_fpAccTest_o[15].ACLR
areset => accValuePositive_uid35_fpAccTest_o[16].ACLR
areset => accValuePositive_uid35_fpAccTest_o[17].ACLR
areset => accValuePositive_uid35_fpAccTest_o[18].ACLR
areset => accValuePositive_uid35_fpAccTest_o[19].ACLR
areset => accValuePositive_uid35_fpAccTest_o[20].ACLR
areset => accValuePositive_uid35_fpAccTest_o[21].ACLR
areset => accValuePositive_uid35_fpAccTest_o[22].ACLR
areset => accValuePositive_uid35_fpAccTest_o[23].ACLR
areset => accValuePositive_uid35_fpAccTest_o[24].ACLR
areset => accValuePositive_uid35_fpAccTest_o[25].ACLR
areset => accValuePositive_uid35_fpAccTest_o[26].ACLR
areset => accValuePositive_uid35_fpAccTest_o[27].ACLR
areset => accValuePositive_uid35_fpAccTest_o[28].ACLR
areset => accValuePositive_uid35_fpAccTest_o[29].ACLR
areset => accValuePositive_uid35_fpAccTest_o[30].ACLR
areset => accValuePositive_uid35_fpAccTest_o[31].ACLR
areset => accValuePositive_uid35_fpAccTest_o[32].ACLR
areset => accValuePositive_uid35_fpAccTest_o[33].ACLR
areset => accValuePositive_uid35_fpAccTest_o[34].ACLR
areset => accValuePositive_uid35_fpAccTest_o[35].ACLR
areset => accValuePositive_uid35_fpAccTest_o[36].ACLR
areset => accValuePositive_uid35_fpAccTest_o[37].ACLR
areset => accValuePositive_uid35_fpAccTest_o[38].ACLR
areset => accValuePositive_uid35_fpAccTest_o[39].ACLR
areset => accValuePositive_uid35_fpAccTest_o[40].ACLR
areset => accValuePositive_uid35_fpAccTest_o[41].ACLR
areset => accValuePositive_uid35_fpAccTest_o[42].ACLR
areset => accValuePositive_uid35_fpAccTest_o[43].ACLR
areset => accValuePositive_uid35_fpAccTest_o[44].ACLR
areset => accValuePositive_uid35_fpAccTest_o[45].ACLR
areset => accValuePositive_uid35_fpAccTest_o[46].ACLR
areset => accValuePositive_uid35_fpAccTest_o[47].ACLR
areset => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[1].ACLR
areset => accumulator_uid24_fpAccTest_o[2].ACLR
areset => accumulator_uid24_fpAccTest_o[3].ACLR
areset => accumulator_uid24_fpAccTest_o[4].ACLR
areset => accumulator_uid24_fpAccTest_o[5].ACLR
areset => accumulator_uid24_fpAccTest_o[6].ACLR
areset => accumulator_uid24_fpAccTest_o[7].ACLR
areset => accumulator_uid24_fpAccTest_o[8].ACLR
areset => accumulator_uid24_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[10].ACLR
areset => accumulator_uid24_fpAccTest_o[11].ACLR
areset => accumulator_uid24_fpAccTest_o[12].ACLR
areset => accumulator_uid24_fpAccTest_o[13].ACLR
areset => accumulator_uid24_fpAccTest_o[14].ACLR
areset => accumulator_uid24_fpAccTest_o[15].ACLR
areset => accumulator_uid24_fpAccTest_o[16].ACLR
areset => accumulator_uid24_fpAccTest_o[17].ACLR
areset => accumulator_uid24_fpAccTest_o[18].ACLR
areset => accumulator_uid24_fpAccTest_o[19].ACLR
areset => accumulator_uid24_fpAccTest_o[20].ACLR
areset => accumulator_uid24_fpAccTest_o[21].ACLR
areset => accumulator_uid24_fpAccTest_o[22].ACLR
areset => accumulator_uid24_fpAccTest_o[23].ACLR
areset => accumulator_uid24_fpAccTest_o[24].ACLR
areset => accumulator_uid24_fpAccTest_o[25].ACLR
areset => accumulator_uid24_fpAccTest_o[26].ACLR
areset => accumulator_uid24_fpAccTest_o[27].ACLR
areset => accumulator_uid24_fpAccTest_o[28].ACLR
areset => accumulator_uid24_fpAccTest_o[29].ACLR
areset => accumulator_uid24_fpAccTest_o[30].ACLR
areset => accumulator_uid24_fpAccTest_o[31].ACLR
areset => accumulator_uid24_fpAccTest_o[32].ACLR
areset => accumulator_uid24_fpAccTest_o[33].ACLR
areset => accumulator_uid24_fpAccTest_o[34].ACLR
areset => accumulator_uid24_fpAccTest_o[35].ACLR
areset => accumulator_uid24_fpAccTest_o[36].ACLR
areset => accumulator_uid24_fpAccTest_o[37].ACLR
areset => accumulator_uid24_fpAccTest_o[38].ACLR
areset => accumulator_uid24_fpAccTest_o[39].ACLR
areset => accumulator_uid24_fpAccTest_o[40].ACLR
areset => accumulator_uid24_fpAccTest_o[41].ACLR
areset => accumulator_uid24_fpAccTest_o[42].ACLR
areset => accumulator_uid24_fpAccTest_o[43].ACLR
areset => accumulator_uid24_fpAccTest_o[44].ACLR
areset => accumulator_uid24_fpAccTest_o[45].ACLR
areset => accumulator_uid24_fpAccTest_o[46].ACLR
areset => accumulator_uid24_fpAccTest_o[47].ACLR
areset => accumulator_uid24_fpAccTest_o[48].ACLR
areset => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ACLR
areset => dspba_delay:redist17_xIn_n_2.aclr
areset => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.aclr
areset => dspba_delay:redist18_xIn_n_3.aclr
areset => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.aclr
areset => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.aclr
areset => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.aclr
areset => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.aclr
areset => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.aclr
areset => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.aclr
areset => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.aclr
areset => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.aclr
areset => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.aclr
areset => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.aclr
areset => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.aclr
areset => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.aclr
areset => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.aclr


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist16_signX_uid8_fpAccTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist17_xIn_n_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist18_xIn_n_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xin[41] => delay_signals[2][41].DATAIN
xin[42] => delay_signals[2][42].DATAIN
xin[43] => delay_signals[2][43].DATAIN
xin[44] => delay_signals[2][44].DATAIN
xin[45] => delay_signals[2][45].DATAIN
xin[46] => delay_signals[2][46].DATAIN
xin[47] => delay_signals[2][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|dff_32b:a_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_01|dff_32b:b_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10
clk => clk.IN4
rst_n => rst_n.IN4
a_in[0] => a_in[0].IN2
a_in[1] => a_in[1].IN2
a_in[2] => a_in[2].IN2
a_in[3] => a_in[3].IN2
a_in[4] => a_in[4].IN2
a_in[5] => a_in[5].IN2
a_in[6] => a_in[6].IN2
a_in[7] => a_in[7].IN2
a_in[8] => a_in[8].IN2
a_in[9] => a_in[9].IN2
a_in[10] => a_in[10].IN2
a_in[11] => a_in[11].IN2
a_in[12] => a_in[12].IN2
a_in[13] => a_in[13].IN2
a_in[14] => a_in[14].IN2
a_in[15] => a_in[15].IN2
a_in[16] => a_in[16].IN2
a_in[17] => a_in[17].IN2
a_in[18] => a_in[18].IN2
a_in[19] => a_in[19].IN2
a_in[20] => a_in[20].IN2
a_in[21] => a_in[21].IN2
a_in[22] => a_in[22].IN2
a_in[23] => a_in[23].IN2
a_in[24] => a_in[24].IN2
a_in[25] => a_in[25].IN2
a_in[26] => a_in[26].IN2
a_in[27] => a_in[27].IN2
a_in[28] => a_in[28].IN2
a_in[29] => a_in[29].IN2
a_in[30] => a_in[30].IN2
a_in[31] => a_in[31].IN2
b_in[0] => b_in[0].IN2
b_in[1] => b_in[1].IN2
b_in[2] => b_in[2].IN2
b_in[3] => b_in[3].IN2
b_in[4] => b_in[4].IN2
b_in[5] => b_in[5].IN2
b_in[6] => b_in[6].IN2
b_in[7] => b_in[7].IN2
b_in[8] => b_in[8].IN2
b_in[9] => b_in[9].IN2
b_in[10] => b_in[10].IN2
b_in[11] => b_in[11].IN2
b_in[12] => b_in[12].IN2
b_in[13] => b_in[13].IN2
b_in[14] => b_in[14].IN2
b_in[15] => b_in[15].IN2
b_in[16] => b_in[16].IN2
b_in[17] => b_in[17].IN2
b_in[18] => b_in[18].IN2
b_in[19] => b_in[19].IN2
b_in[20] => b_in[20].IN2
b_in[21] => b_in[21].IN2
b_in[22] => b_in[22].IN2
b_in[23] => b_in[23].IN2
b_in[24] => b_in[24].IN2
b_in[25] => b_in[25].IN2
b_in[26] => b_in[26].IN2
b_in[27] => b_in[27].IN2
b_in[28] => b_in[28].IN2
b_in[29] => b_in[29].IN2
b_in[30] => b_in[30].IN2
b_in[31] => b_in[31].IN2
result_MAC[0] <= accum:accum_inst.data_out
result_MAC[1] <= accum:accum_inst.data_out
result_MAC[2] <= accum:accum_inst.data_out
result_MAC[3] <= accum:accum_inst.data_out
result_MAC[4] <= accum:accum_inst.data_out
result_MAC[5] <= accum:accum_inst.data_out
result_MAC[6] <= accum:accum_inst.data_out
result_MAC[7] <= accum:accum_inst.data_out
result_MAC[8] <= accum:accum_inst.data_out
result_MAC[9] <= accum:accum_inst.data_out
result_MAC[10] <= accum:accum_inst.data_out
result_MAC[11] <= accum:accum_inst.data_out
result_MAC[12] <= accum:accum_inst.data_out
result_MAC[13] <= accum:accum_inst.data_out
result_MAC[14] <= accum:accum_inst.data_out
result_MAC[15] <= accum:accum_inst.data_out
result_MAC[16] <= accum:accum_inst.data_out
result_MAC[17] <= accum:accum_inst.data_out
result_MAC[18] <= accum:accum_inst.data_out
result_MAC[19] <= accum:accum_inst.data_out
result_MAC[20] <= accum:accum_inst.data_out
result_MAC[21] <= accum:accum_inst.data_out
result_MAC[22] <= accum:accum_inst.data_out
result_MAC[23] <= accum:accum_inst.data_out
result_MAC[24] <= accum:accum_inst.data_out
result_MAC[25] <= accum:accum_inst.data_out
result_MAC[26] <= accum:accum_inst.data_out
result_MAC[27] <= accum:accum_inst.data_out
result_MAC[28] <= accum:accum_inst.data_out
result_MAC[29] <= accum:accum_inst.data_out
result_MAC[30] <= accum:accum_inst.data_out
result_MAC[31] <= accum:accum_inst.data_out
a_out[0] <= dff_32b:a_data.q
a_out[1] <= dff_32b:a_data.q
a_out[2] <= dff_32b:a_data.q
a_out[3] <= dff_32b:a_data.q
a_out[4] <= dff_32b:a_data.q
a_out[5] <= dff_32b:a_data.q
a_out[6] <= dff_32b:a_data.q
a_out[7] <= dff_32b:a_data.q
a_out[8] <= dff_32b:a_data.q
a_out[9] <= dff_32b:a_data.q
a_out[10] <= dff_32b:a_data.q
a_out[11] <= dff_32b:a_data.q
a_out[12] <= dff_32b:a_data.q
a_out[13] <= dff_32b:a_data.q
a_out[14] <= dff_32b:a_data.q
a_out[15] <= dff_32b:a_data.q
a_out[16] <= dff_32b:a_data.q
a_out[17] <= dff_32b:a_data.q
a_out[18] <= dff_32b:a_data.q
a_out[19] <= dff_32b:a_data.q
a_out[20] <= dff_32b:a_data.q
a_out[21] <= dff_32b:a_data.q
a_out[22] <= dff_32b:a_data.q
a_out[23] <= dff_32b:a_data.q
a_out[24] <= dff_32b:a_data.q
a_out[25] <= dff_32b:a_data.q
a_out[26] <= dff_32b:a_data.q
a_out[27] <= dff_32b:a_data.q
a_out[28] <= dff_32b:a_data.q
a_out[29] <= dff_32b:a_data.q
a_out[30] <= dff_32b:a_data.q
a_out[31] <= dff_32b:a_data.q
b_out[0] <= dff_32b:b_data.q
b_out[1] <= dff_32b:b_data.q
b_out[2] <= dff_32b:b_data.q
b_out[3] <= dff_32b:b_data.q
b_out[4] <= dff_32b:b_data.q
b_out[5] <= dff_32b:b_data.q
b_out[6] <= dff_32b:b_data.q
b_out[7] <= dff_32b:b_data.q
b_out[8] <= dff_32b:b_data.q
b_out[9] <= dff_32b:b_data.q
b_out[10] <= dff_32b:b_data.q
b_out[11] <= dff_32b:b_data.q
b_out[12] <= dff_32b:b_data.q
b_out[13] <= dff_32b:b_data.q
b_out[14] <= dff_32b:b_data.q
b_out[15] <= dff_32b:b_data.q
b_out[16] <= dff_32b:b_data.q
b_out[17] <= dff_32b:b_data.q
b_out[18] <= dff_32b:b_data.q
b_out[19] <= dff_32b:b_data.q
b_out[20] <= dff_32b:b_data.q
b_out[21] <= dff_32b:b_data.q
b_out[22] <= dff_32b:b_data.q
b_out[23] <= dff_32b:b_data.q
b_out[24] <= dff_32b:b_data.q
b_out[25] <= dff_32b:b_data.q
b_out[26] <= dff_32b:b_data.q
b_out[27] <= dff_32b:b_data.q
b_out[28] <= dff_32b:b_data.q
b_out[29] <= dff_32b:b_data.q
b_out[30] <= dff_32b:b_data.q
b_out[31] <= dff_32b:b_data.q
en_mult => en_mult.IN1
clr_mult => clr_mult.IN1
en_accum => en_accum.IN1
clr_accum => clr_accum.IN1
accum_start => accum_start.IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst
rst_n => comb.IN0
clr => comb.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FPmult:FPmult_inst.result
result[1] <= FPmult:FPmult_inst.result
result[2] <= FPmult:FPmult_inst.result
result[3] <= FPmult:FPmult_inst.result
result[4] <= FPmult:FPmult_inst.result
result[5] <= FPmult:FPmult_inst.result
result[6] <= FPmult:FPmult_inst.result
result[7] <= FPmult:FPmult_inst.result
result[8] <= FPmult:FPmult_inst.result
result[9] <= FPmult:FPmult_inst.result
result[10] <= FPmult:FPmult_inst.result
result[11] <= FPmult:FPmult_inst.result
result[12] <= FPmult:FPmult_inst.result
result[13] <= FPmult:FPmult_inst.result
result[14] <= FPmult:FPmult_inst.result
result[15] <= FPmult:FPmult_inst.result
result[16] <= FPmult:FPmult_inst.result
result[17] <= FPmult:FPmult_inst.result
result[18] <= FPmult:FPmult_inst.result
result[19] <= FPmult:FPmult_inst.result
result[20] <= FPmult:FPmult_inst.result
result[21] <= FPmult:FPmult_inst.result
result[22] <= FPmult:FPmult_inst.result
result[23] <= FPmult:FPmult_inst.result
result[24] <= FPmult:FPmult_inst.result
result[25] <= FPmult:FPmult_inst.result
result[26] <= FPmult:FPmult_inst.result
result[27] <= FPmult:FPmult_inst.result
result[28] <= FPmult:FPmult_inst.result
result[29] <= FPmult:FPmult_inst.result
result[30] <= FPmult:FPmult_inst.result
result[31] <= FPmult:FPmult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst
rst => rst.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FP32_mult:FP32_mult_inst.result
result[1] <= FP32_mult:FP32_mult_inst.result
result[2] <= FP32_mult:FP32_mult_inst.result
result[3] <= FP32_mult:FP32_mult_inst.result
result[4] <= FP32_mult:FP32_mult_inst.result
result[5] <= FP32_mult:FP32_mult_inst.result
result[6] <= FP32_mult:FP32_mult_inst.result
result[7] <= FP32_mult:FP32_mult_inst.result
result[8] <= FP32_mult:FP32_mult_inst.result
result[9] <= FP32_mult:FP32_mult_inst.result
result[10] <= FP32_mult:FP32_mult_inst.result
result[11] <= FP32_mult:FP32_mult_inst.result
result[12] <= FP32_mult:FP32_mult_inst.result
result[13] <= FP32_mult:FP32_mult_inst.result
result[14] <= FP32_mult:FP32_mult_inst.result
result[15] <= FP32_mult:FP32_mult_inst.result
result[16] <= FP32_mult:FP32_mult_inst.result
result[17] <= FP32_mult:FP32_mult_inst.result
result[18] <= FP32_mult:FP32_mult_inst.result
result[19] <= FP32_mult:FP32_mult_inst.result
result[20] <= FP32_mult:FP32_mult_inst.result
result[21] <= FP32_mult:FP32_mult_inst.result
result[22] <= FP32_mult:FP32_mult_inst.result
result[23] <= FP32_mult:FP32_mult_inst.result
result[24] <= FP32_mult:FP32_mult_inst.result
result[25] <= FP32_mult:FP32_mult_inst.result
result[26] <= FP32_mult:FP32_mult_inst.result
result[27] <= FP32_mult:FP32_mult_inst.result
result[28] <= FP32_mult:FP32_mult_inst.result
result[29] <= FP32_mult:FP32_mult_inst.result
result[30] <= FP32_mult:FP32_mult_inst.result
result[31] <= FP32_mult:FP32_mult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[1] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[2] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[3] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[4] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[5] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[6] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[7] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[8] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[9] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[10] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[11] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[12] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[13] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[14] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[15] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[16] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[17] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[18] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[19] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[20] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[21] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[22] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[23] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[24] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[25] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[26] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[27] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[28] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[29] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[30] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[31] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_1od:auto_generated.dataa[0]
dataa[1] => add_sub_1od:auto_generated.dataa[1]
dataa[2] => add_sub_1od:auto_generated.dataa[2]
dataa[3] => add_sub_1od:auto_generated.dataa[3]
dataa[4] => add_sub_1od:auto_generated.dataa[4]
dataa[5] => add_sub_1od:auto_generated.dataa[5]
dataa[6] => add_sub_1od:auto_generated.dataa[6]
dataa[7] => add_sub_1od:auto_generated.dataa[7]
dataa[8] => add_sub_1od:auto_generated.dataa[8]
datab[0] => add_sub_1od:auto_generated.datab[0]
datab[1] => add_sub_1od:auto_generated.datab[1]
datab[2] => add_sub_1od:auto_generated.datab[2]
datab[3] => add_sub_1od:auto_generated.datab[3]
datab[4] => add_sub_1od:auto_generated.datab[4]
datab[5] => add_sub_1od:auto_generated.datab[5]
datab[6] => add_sub_1od:auto_generated.datab[6]
datab[7] => add_sub_1od:auto_generated.datab[7]
datab[8] => add_sub_1od:auto_generated.datab[8]
cin => add_sub_1od:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_1od:auto_generated.clock
aclr => add_sub_1od:auto_generated.aclr
clken => add_sub_1od:auto_generated.clken
result[0] <= add_sub_1od:auto_generated.result[0]
result[1] <= add_sub_1od:auto_generated.result[1]
result[2] <= add_sub_1od:auto_generated.result[2]
result[3] <= add_sub_1od:auto_generated.result[3]
result[4] <= add_sub_1od:auto_generated.result[4]
result[5] <= add_sub_1od:auto_generated.result[5]
result[6] <= add_sub_1od:auto_generated.result[6]
result[7] <= add_sub_1od:auto_generated.result[7]
result[8] <= add_sub_1od:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_d8c:auto_generated.dataa[0]
dataa[1] => add_sub_d8c:auto_generated.dataa[1]
dataa[2] => add_sub_d8c:auto_generated.dataa[2]
dataa[3] => add_sub_d8c:auto_generated.dataa[3]
dataa[4] => add_sub_d8c:auto_generated.dataa[4]
dataa[5] => add_sub_d8c:auto_generated.dataa[5]
dataa[6] => add_sub_d8c:auto_generated.dataa[6]
dataa[7] => add_sub_d8c:auto_generated.dataa[7]
dataa[8] => add_sub_d8c:auto_generated.dataa[8]
dataa[9] => add_sub_d8c:auto_generated.dataa[9]
datab[0] => add_sub_d8c:auto_generated.datab[0]
datab[1] => add_sub_d8c:auto_generated.datab[1]
datab[2] => add_sub_d8c:auto_generated.datab[2]
datab[3] => add_sub_d8c:auto_generated.datab[3]
datab[4] => add_sub_d8c:auto_generated.datab[4]
datab[5] => add_sub_d8c:auto_generated.datab[5]
datab[6] => add_sub_d8c:auto_generated.datab[6]
datab[7] => add_sub_d8c:auto_generated.datab[7]
datab[8] => add_sub_d8c:auto_generated.datab[8]
datab[9] => add_sub_d8c:auto_generated.datab[9]
cin => add_sub_d8c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d8c:auto_generated.result[0]
result[1] <= add_sub_d8c:auto_generated.result[1]
result[2] <= add_sub_d8c:auto_generated.result[2]
result[3] <= add_sub_d8c:auto_generated.result[3]
result[4] <= add_sub_d8c:auto_generated.result[4]
result[5] <= add_sub_d8c:auto_generated.result[5]
result[6] <= add_sub_d8c:auto_generated.result[6]
result[7] <= add_sub_d8c:auto_generated.result[7]
result[8] <= add_sub_d8c:auto_generated.result[8]
result[9] <= add_sub_d8c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult
dataa[0] => mult_njt:auto_generated.dataa[0]
dataa[1] => mult_njt:auto_generated.dataa[1]
dataa[2] => mult_njt:auto_generated.dataa[2]
dataa[3] => mult_njt:auto_generated.dataa[3]
dataa[4] => mult_njt:auto_generated.dataa[4]
dataa[5] => mult_njt:auto_generated.dataa[5]
dataa[6] => mult_njt:auto_generated.dataa[6]
dataa[7] => mult_njt:auto_generated.dataa[7]
dataa[8] => mult_njt:auto_generated.dataa[8]
dataa[9] => mult_njt:auto_generated.dataa[9]
dataa[10] => mult_njt:auto_generated.dataa[10]
dataa[11] => mult_njt:auto_generated.dataa[11]
dataa[12] => mult_njt:auto_generated.dataa[12]
dataa[13] => mult_njt:auto_generated.dataa[13]
dataa[14] => mult_njt:auto_generated.dataa[14]
dataa[15] => mult_njt:auto_generated.dataa[15]
dataa[16] => mult_njt:auto_generated.dataa[16]
dataa[17] => mult_njt:auto_generated.dataa[17]
dataa[18] => mult_njt:auto_generated.dataa[18]
dataa[19] => mult_njt:auto_generated.dataa[19]
dataa[20] => mult_njt:auto_generated.dataa[20]
dataa[21] => mult_njt:auto_generated.dataa[21]
dataa[22] => mult_njt:auto_generated.dataa[22]
dataa[23] => mult_njt:auto_generated.dataa[23]
datab[0] => mult_njt:auto_generated.datab[0]
datab[1] => mult_njt:auto_generated.datab[1]
datab[2] => mult_njt:auto_generated.datab[2]
datab[3] => mult_njt:auto_generated.datab[3]
datab[4] => mult_njt:auto_generated.datab[4]
datab[5] => mult_njt:auto_generated.datab[5]
datab[6] => mult_njt:auto_generated.datab[6]
datab[7] => mult_njt:auto_generated.datab[7]
datab[8] => mult_njt:auto_generated.datab[8]
datab[9] => mult_njt:auto_generated.datab[9]
datab[10] => mult_njt:auto_generated.datab[10]
datab[11] => mult_njt:auto_generated.datab[11]
datab[12] => mult_njt:auto_generated.datab[12]
datab[13] => mult_njt:auto_generated.datab[13]
datab[14] => mult_njt:auto_generated.datab[14]
datab[15] => mult_njt:auto_generated.datab[15]
datab[16] => mult_njt:auto_generated.datab[16]
datab[17] => mult_njt:auto_generated.datab[17]
datab[18] => mult_njt:auto_generated.datab[18]
datab[19] => mult_njt:auto_generated.datab[19]
datab[20] => mult_njt:auto_generated.datab[20]
datab[21] => mult_njt:auto_generated.datab[21]
datab[22] => mult_njt:auto_generated.datab[22]
datab[23] => mult_njt:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_njt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_njt:auto_generated.clock
clken => mult_njt:auto_generated.clken
result[0] <= mult_njt:auto_generated.result[0]
result[1] <= mult_njt:auto_generated.result[1]
result[2] <= mult_njt:auto_generated.result[2]
result[3] <= mult_njt:auto_generated.result[3]
result[4] <= mult_njt:auto_generated.result[4]
result[5] <= mult_njt:auto_generated.result[5]
result[6] <= mult_njt:auto_generated.result[6]
result[7] <= mult_njt:auto_generated.result[7]
result[8] <= mult_njt:auto_generated.result[8]
result[9] <= mult_njt:auto_generated.result[9]
result[10] <= mult_njt:auto_generated.result[10]
result[11] <= mult_njt:auto_generated.result[11]
result[12] <= mult_njt:auto_generated.result[12]
result[13] <= mult_njt:auto_generated.result[13]
result[14] <= mult_njt:auto_generated.result[14]
result[15] <= mult_njt:auto_generated.result[15]
result[16] <= mult_njt:auto_generated.result[16]
result[17] <= mult_njt:auto_generated.result[17]
result[18] <= mult_njt:auto_generated.result[18]
result[19] <= mult_njt:auto_generated.result[19]
result[20] <= mult_njt:auto_generated.result[20]
result[21] <= mult_njt:auto_generated.result[21]
result[22] <= mult_njt:auto_generated.result[22]
result[23] <= mult_njt:auto_generated.result[23]
result[24] <= mult_njt:auto_generated.result[24]
result[25] <= mult_njt:auto_generated.result[25]
result[26] <= mult_njt:auto_generated.result[26]
result[27] <= mult_njt:auto_generated.result[27]
result[28] <= mult_njt:auto_generated.result[28]
result[29] <= mult_njt:auto_generated.result[29]
result[30] <= mult_njt:auto_generated.result[30]
result[31] <= mult_njt:auto_generated.result[31]
result[32] <= mult_njt:auto_generated.result[32]
result[33] <= mult_njt:auto_generated.result[33]
result[34] <= mult_njt:auto_generated.result[34]
result[35] <= mult_njt:auto_generated.result[35]
result[36] <= mult_njt:auto_generated.result[36]
result[37] <= mult_njt:auto_generated.result[37]
result[38] <= mult_njt:auto_generated.result[38]
result[39] <= mult_njt:auto_generated.result[39]
result[40] <= mult_njt:auto_generated.result[40]
result[41] <= mult_njt:auto_generated.result[41]
result[42] <= mult_njt:auto_generated.result[42]
result[43] <= mult_njt:auto_generated.result[43]
result[44] <= mult_njt:auto_generated.result[44]
result[45] <= mult_njt:auto_generated.result[45]
result[46] <= mult_njt:auto_generated.result[46]
result[47] <= mult_njt:auto_generated.result[47]


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult|mult_njt:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst
clk => clk.IN1
rst_n => comb.IN0
en => en.IN1
clr => comb.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
accum_start => accum_start.IN1
data_out[0] <= FP32_accum:accum_base.r
data_out[1] <= FP32_accum:accum_base.r
data_out[2] <= FP32_accum:accum_base.r
data_out[3] <= FP32_accum:accum_base.r
data_out[4] <= FP32_accum:accum_base.r
data_out[5] <= FP32_accum:accum_base.r
data_out[6] <= FP32_accum:accum_base.r
data_out[7] <= FP32_accum:accum_base.r
data_out[8] <= FP32_accum:accum_base.r
data_out[9] <= FP32_accum:accum_base.r
data_out[10] <= FP32_accum:accum_base.r
data_out[11] <= FP32_accum:accum_base.r
data_out[12] <= FP32_accum:accum_base.r
data_out[13] <= FP32_accum:accum_base.r
data_out[14] <= FP32_accum:accum_base.r
data_out[15] <= FP32_accum:accum_base.r
data_out[16] <= FP32_accum:accum_base.r
data_out[17] <= FP32_accum:accum_base.r
data_out[18] <= FP32_accum:accum_base.r
data_out[19] <= FP32_accum:accum_base.r
data_out[20] <= FP32_accum:accum_base.r
data_out[21] <= FP32_accum:accum_base.r
data_out[22] <= FP32_accum:accum_base.r
data_out[23] <= FP32_accum:accum_base.r
data_out[24] <= FP32_accum:accum_base.r
data_out[25] <= FP32_accum:accum_base.r
data_out[26] <= FP32_accum:accum_base.r
data_out[27] <= FP32_accum:accum_base.r
data_out[28] <= FP32_accum:accum_base.r
data_out[29] <= FP32_accum:accum_base.r
data_out[30] <= FP32_accum:accum_base.r
data_out[31] <= FP32_accum:accum_base.r


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base
clk => clk.IN1
areset => areset.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
n => n.IN1
r[0] <= FP32_accum_0002:fp32_accum_inst.r
r[1] <= FP32_accum_0002:fp32_accum_inst.r
r[2] <= FP32_accum_0002:fp32_accum_inst.r
r[3] <= FP32_accum_0002:fp32_accum_inst.r
r[4] <= FP32_accum_0002:fp32_accum_inst.r
r[5] <= FP32_accum_0002:fp32_accum_inst.r
r[6] <= FP32_accum_0002:fp32_accum_inst.r
r[7] <= FP32_accum_0002:fp32_accum_inst.r
r[8] <= FP32_accum_0002:fp32_accum_inst.r
r[9] <= FP32_accum_0002:fp32_accum_inst.r
r[10] <= FP32_accum_0002:fp32_accum_inst.r
r[11] <= FP32_accum_0002:fp32_accum_inst.r
r[12] <= FP32_accum_0002:fp32_accum_inst.r
r[13] <= FP32_accum_0002:fp32_accum_inst.r
r[14] <= FP32_accum_0002:fp32_accum_inst.r
r[15] <= FP32_accum_0002:fp32_accum_inst.r
r[16] <= FP32_accum_0002:fp32_accum_inst.r
r[17] <= FP32_accum_0002:fp32_accum_inst.r
r[18] <= FP32_accum_0002:fp32_accum_inst.r
r[19] <= FP32_accum_0002:fp32_accum_inst.r
r[20] <= FP32_accum_0002:fp32_accum_inst.r
r[21] <= FP32_accum_0002:fp32_accum_inst.r
r[22] <= FP32_accum_0002:fp32_accum_inst.r
r[23] <= FP32_accum_0002:fp32_accum_inst.r
r[24] <= FP32_accum_0002:fp32_accum_inst.r
r[25] <= FP32_accum_0002:fp32_accum_inst.r
r[26] <= FP32_accum_0002:fp32_accum_inst.r
r[27] <= FP32_accum_0002:fp32_accum_inst.r
r[28] <= FP32_accum_0002:fp32_accum_inst.r
r[29] <= FP32_accum_0002:fp32_accum_inst.r
r[30] <= FP32_accum_0002:fp32_accum_inst.r
r[31] <= FP32_accum_0002:fp32_accum_inst.r
xo <= FP32_accum_0002:fp32_accum_inst.xo
xu <= FP32_accum_0002:fp32_accum_inst.xu
ao <= FP32_accum_0002:fp32_accum_inst.ao
en[0] => en[0].IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst
x[0] => Mux37.IN3
x[0] => Mux29.IN3
x[1] => Mux36.IN3
x[1] => Mux28.IN3
x[2] => Mux27.IN3
x[2] => Mux43.IN3
x[2] => Mux35.IN3
x[3] => Mux26.IN3
x[3] => Mux42.IN3
x[3] => Mux34.IN3
x[4] => Mux25.IN3
x[4] => Mux41.IN3
x[4] => Mux33.IN3
x[5] => Mux24.IN3
x[5] => Mux40.IN3
x[5] => Mux32.IN3
x[6] => Mux23.IN3
x[6] => Mux39.IN3
x[6] => Mux31.IN3
x[7] => Mux22.IN3
x[7] => Mux38.IN3
x[7] => Mux30.IN3
x[8] => Mux21.IN3
x[8] => Mux37.IN2
x[8] => Mux29.IN2
x[9] => Mux20.IN3
x[9] => Mux36.IN2
x[9] => Mux28.IN2
x[10] => Mux19.IN3
x[10] => Mux43.IN2
x[10] => Mux35.IN2
x[10] => Mux27.IN2
x[11] => Mux18.IN3
x[11] => Mux42.IN2
x[11] => Mux34.IN2
x[11] => Mux26.IN2
x[12] => Mux17.IN3
x[12] => Mux41.IN2
x[12] => Mux33.IN2
x[12] => Mux25.IN2
x[13] => Mux16.IN3
x[13] => Mux40.IN2
x[13] => Mux32.IN2
x[13] => Mux24.IN2
x[14] => Mux15.IN3
x[14] => Mux39.IN2
x[14] => Mux31.IN2
x[14] => Mux23.IN2
x[15] => Mux14.IN3
x[15] => Mux38.IN2
x[15] => Mux30.IN2
x[15] => Mux22.IN2
x[16] => Mux13.IN3
x[16] => Mux37.IN1
x[16] => Mux29.IN1
x[16] => Mux21.IN2
x[17] => Mux12.IN3
x[17] => Mux36.IN1
x[17] => Mux28.IN1
x[17] => Mux20.IN2
x[18] => Mux11.IN3
x[18] => Mux5.IN3
x[18] => Mux35.IN1
x[18] => Mux27.IN1
x[18] => Mux19.IN2
x[19] => Mux10.IN3
x[19] => Mux4.IN3
x[19] => Mux34.IN1
x[19] => Mux26.IN1
x[19] => Mux18.IN2
x[20] => Mux9.IN3
x[20] => Mux3.IN3
x[20] => Mux33.IN1
x[20] => Mux25.IN1
x[20] => Mux17.IN2
x[21] => Mux8.IN3
x[21] => Mux2.IN3
x[21] => Mux32.IN1
x[21] => Mux24.IN1
x[21] => Mux16.IN2
x[22] => Mux7.IN3
x[22] => Mux1.IN3
x[22] => Mux31.IN1
x[22] => Mux23.IN1
x[22] => Mux15.IN2
x[23] => Add3.IN20
x[23] => Add0.IN10
x[23] => Equal0.IN7
x[24] => Add3.IN19
x[24] => Add0.IN9
x[24] => Equal0.IN6
x[25] => Add3.IN18
x[25] => Add0.IN5
x[25] => Equal0.IN5
x[26] => Add3.IN17
x[26] => Add0.IN8
x[26] => Equal0.IN4
x[27] => Add3.IN16
x[27] => Add0.IN4
x[27] => Equal0.IN3
x[28] => Add3.IN15
x[28] => Add0.IN3
x[28] => Equal0.IN2
x[29] => Add3.IN14
x[29] => Add0.IN2
x[29] => Equal0.IN1
x[30] => Add3.IN13
x[30] => Add0.IN7
x[30] => Equal0.IN0
x[31] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.xin[0]
n[0] => dspba_delay:redist17_xIn_n_2.xin[0]
n[0] => muxXUnderflowFeedbackSignal_uid55_fpAccTest_q[0].OUTPUTSELECT
en[0] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.ena
en[0] => dspba_delay:redist17_xIn_n_2.ena
en[0] => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.ena
en[0] => dspba_delay:redist18_xIn_n_3.ena
en[0] => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.ena
en[0] => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.ena
en[0] => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.ena
en[0] => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.ena
en[0] => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.ena
en[0] => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.ena
en[0] => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.ena
en[0] => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.ena
en[0] => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.ena
en[0] => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.ena
en[0] => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.ena
en[0] => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.ena
en[0] => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.ena
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ENA
en[0] => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[48].ENA
en[0] => accumulator_uid24_fpAccTest_o[47].ENA
en[0] => accumulator_uid24_fpAccTest_o[46].ENA
en[0] => accumulator_uid24_fpAccTest_o[45].ENA
en[0] => accumulator_uid24_fpAccTest_o[44].ENA
en[0] => accumulator_uid24_fpAccTest_o[43].ENA
en[0] => accumulator_uid24_fpAccTest_o[42].ENA
en[0] => accumulator_uid24_fpAccTest_o[41].ENA
en[0] => accumulator_uid24_fpAccTest_o[40].ENA
en[0] => accumulator_uid24_fpAccTest_o[39].ENA
en[0] => accumulator_uid24_fpAccTest_o[38].ENA
en[0] => accumulator_uid24_fpAccTest_o[37].ENA
en[0] => accumulator_uid24_fpAccTest_o[36].ENA
en[0] => accumulator_uid24_fpAccTest_o[35].ENA
en[0] => accumulator_uid24_fpAccTest_o[34].ENA
en[0] => accumulator_uid24_fpAccTest_o[33].ENA
en[0] => accumulator_uid24_fpAccTest_o[32].ENA
en[0] => accumulator_uid24_fpAccTest_o[31].ENA
en[0] => accumulator_uid24_fpAccTest_o[30].ENA
en[0] => accumulator_uid24_fpAccTest_o[29].ENA
en[0] => accumulator_uid24_fpAccTest_o[28].ENA
en[0] => accumulator_uid24_fpAccTest_o[27].ENA
en[0] => accumulator_uid24_fpAccTest_o[26].ENA
en[0] => accumulator_uid24_fpAccTest_o[25].ENA
en[0] => accumulator_uid24_fpAccTest_o[24].ENA
en[0] => accumulator_uid24_fpAccTest_o[23].ENA
en[0] => accumulator_uid24_fpAccTest_o[22].ENA
en[0] => accumulator_uid24_fpAccTest_o[21].ENA
en[0] => accumulator_uid24_fpAccTest_o[20].ENA
en[0] => accumulator_uid24_fpAccTest_o[19].ENA
en[0] => accumulator_uid24_fpAccTest_o[18].ENA
en[0] => accumulator_uid24_fpAccTest_o[17].ENA
en[0] => accumulator_uid24_fpAccTest_o[16].ENA
en[0] => accumulator_uid24_fpAccTest_o[15].ENA
en[0] => accumulator_uid24_fpAccTest_o[14].ENA
en[0] => accumulator_uid24_fpAccTest_o[13].ENA
en[0] => accumulator_uid24_fpAccTest_o[12].ENA
en[0] => accumulator_uid24_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[10].ENA
en[0] => accumulator_uid24_fpAccTest_o[9].ENA
en[0] => accumulator_uid24_fpAccTest_o[8].ENA
en[0] => accumulator_uid24_fpAccTest_o[7].ENA
en[0] => accumulator_uid24_fpAccTest_o[6].ENA
en[0] => accumulator_uid24_fpAccTest_o[5].ENA
en[0] => accumulator_uid24_fpAccTest_o[4].ENA
en[0] => accumulator_uid24_fpAccTest_o[3].ENA
en[0] => accumulator_uid24_fpAccTest_o[2].ENA
en[0] => accumulator_uid24_fpAccTest_o[1].ENA
en[0] => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[47].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[46].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[45].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[44].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[43].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[42].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[41].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[40].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[39].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[38].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[37].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[36].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[35].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[34].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[33].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[32].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[31].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[30].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[29].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[28].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[27].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[26].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[25].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[24].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[23].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[22].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[21].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[20].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[19].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[18].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[17].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[16].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[15].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[14].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[13].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[12].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[11].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[10].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[8].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[7].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[6].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[5].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[4].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[3].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[2].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[1].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[0].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ENA
r[0] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.xout[0]
xo[0] <= dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.xout[0]
xu[0] <= dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.xout[0]
ao[0] <= dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.xout[0]
clk => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.clk
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[0].CLK
clk => accValuePositive_uid35_fpAccTest_o[1].CLK
clk => accValuePositive_uid35_fpAccTest_o[2].CLK
clk => accValuePositive_uid35_fpAccTest_o[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[4].CLK
clk => accValuePositive_uid35_fpAccTest_o[5].CLK
clk => accValuePositive_uid35_fpAccTest_o[6].CLK
clk => accValuePositive_uid35_fpAccTest_o[7].CLK
clk => accValuePositive_uid35_fpAccTest_o[8].CLK
clk => accValuePositive_uid35_fpAccTest_o[9].CLK
clk => accValuePositive_uid35_fpAccTest_o[10].CLK
clk => accValuePositive_uid35_fpAccTest_o[11].CLK
clk => accValuePositive_uid35_fpAccTest_o[12].CLK
clk => accValuePositive_uid35_fpAccTest_o[13].CLK
clk => accValuePositive_uid35_fpAccTest_o[14].CLK
clk => accValuePositive_uid35_fpAccTest_o[15].CLK
clk => accValuePositive_uid35_fpAccTest_o[16].CLK
clk => accValuePositive_uid35_fpAccTest_o[17].CLK
clk => accValuePositive_uid35_fpAccTest_o[18].CLK
clk => accValuePositive_uid35_fpAccTest_o[19].CLK
clk => accValuePositive_uid35_fpAccTest_o[20].CLK
clk => accValuePositive_uid35_fpAccTest_o[21].CLK
clk => accValuePositive_uid35_fpAccTest_o[22].CLK
clk => accValuePositive_uid35_fpAccTest_o[23].CLK
clk => accValuePositive_uid35_fpAccTest_o[24].CLK
clk => accValuePositive_uid35_fpAccTest_o[25].CLK
clk => accValuePositive_uid35_fpAccTest_o[26].CLK
clk => accValuePositive_uid35_fpAccTest_o[27].CLK
clk => accValuePositive_uid35_fpAccTest_o[28].CLK
clk => accValuePositive_uid35_fpAccTest_o[29].CLK
clk => accValuePositive_uid35_fpAccTest_o[30].CLK
clk => accValuePositive_uid35_fpAccTest_o[31].CLK
clk => accValuePositive_uid35_fpAccTest_o[32].CLK
clk => accValuePositive_uid35_fpAccTest_o[33].CLK
clk => accValuePositive_uid35_fpAccTest_o[34].CLK
clk => accValuePositive_uid35_fpAccTest_o[35].CLK
clk => accValuePositive_uid35_fpAccTest_o[36].CLK
clk => accValuePositive_uid35_fpAccTest_o[37].CLK
clk => accValuePositive_uid35_fpAccTest_o[38].CLK
clk => accValuePositive_uid35_fpAccTest_o[39].CLK
clk => accValuePositive_uid35_fpAccTest_o[40].CLK
clk => accValuePositive_uid35_fpAccTest_o[41].CLK
clk => accValuePositive_uid35_fpAccTest_o[42].CLK
clk => accValuePositive_uid35_fpAccTest_o[43].CLK
clk => accValuePositive_uid35_fpAccTest_o[44].CLK
clk => accValuePositive_uid35_fpAccTest_o[45].CLK
clk => accValuePositive_uid35_fpAccTest_o[46].CLK
clk => accValuePositive_uid35_fpAccTest_o[47].CLK
clk => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[1].CLK
clk => accumulator_uid24_fpAccTest_o[2].CLK
clk => accumulator_uid24_fpAccTest_o[3].CLK
clk => accumulator_uid24_fpAccTest_o[4].CLK
clk => accumulator_uid24_fpAccTest_o[5].CLK
clk => accumulator_uid24_fpAccTest_o[6].CLK
clk => accumulator_uid24_fpAccTest_o[7].CLK
clk => accumulator_uid24_fpAccTest_o[8].CLK
clk => accumulator_uid24_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[10].CLK
clk => accumulator_uid24_fpAccTest_o[11].CLK
clk => accumulator_uid24_fpAccTest_o[12].CLK
clk => accumulator_uid24_fpAccTest_o[13].CLK
clk => accumulator_uid24_fpAccTest_o[14].CLK
clk => accumulator_uid24_fpAccTest_o[15].CLK
clk => accumulator_uid24_fpAccTest_o[16].CLK
clk => accumulator_uid24_fpAccTest_o[17].CLK
clk => accumulator_uid24_fpAccTest_o[18].CLK
clk => accumulator_uid24_fpAccTest_o[19].CLK
clk => accumulator_uid24_fpAccTest_o[20].CLK
clk => accumulator_uid24_fpAccTest_o[21].CLK
clk => accumulator_uid24_fpAccTest_o[22].CLK
clk => accumulator_uid24_fpAccTest_o[23].CLK
clk => accumulator_uid24_fpAccTest_o[24].CLK
clk => accumulator_uid24_fpAccTest_o[25].CLK
clk => accumulator_uid24_fpAccTest_o[26].CLK
clk => accumulator_uid24_fpAccTest_o[27].CLK
clk => accumulator_uid24_fpAccTest_o[28].CLK
clk => accumulator_uid24_fpAccTest_o[29].CLK
clk => accumulator_uid24_fpAccTest_o[30].CLK
clk => accumulator_uid24_fpAccTest_o[31].CLK
clk => accumulator_uid24_fpAccTest_o[32].CLK
clk => accumulator_uid24_fpAccTest_o[33].CLK
clk => accumulator_uid24_fpAccTest_o[34].CLK
clk => accumulator_uid24_fpAccTest_o[35].CLK
clk => accumulator_uid24_fpAccTest_o[36].CLK
clk => accumulator_uid24_fpAccTest_o[37].CLK
clk => accumulator_uid24_fpAccTest_o[38].CLK
clk => accumulator_uid24_fpAccTest_o[39].CLK
clk => accumulator_uid24_fpAccTest_o[40].CLK
clk => accumulator_uid24_fpAccTest_o[41].CLK
clk => accumulator_uid24_fpAccTest_o[42].CLK
clk => accumulator_uid24_fpAccTest_o[43].CLK
clk => accumulator_uid24_fpAccTest_o[44].CLK
clk => accumulator_uid24_fpAccTest_o[45].CLK
clk => accumulator_uid24_fpAccTest_o[46].CLK
clk => accumulator_uid24_fpAccTest_o[47].CLK
clk => accumulator_uid24_fpAccTest_o[48].CLK
clk => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].CLK
clk => dspba_delay:redist17_xIn_n_2.clk
clk => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.clk
clk => dspba_delay:redist18_xIn_n_3.clk
clk => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.clk
clk => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.clk
clk => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.clk
clk => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.clk
clk => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.clk
clk => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.clk
clk => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.clk
clk => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.clk
clk => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.clk
clk => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.clk
clk => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.clk
clk => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.clk
clk => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.clk
areset => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.aclr
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[0].ACLR
areset => accValuePositive_uid35_fpAccTest_o[1].ACLR
areset => accValuePositive_uid35_fpAccTest_o[2].ACLR
areset => accValuePositive_uid35_fpAccTest_o[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[4].ACLR
areset => accValuePositive_uid35_fpAccTest_o[5].ACLR
areset => accValuePositive_uid35_fpAccTest_o[6].ACLR
areset => accValuePositive_uid35_fpAccTest_o[7].ACLR
areset => accValuePositive_uid35_fpAccTest_o[8].ACLR
areset => accValuePositive_uid35_fpAccTest_o[9].ACLR
areset => accValuePositive_uid35_fpAccTest_o[10].ACLR
areset => accValuePositive_uid35_fpAccTest_o[11].ACLR
areset => accValuePositive_uid35_fpAccTest_o[12].ACLR
areset => accValuePositive_uid35_fpAccTest_o[13].ACLR
areset => accValuePositive_uid35_fpAccTest_o[14].ACLR
areset => accValuePositive_uid35_fpAccTest_o[15].ACLR
areset => accValuePositive_uid35_fpAccTest_o[16].ACLR
areset => accValuePositive_uid35_fpAccTest_o[17].ACLR
areset => accValuePositive_uid35_fpAccTest_o[18].ACLR
areset => accValuePositive_uid35_fpAccTest_o[19].ACLR
areset => accValuePositive_uid35_fpAccTest_o[20].ACLR
areset => accValuePositive_uid35_fpAccTest_o[21].ACLR
areset => accValuePositive_uid35_fpAccTest_o[22].ACLR
areset => accValuePositive_uid35_fpAccTest_o[23].ACLR
areset => accValuePositive_uid35_fpAccTest_o[24].ACLR
areset => accValuePositive_uid35_fpAccTest_o[25].ACLR
areset => accValuePositive_uid35_fpAccTest_o[26].ACLR
areset => accValuePositive_uid35_fpAccTest_o[27].ACLR
areset => accValuePositive_uid35_fpAccTest_o[28].ACLR
areset => accValuePositive_uid35_fpAccTest_o[29].ACLR
areset => accValuePositive_uid35_fpAccTest_o[30].ACLR
areset => accValuePositive_uid35_fpAccTest_o[31].ACLR
areset => accValuePositive_uid35_fpAccTest_o[32].ACLR
areset => accValuePositive_uid35_fpAccTest_o[33].ACLR
areset => accValuePositive_uid35_fpAccTest_o[34].ACLR
areset => accValuePositive_uid35_fpAccTest_o[35].ACLR
areset => accValuePositive_uid35_fpAccTest_o[36].ACLR
areset => accValuePositive_uid35_fpAccTest_o[37].ACLR
areset => accValuePositive_uid35_fpAccTest_o[38].ACLR
areset => accValuePositive_uid35_fpAccTest_o[39].ACLR
areset => accValuePositive_uid35_fpAccTest_o[40].ACLR
areset => accValuePositive_uid35_fpAccTest_o[41].ACLR
areset => accValuePositive_uid35_fpAccTest_o[42].ACLR
areset => accValuePositive_uid35_fpAccTest_o[43].ACLR
areset => accValuePositive_uid35_fpAccTest_o[44].ACLR
areset => accValuePositive_uid35_fpAccTest_o[45].ACLR
areset => accValuePositive_uid35_fpAccTest_o[46].ACLR
areset => accValuePositive_uid35_fpAccTest_o[47].ACLR
areset => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[1].ACLR
areset => accumulator_uid24_fpAccTest_o[2].ACLR
areset => accumulator_uid24_fpAccTest_o[3].ACLR
areset => accumulator_uid24_fpAccTest_o[4].ACLR
areset => accumulator_uid24_fpAccTest_o[5].ACLR
areset => accumulator_uid24_fpAccTest_o[6].ACLR
areset => accumulator_uid24_fpAccTest_o[7].ACLR
areset => accumulator_uid24_fpAccTest_o[8].ACLR
areset => accumulator_uid24_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[10].ACLR
areset => accumulator_uid24_fpAccTest_o[11].ACLR
areset => accumulator_uid24_fpAccTest_o[12].ACLR
areset => accumulator_uid24_fpAccTest_o[13].ACLR
areset => accumulator_uid24_fpAccTest_o[14].ACLR
areset => accumulator_uid24_fpAccTest_o[15].ACLR
areset => accumulator_uid24_fpAccTest_o[16].ACLR
areset => accumulator_uid24_fpAccTest_o[17].ACLR
areset => accumulator_uid24_fpAccTest_o[18].ACLR
areset => accumulator_uid24_fpAccTest_o[19].ACLR
areset => accumulator_uid24_fpAccTest_o[20].ACLR
areset => accumulator_uid24_fpAccTest_o[21].ACLR
areset => accumulator_uid24_fpAccTest_o[22].ACLR
areset => accumulator_uid24_fpAccTest_o[23].ACLR
areset => accumulator_uid24_fpAccTest_o[24].ACLR
areset => accumulator_uid24_fpAccTest_o[25].ACLR
areset => accumulator_uid24_fpAccTest_o[26].ACLR
areset => accumulator_uid24_fpAccTest_o[27].ACLR
areset => accumulator_uid24_fpAccTest_o[28].ACLR
areset => accumulator_uid24_fpAccTest_o[29].ACLR
areset => accumulator_uid24_fpAccTest_o[30].ACLR
areset => accumulator_uid24_fpAccTest_o[31].ACLR
areset => accumulator_uid24_fpAccTest_o[32].ACLR
areset => accumulator_uid24_fpAccTest_o[33].ACLR
areset => accumulator_uid24_fpAccTest_o[34].ACLR
areset => accumulator_uid24_fpAccTest_o[35].ACLR
areset => accumulator_uid24_fpAccTest_o[36].ACLR
areset => accumulator_uid24_fpAccTest_o[37].ACLR
areset => accumulator_uid24_fpAccTest_o[38].ACLR
areset => accumulator_uid24_fpAccTest_o[39].ACLR
areset => accumulator_uid24_fpAccTest_o[40].ACLR
areset => accumulator_uid24_fpAccTest_o[41].ACLR
areset => accumulator_uid24_fpAccTest_o[42].ACLR
areset => accumulator_uid24_fpAccTest_o[43].ACLR
areset => accumulator_uid24_fpAccTest_o[44].ACLR
areset => accumulator_uid24_fpAccTest_o[45].ACLR
areset => accumulator_uid24_fpAccTest_o[46].ACLR
areset => accumulator_uid24_fpAccTest_o[47].ACLR
areset => accumulator_uid24_fpAccTest_o[48].ACLR
areset => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ACLR
areset => dspba_delay:redist17_xIn_n_2.aclr
areset => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.aclr
areset => dspba_delay:redist18_xIn_n_3.aclr
areset => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.aclr
areset => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.aclr
areset => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.aclr
areset => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.aclr
areset => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.aclr
areset => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.aclr
areset => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.aclr
areset => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.aclr
areset => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.aclr
areset => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.aclr
areset => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.aclr
areset => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.aclr
areset => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.aclr


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist16_signX_uid8_fpAccTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist17_xIn_n_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist18_xIn_n_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xin[41] => delay_signals[2][41].DATAIN
xin[42] => delay_signals[2][42].DATAIN
xin[43] => delay_signals[2][43].DATAIN
xin[44] => delay_signals[2][44].DATAIN
xin[45] => delay_signals[2][45].DATAIN
xin[46] => delay_signals[2][46].DATAIN
xin[47] => delay_signals[2][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|dff_32b:a_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_10|dff_32b:b_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11
clk => clk.IN4
rst_n => rst_n.IN4
a_in[0] => a_in[0].IN2
a_in[1] => a_in[1].IN2
a_in[2] => a_in[2].IN2
a_in[3] => a_in[3].IN2
a_in[4] => a_in[4].IN2
a_in[5] => a_in[5].IN2
a_in[6] => a_in[6].IN2
a_in[7] => a_in[7].IN2
a_in[8] => a_in[8].IN2
a_in[9] => a_in[9].IN2
a_in[10] => a_in[10].IN2
a_in[11] => a_in[11].IN2
a_in[12] => a_in[12].IN2
a_in[13] => a_in[13].IN2
a_in[14] => a_in[14].IN2
a_in[15] => a_in[15].IN2
a_in[16] => a_in[16].IN2
a_in[17] => a_in[17].IN2
a_in[18] => a_in[18].IN2
a_in[19] => a_in[19].IN2
a_in[20] => a_in[20].IN2
a_in[21] => a_in[21].IN2
a_in[22] => a_in[22].IN2
a_in[23] => a_in[23].IN2
a_in[24] => a_in[24].IN2
a_in[25] => a_in[25].IN2
a_in[26] => a_in[26].IN2
a_in[27] => a_in[27].IN2
a_in[28] => a_in[28].IN2
a_in[29] => a_in[29].IN2
a_in[30] => a_in[30].IN2
a_in[31] => a_in[31].IN2
b_in[0] => b_in[0].IN2
b_in[1] => b_in[1].IN2
b_in[2] => b_in[2].IN2
b_in[3] => b_in[3].IN2
b_in[4] => b_in[4].IN2
b_in[5] => b_in[5].IN2
b_in[6] => b_in[6].IN2
b_in[7] => b_in[7].IN2
b_in[8] => b_in[8].IN2
b_in[9] => b_in[9].IN2
b_in[10] => b_in[10].IN2
b_in[11] => b_in[11].IN2
b_in[12] => b_in[12].IN2
b_in[13] => b_in[13].IN2
b_in[14] => b_in[14].IN2
b_in[15] => b_in[15].IN2
b_in[16] => b_in[16].IN2
b_in[17] => b_in[17].IN2
b_in[18] => b_in[18].IN2
b_in[19] => b_in[19].IN2
b_in[20] => b_in[20].IN2
b_in[21] => b_in[21].IN2
b_in[22] => b_in[22].IN2
b_in[23] => b_in[23].IN2
b_in[24] => b_in[24].IN2
b_in[25] => b_in[25].IN2
b_in[26] => b_in[26].IN2
b_in[27] => b_in[27].IN2
b_in[28] => b_in[28].IN2
b_in[29] => b_in[29].IN2
b_in[30] => b_in[30].IN2
b_in[31] => b_in[31].IN2
result_MAC[0] <= accum:accum_inst.data_out
result_MAC[1] <= accum:accum_inst.data_out
result_MAC[2] <= accum:accum_inst.data_out
result_MAC[3] <= accum:accum_inst.data_out
result_MAC[4] <= accum:accum_inst.data_out
result_MAC[5] <= accum:accum_inst.data_out
result_MAC[6] <= accum:accum_inst.data_out
result_MAC[7] <= accum:accum_inst.data_out
result_MAC[8] <= accum:accum_inst.data_out
result_MAC[9] <= accum:accum_inst.data_out
result_MAC[10] <= accum:accum_inst.data_out
result_MAC[11] <= accum:accum_inst.data_out
result_MAC[12] <= accum:accum_inst.data_out
result_MAC[13] <= accum:accum_inst.data_out
result_MAC[14] <= accum:accum_inst.data_out
result_MAC[15] <= accum:accum_inst.data_out
result_MAC[16] <= accum:accum_inst.data_out
result_MAC[17] <= accum:accum_inst.data_out
result_MAC[18] <= accum:accum_inst.data_out
result_MAC[19] <= accum:accum_inst.data_out
result_MAC[20] <= accum:accum_inst.data_out
result_MAC[21] <= accum:accum_inst.data_out
result_MAC[22] <= accum:accum_inst.data_out
result_MAC[23] <= accum:accum_inst.data_out
result_MAC[24] <= accum:accum_inst.data_out
result_MAC[25] <= accum:accum_inst.data_out
result_MAC[26] <= accum:accum_inst.data_out
result_MAC[27] <= accum:accum_inst.data_out
result_MAC[28] <= accum:accum_inst.data_out
result_MAC[29] <= accum:accum_inst.data_out
result_MAC[30] <= accum:accum_inst.data_out
result_MAC[31] <= accum:accum_inst.data_out
a_out[0] <= dff_32b:a_data.q
a_out[1] <= dff_32b:a_data.q
a_out[2] <= dff_32b:a_data.q
a_out[3] <= dff_32b:a_data.q
a_out[4] <= dff_32b:a_data.q
a_out[5] <= dff_32b:a_data.q
a_out[6] <= dff_32b:a_data.q
a_out[7] <= dff_32b:a_data.q
a_out[8] <= dff_32b:a_data.q
a_out[9] <= dff_32b:a_data.q
a_out[10] <= dff_32b:a_data.q
a_out[11] <= dff_32b:a_data.q
a_out[12] <= dff_32b:a_data.q
a_out[13] <= dff_32b:a_data.q
a_out[14] <= dff_32b:a_data.q
a_out[15] <= dff_32b:a_data.q
a_out[16] <= dff_32b:a_data.q
a_out[17] <= dff_32b:a_data.q
a_out[18] <= dff_32b:a_data.q
a_out[19] <= dff_32b:a_data.q
a_out[20] <= dff_32b:a_data.q
a_out[21] <= dff_32b:a_data.q
a_out[22] <= dff_32b:a_data.q
a_out[23] <= dff_32b:a_data.q
a_out[24] <= dff_32b:a_data.q
a_out[25] <= dff_32b:a_data.q
a_out[26] <= dff_32b:a_data.q
a_out[27] <= dff_32b:a_data.q
a_out[28] <= dff_32b:a_data.q
a_out[29] <= dff_32b:a_data.q
a_out[30] <= dff_32b:a_data.q
a_out[31] <= dff_32b:a_data.q
b_out[0] <= dff_32b:b_data.q
b_out[1] <= dff_32b:b_data.q
b_out[2] <= dff_32b:b_data.q
b_out[3] <= dff_32b:b_data.q
b_out[4] <= dff_32b:b_data.q
b_out[5] <= dff_32b:b_data.q
b_out[6] <= dff_32b:b_data.q
b_out[7] <= dff_32b:b_data.q
b_out[8] <= dff_32b:b_data.q
b_out[9] <= dff_32b:b_data.q
b_out[10] <= dff_32b:b_data.q
b_out[11] <= dff_32b:b_data.q
b_out[12] <= dff_32b:b_data.q
b_out[13] <= dff_32b:b_data.q
b_out[14] <= dff_32b:b_data.q
b_out[15] <= dff_32b:b_data.q
b_out[16] <= dff_32b:b_data.q
b_out[17] <= dff_32b:b_data.q
b_out[18] <= dff_32b:b_data.q
b_out[19] <= dff_32b:b_data.q
b_out[20] <= dff_32b:b_data.q
b_out[21] <= dff_32b:b_data.q
b_out[22] <= dff_32b:b_data.q
b_out[23] <= dff_32b:b_data.q
b_out[24] <= dff_32b:b_data.q
b_out[25] <= dff_32b:b_data.q
b_out[26] <= dff_32b:b_data.q
b_out[27] <= dff_32b:b_data.q
b_out[28] <= dff_32b:b_data.q
b_out[29] <= dff_32b:b_data.q
b_out[30] <= dff_32b:b_data.q
b_out[31] <= dff_32b:b_data.q
en_mult => en_mult.IN1
clr_mult => clr_mult.IN1
en_accum => en_accum.IN1
clr_accum => clr_accum.IN1
accum_start => accum_start.IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst
rst_n => comb.IN0
clr => comb.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FPmult:FPmult_inst.result
result[1] <= FPmult:FPmult_inst.result
result[2] <= FPmult:FPmult_inst.result
result[3] <= FPmult:FPmult_inst.result
result[4] <= FPmult:FPmult_inst.result
result[5] <= FPmult:FPmult_inst.result
result[6] <= FPmult:FPmult_inst.result
result[7] <= FPmult:FPmult_inst.result
result[8] <= FPmult:FPmult_inst.result
result[9] <= FPmult:FPmult_inst.result
result[10] <= FPmult:FPmult_inst.result
result[11] <= FPmult:FPmult_inst.result
result[12] <= FPmult:FPmult_inst.result
result[13] <= FPmult:FPmult_inst.result
result[14] <= FPmult:FPmult_inst.result
result[15] <= FPmult:FPmult_inst.result
result[16] <= FPmult:FPmult_inst.result
result[17] <= FPmult:FPmult_inst.result
result[18] <= FPmult:FPmult_inst.result
result[19] <= FPmult:FPmult_inst.result
result[20] <= FPmult:FPmult_inst.result
result[21] <= FPmult:FPmult_inst.result
result[22] <= FPmult:FPmult_inst.result
result[23] <= FPmult:FPmult_inst.result
result[24] <= FPmult:FPmult_inst.result
result[25] <= FPmult:FPmult_inst.result
result[26] <= FPmult:FPmult_inst.result
result[27] <= FPmult:FPmult_inst.result
result[28] <= FPmult:FPmult_inst.result
result[29] <= FPmult:FPmult_inst.result
result[30] <= FPmult:FPmult_inst.result
result[31] <= FPmult:FPmult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst
rst => rst.IN1
en => en.IN1
clk => clk.IN1
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
result[0] <= FP32_mult:FP32_mult_inst.result
result[1] <= FP32_mult:FP32_mult_inst.result
result[2] <= FP32_mult:FP32_mult_inst.result
result[3] <= FP32_mult:FP32_mult_inst.result
result[4] <= FP32_mult:FP32_mult_inst.result
result[5] <= FP32_mult:FP32_mult_inst.result
result[6] <= FP32_mult:FP32_mult_inst.result
result[7] <= FP32_mult:FP32_mult_inst.result
result[8] <= FP32_mult:FP32_mult_inst.result
result[9] <= FP32_mult:FP32_mult_inst.result
result[10] <= FP32_mult:FP32_mult_inst.result
result[11] <= FP32_mult:FP32_mult_inst.result
result[12] <= FP32_mult:FP32_mult_inst.result
result[13] <= FP32_mult:FP32_mult_inst.result
result[14] <= FP32_mult:FP32_mult_inst.result
result[15] <= FP32_mult:FP32_mult_inst.result
result[16] <= FP32_mult:FP32_mult_inst.result
result[17] <= FP32_mult:FP32_mult_inst.result
result[18] <= FP32_mult:FP32_mult_inst.result
result[19] <= FP32_mult:FP32_mult_inst.result
result[20] <= FP32_mult:FP32_mult_inst.result
result[21] <= FP32_mult:FP32_mult_inst.result
result[22] <= FP32_mult:FP32_mult_inst.result
result[23] <= FP32_mult:FP32_mult_inst.result
result[24] <= FP32_mult:FP32_mult_inst.result
result[25] <= FP32_mult:FP32_mult_inst.result
result[26] <= FP32_mult:FP32_mult_inst.result
result[27] <= FP32_mult:FP32_mult_inst.result
result[28] <= FP32_mult:FP32_mult_inst.result
result[29] <= FP32_mult:FP32_mult_inst.result
result[30] <= FP32_mult:FP32_mult_inst.result
result[31] <= FP32_mult:FP32_mult_inst.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[1] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[2] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[3] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[4] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[5] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[6] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[7] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[8] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[9] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[10] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[11] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[12] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[13] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[14] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[15] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[16] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[17] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[18] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[19] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[20] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[21] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[22] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[23] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[24] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[25] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[26] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[27] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[28] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[29] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[30] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result
result[31] <= FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component.result


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_1od:auto_generated.dataa[0]
dataa[1] => add_sub_1od:auto_generated.dataa[1]
dataa[2] => add_sub_1od:auto_generated.dataa[2]
dataa[3] => add_sub_1od:auto_generated.dataa[3]
dataa[4] => add_sub_1od:auto_generated.dataa[4]
dataa[5] => add_sub_1od:auto_generated.dataa[5]
dataa[6] => add_sub_1od:auto_generated.dataa[6]
dataa[7] => add_sub_1od:auto_generated.dataa[7]
dataa[8] => add_sub_1od:auto_generated.dataa[8]
datab[0] => add_sub_1od:auto_generated.datab[0]
datab[1] => add_sub_1od:auto_generated.datab[1]
datab[2] => add_sub_1od:auto_generated.datab[2]
datab[3] => add_sub_1od:auto_generated.datab[3]
datab[4] => add_sub_1od:auto_generated.datab[4]
datab[5] => add_sub_1od:auto_generated.datab[5]
datab[6] => add_sub_1od:auto_generated.datab[6]
datab[7] => add_sub_1od:auto_generated.datab[7]
datab[8] => add_sub_1od:auto_generated.datab[8]
cin => add_sub_1od:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_1od:auto_generated.clock
aclr => add_sub_1od:auto_generated.aclr
clken => add_sub_1od:auto_generated.clken
result[0] <= add_sub_1od:auto_generated.result[0]
result[1] <= add_sub_1od:auto_generated.result[1]
result[2] <= add_sub_1od:auto_generated.result[2]
result[3] <= add_sub_1od:auto_generated.result[3]
result[4] <= add_sub_1od:auto_generated.result[4]
result[5] <= add_sub_1od:auto_generated.result[5]
result[6] <= add_sub_1od:auto_generated.result[6]
result[7] <= add_sub_1od:auto_generated.result[7]
result[8] <= add_sub_1od:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_d8c:auto_generated.dataa[0]
dataa[1] => add_sub_d8c:auto_generated.dataa[1]
dataa[2] => add_sub_d8c:auto_generated.dataa[2]
dataa[3] => add_sub_d8c:auto_generated.dataa[3]
dataa[4] => add_sub_d8c:auto_generated.dataa[4]
dataa[5] => add_sub_d8c:auto_generated.dataa[5]
dataa[6] => add_sub_d8c:auto_generated.dataa[6]
dataa[7] => add_sub_d8c:auto_generated.dataa[7]
dataa[8] => add_sub_d8c:auto_generated.dataa[8]
dataa[9] => add_sub_d8c:auto_generated.dataa[9]
datab[0] => add_sub_d8c:auto_generated.datab[0]
datab[1] => add_sub_d8c:auto_generated.datab[1]
datab[2] => add_sub_d8c:auto_generated.datab[2]
datab[3] => add_sub_d8c:auto_generated.datab[3]
datab[4] => add_sub_d8c:auto_generated.datab[4]
datab[5] => add_sub_d8c:auto_generated.datab[5]
datab[6] => add_sub_d8c:auto_generated.datab[6]
datab[7] => add_sub_d8c:auto_generated.datab[7]
datab[8] => add_sub_d8c:auto_generated.datab[8]
datab[9] => add_sub_d8c:auto_generated.datab[9]
cin => add_sub_d8c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d8c:auto_generated.result[0]
result[1] <= add_sub_d8c:auto_generated.result[1]
result[2] <= add_sub_d8c:auto_generated.result[2]
result[3] <= add_sub_d8c:auto_generated.result[3]
result[4] <= add_sub_d8c:auto_generated.result[4]
result[5] <= add_sub_d8c:auto_generated.result[5]
result[6] <= add_sub_d8c:auto_generated.result[6]
result[7] <= add_sub_d8c:auto_generated.result[7]
result[8] <= add_sub_d8c:auto_generated.result[8]
result[9] <= add_sub_d8c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult
dataa[0] => mult_njt:auto_generated.dataa[0]
dataa[1] => mult_njt:auto_generated.dataa[1]
dataa[2] => mult_njt:auto_generated.dataa[2]
dataa[3] => mult_njt:auto_generated.dataa[3]
dataa[4] => mult_njt:auto_generated.dataa[4]
dataa[5] => mult_njt:auto_generated.dataa[5]
dataa[6] => mult_njt:auto_generated.dataa[6]
dataa[7] => mult_njt:auto_generated.dataa[7]
dataa[8] => mult_njt:auto_generated.dataa[8]
dataa[9] => mult_njt:auto_generated.dataa[9]
dataa[10] => mult_njt:auto_generated.dataa[10]
dataa[11] => mult_njt:auto_generated.dataa[11]
dataa[12] => mult_njt:auto_generated.dataa[12]
dataa[13] => mult_njt:auto_generated.dataa[13]
dataa[14] => mult_njt:auto_generated.dataa[14]
dataa[15] => mult_njt:auto_generated.dataa[15]
dataa[16] => mult_njt:auto_generated.dataa[16]
dataa[17] => mult_njt:auto_generated.dataa[17]
dataa[18] => mult_njt:auto_generated.dataa[18]
dataa[19] => mult_njt:auto_generated.dataa[19]
dataa[20] => mult_njt:auto_generated.dataa[20]
dataa[21] => mult_njt:auto_generated.dataa[21]
dataa[22] => mult_njt:auto_generated.dataa[22]
dataa[23] => mult_njt:auto_generated.dataa[23]
datab[0] => mult_njt:auto_generated.datab[0]
datab[1] => mult_njt:auto_generated.datab[1]
datab[2] => mult_njt:auto_generated.datab[2]
datab[3] => mult_njt:auto_generated.datab[3]
datab[4] => mult_njt:auto_generated.datab[4]
datab[5] => mult_njt:auto_generated.datab[5]
datab[6] => mult_njt:auto_generated.datab[6]
datab[7] => mult_njt:auto_generated.datab[7]
datab[8] => mult_njt:auto_generated.datab[8]
datab[9] => mult_njt:auto_generated.datab[9]
datab[10] => mult_njt:auto_generated.datab[10]
datab[11] => mult_njt:auto_generated.datab[11]
datab[12] => mult_njt:auto_generated.datab[12]
datab[13] => mult_njt:auto_generated.datab[13]
datab[14] => mult_njt:auto_generated.datab[14]
datab[15] => mult_njt:auto_generated.datab[15]
datab[16] => mult_njt:auto_generated.datab[16]
datab[17] => mult_njt:auto_generated.datab[17]
datab[18] => mult_njt:auto_generated.datab[18]
datab[19] => mult_njt:auto_generated.datab[19]
datab[20] => mult_njt:auto_generated.datab[20]
datab[21] => mult_njt:auto_generated.datab[21]
datab[22] => mult_njt:auto_generated.datab[22]
datab[23] => mult_njt:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_njt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_njt:auto_generated.clock
clken => mult_njt:auto_generated.clken
result[0] <= mult_njt:auto_generated.result[0]
result[1] <= mult_njt:auto_generated.result[1]
result[2] <= mult_njt:auto_generated.result[2]
result[3] <= mult_njt:auto_generated.result[3]
result[4] <= mult_njt:auto_generated.result[4]
result[5] <= mult_njt:auto_generated.result[5]
result[6] <= mult_njt:auto_generated.result[6]
result[7] <= mult_njt:auto_generated.result[7]
result[8] <= mult_njt:auto_generated.result[8]
result[9] <= mult_njt:auto_generated.result[9]
result[10] <= mult_njt:auto_generated.result[10]
result[11] <= mult_njt:auto_generated.result[11]
result[12] <= mult_njt:auto_generated.result[12]
result[13] <= mult_njt:auto_generated.result[13]
result[14] <= mult_njt:auto_generated.result[14]
result[15] <= mult_njt:auto_generated.result[15]
result[16] <= mult_njt:auto_generated.result[16]
result[17] <= mult_njt:auto_generated.result[17]
result[18] <= mult_njt:auto_generated.result[18]
result[19] <= mult_njt:auto_generated.result[19]
result[20] <= mult_njt:auto_generated.result[20]
result[21] <= mult_njt:auto_generated.result[21]
result[22] <= mult_njt:auto_generated.result[22]
result[23] <= mult_njt:auto_generated.result[23]
result[24] <= mult_njt:auto_generated.result[24]
result[25] <= mult_njt:auto_generated.result[25]
result[26] <= mult_njt:auto_generated.result[26]
result[27] <= mult_njt:auto_generated.result[27]
result[28] <= mult_njt:auto_generated.result[28]
result[29] <= mult_njt:auto_generated.result[29]
result[30] <= mult_njt:auto_generated.result[30]
result[31] <= mult_njt:auto_generated.result[31]
result[32] <= mult_njt:auto_generated.result[32]
result[33] <= mult_njt:auto_generated.result[33]
result[34] <= mult_njt:auto_generated.result[34]
result[35] <= mult_njt:auto_generated.result[35]
result[36] <= mult_njt:auto_generated.result[36]
result[37] <= mult_njt:auto_generated.result[37]
result[38] <= mult_njt:auto_generated.result[38]
result[39] <= mult_njt:auto_generated.result[39]
result[40] <= mult_njt:auto_generated.result[40]
result[41] <= mult_njt:auto_generated.result[41]
result[42] <= mult_njt:auto_generated.result[42]
result[43] <= mult_njt:auto_generated.result[43]
result[44] <= mult_njt:auto_generated.result[44]
result[45] <= mult_njt:auto_generated.result[45]
result[46] <= mult_njt:auto_generated.result[46]
result[47] <= mult_njt:auto_generated.result[47]


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component|lpm_mult:man_product2_mult|mult_njt:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst
clk => clk.IN1
rst_n => comb.IN0
en => en.IN1
clr => comb.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
accum_start => accum_start.IN1
data_out[0] <= FP32_accum:accum_base.r
data_out[1] <= FP32_accum:accum_base.r
data_out[2] <= FP32_accum:accum_base.r
data_out[3] <= FP32_accum:accum_base.r
data_out[4] <= FP32_accum:accum_base.r
data_out[5] <= FP32_accum:accum_base.r
data_out[6] <= FP32_accum:accum_base.r
data_out[7] <= FP32_accum:accum_base.r
data_out[8] <= FP32_accum:accum_base.r
data_out[9] <= FP32_accum:accum_base.r
data_out[10] <= FP32_accum:accum_base.r
data_out[11] <= FP32_accum:accum_base.r
data_out[12] <= FP32_accum:accum_base.r
data_out[13] <= FP32_accum:accum_base.r
data_out[14] <= FP32_accum:accum_base.r
data_out[15] <= FP32_accum:accum_base.r
data_out[16] <= FP32_accum:accum_base.r
data_out[17] <= FP32_accum:accum_base.r
data_out[18] <= FP32_accum:accum_base.r
data_out[19] <= FP32_accum:accum_base.r
data_out[20] <= FP32_accum:accum_base.r
data_out[21] <= FP32_accum:accum_base.r
data_out[22] <= FP32_accum:accum_base.r
data_out[23] <= FP32_accum:accum_base.r
data_out[24] <= FP32_accum:accum_base.r
data_out[25] <= FP32_accum:accum_base.r
data_out[26] <= FP32_accum:accum_base.r
data_out[27] <= FP32_accum:accum_base.r
data_out[28] <= FP32_accum:accum_base.r
data_out[29] <= FP32_accum:accum_base.r
data_out[30] <= FP32_accum:accum_base.r
data_out[31] <= FP32_accum:accum_base.r


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base
clk => clk.IN1
areset => areset.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
n => n.IN1
r[0] <= FP32_accum_0002:fp32_accum_inst.r
r[1] <= FP32_accum_0002:fp32_accum_inst.r
r[2] <= FP32_accum_0002:fp32_accum_inst.r
r[3] <= FP32_accum_0002:fp32_accum_inst.r
r[4] <= FP32_accum_0002:fp32_accum_inst.r
r[5] <= FP32_accum_0002:fp32_accum_inst.r
r[6] <= FP32_accum_0002:fp32_accum_inst.r
r[7] <= FP32_accum_0002:fp32_accum_inst.r
r[8] <= FP32_accum_0002:fp32_accum_inst.r
r[9] <= FP32_accum_0002:fp32_accum_inst.r
r[10] <= FP32_accum_0002:fp32_accum_inst.r
r[11] <= FP32_accum_0002:fp32_accum_inst.r
r[12] <= FP32_accum_0002:fp32_accum_inst.r
r[13] <= FP32_accum_0002:fp32_accum_inst.r
r[14] <= FP32_accum_0002:fp32_accum_inst.r
r[15] <= FP32_accum_0002:fp32_accum_inst.r
r[16] <= FP32_accum_0002:fp32_accum_inst.r
r[17] <= FP32_accum_0002:fp32_accum_inst.r
r[18] <= FP32_accum_0002:fp32_accum_inst.r
r[19] <= FP32_accum_0002:fp32_accum_inst.r
r[20] <= FP32_accum_0002:fp32_accum_inst.r
r[21] <= FP32_accum_0002:fp32_accum_inst.r
r[22] <= FP32_accum_0002:fp32_accum_inst.r
r[23] <= FP32_accum_0002:fp32_accum_inst.r
r[24] <= FP32_accum_0002:fp32_accum_inst.r
r[25] <= FP32_accum_0002:fp32_accum_inst.r
r[26] <= FP32_accum_0002:fp32_accum_inst.r
r[27] <= FP32_accum_0002:fp32_accum_inst.r
r[28] <= FP32_accum_0002:fp32_accum_inst.r
r[29] <= FP32_accum_0002:fp32_accum_inst.r
r[30] <= FP32_accum_0002:fp32_accum_inst.r
r[31] <= FP32_accum_0002:fp32_accum_inst.r
xo <= FP32_accum_0002:fp32_accum_inst.xo
xu <= FP32_accum_0002:fp32_accum_inst.xu
ao <= FP32_accum_0002:fp32_accum_inst.ao
en[0] => en[0].IN1


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst
x[0] => Mux37.IN3
x[0] => Mux29.IN3
x[1] => Mux36.IN3
x[1] => Mux28.IN3
x[2] => Mux27.IN3
x[2] => Mux43.IN3
x[2] => Mux35.IN3
x[3] => Mux26.IN3
x[3] => Mux42.IN3
x[3] => Mux34.IN3
x[4] => Mux25.IN3
x[4] => Mux41.IN3
x[4] => Mux33.IN3
x[5] => Mux24.IN3
x[5] => Mux40.IN3
x[5] => Mux32.IN3
x[6] => Mux23.IN3
x[6] => Mux39.IN3
x[6] => Mux31.IN3
x[7] => Mux22.IN3
x[7] => Mux38.IN3
x[7] => Mux30.IN3
x[8] => Mux21.IN3
x[8] => Mux37.IN2
x[8] => Mux29.IN2
x[9] => Mux20.IN3
x[9] => Mux36.IN2
x[9] => Mux28.IN2
x[10] => Mux19.IN3
x[10] => Mux43.IN2
x[10] => Mux35.IN2
x[10] => Mux27.IN2
x[11] => Mux18.IN3
x[11] => Mux42.IN2
x[11] => Mux34.IN2
x[11] => Mux26.IN2
x[12] => Mux17.IN3
x[12] => Mux41.IN2
x[12] => Mux33.IN2
x[12] => Mux25.IN2
x[13] => Mux16.IN3
x[13] => Mux40.IN2
x[13] => Mux32.IN2
x[13] => Mux24.IN2
x[14] => Mux15.IN3
x[14] => Mux39.IN2
x[14] => Mux31.IN2
x[14] => Mux23.IN2
x[15] => Mux14.IN3
x[15] => Mux38.IN2
x[15] => Mux30.IN2
x[15] => Mux22.IN2
x[16] => Mux13.IN3
x[16] => Mux37.IN1
x[16] => Mux29.IN1
x[16] => Mux21.IN2
x[17] => Mux12.IN3
x[17] => Mux36.IN1
x[17] => Mux28.IN1
x[17] => Mux20.IN2
x[18] => Mux11.IN3
x[18] => Mux5.IN3
x[18] => Mux35.IN1
x[18] => Mux27.IN1
x[18] => Mux19.IN2
x[19] => Mux10.IN3
x[19] => Mux4.IN3
x[19] => Mux34.IN1
x[19] => Mux26.IN1
x[19] => Mux18.IN2
x[20] => Mux9.IN3
x[20] => Mux3.IN3
x[20] => Mux33.IN1
x[20] => Mux25.IN1
x[20] => Mux17.IN2
x[21] => Mux8.IN3
x[21] => Mux2.IN3
x[21] => Mux32.IN1
x[21] => Mux24.IN1
x[21] => Mux16.IN2
x[22] => Mux7.IN3
x[22] => Mux1.IN3
x[22] => Mux31.IN1
x[22] => Mux23.IN1
x[22] => Mux15.IN2
x[23] => Add3.IN20
x[23] => Add0.IN10
x[23] => Equal0.IN7
x[24] => Add3.IN19
x[24] => Add0.IN9
x[24] => Equal0.IN6
x[25] => Add3.IN18
x[25] => Add0.IN5
x[25] => Equal0.IN5
x[26] => Add3.IN17
x[26] => Add0.IN8
x[26] => Equal0.IN4
x[27] => Add3.IN16
x[27] => Add0.IN4
x[27] => Equal0.IN3
x[28] => Add3.IN15
x[28] => Add0.IN3
x[28] => Equal0.IN2
x[29] => Add3.IN14
x[29] => Add0.IN2
x[29] => Equal0.IN1
x[30] => Add3.IN13
x[30] => Add0.IN7
x[30] => Equal0.IN0
x[31] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.xin[0]
n[0] => dspba_delay:redist17_xIn_n_2.xin[0]
n[0] => muxXUnderflowFeedbackSignal_uid55_fpAccTest_q[0].OUTPUTSELECT
en[0] => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.ena
en[0] => dspba_delay:redist17_xIn_n_2.ena
en[0] => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.ena
en[0] => dspba_delay:redist18_xIn_n_3.ena
en[0] => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.ena
en[0] => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.ena
en[0] => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.ena
en[0] => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.ena
en[0] => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.ena
en[0] => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.ena
en[0] => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.ena
en[0] => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.ena
en[0] => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.ena
en[0] => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.ena
en[0] => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.ena
en[0] => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.ena
en[0] => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.ena
en[0] => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.ena
en[0] => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.ena
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ENA
en[0] => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ENA
en[0] => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[48].ENA
en[0] => accumulator_uid24_fpAccTest_o[47].ENA
en[0] => accumulator_uid24_fpAccTest_o[46].ENA
en[0] => accumulator_uid24_fpAccTest_o[45].ENA
en[0] => accumulator_uid24_fpAccTest_o[44].ENA
en[0] => accumulator_uid24_fpAccTest_o[43].ENA
en[0] => accumulator_uid24_fpAccTest_o[42].ENA
en[0] => accumulator_uid24_fpAccTest_o[41].ENA
en[0] => accumulator_uid24_fpAccTest_o[40].ENA
en[0] => accumulator_uid24_fpAccTest_o[39].ENA
en[0] => accumulator_uid24_fpAccTest_o[38].ENA
en[0] => accumulator_uid24_fpAccTest_o[37].ENA
en[0] => accumulator_uid24_fpAccTest_o[36].ENA
en[0] => accumulator_uid24_fpAccTest_o[35].ENA
en[0] => accumulator_uid24_fpAccTest_o[34].ENA
en[0] => accumulator_uid24_fpAccTest_o[33].ENA
en[0] => accumulator_uid24_fpAccTest_o[32].ENA
en[0] => accumulator_uid24_fpAccTest_o[31].ENA
en[0] => accumulator_uid24_fpAccTest_o[30].ENA
en[0] => accumulator_uid24_fpAccTest_o[29].ENA
en[0] => accumulator_uid24_fpAccTest_o[28].ENA
en[0] => accumulator_uid24_fpAccTest_o[27].ENA
en[0] => accumulator_uid24_fpAccTest_o[26].ENA
en[0] => accumulator_uid24_fpAccTest_o[25].ENA
en[0] => accumulator_uid24_fpAccTest_o[24].ENA
en[0] => accumulator_uid24_fpAccTest_o[23].ENA
en[0] => accumulator_uid24_fpAccTest_o[22].ENA
en[0] => accumulator_uid24_fpAccTest_o[21].ENA
en[0] => accumulator_uid24_fpAccTest_o[20].ENA
en[0] => accumulator_uid24_fpAccTest_o[19].ENA
en[0] => accumulator_uid24_fpAccTest_o[18].ENA
en[0] => accumulator_uid24_fpAccTest_o[17].ENA
en[0] => accumulator_uid24_fpAccTest_o[16].ENA
en[0] => accumulator_uid24_fpAccTest_o[15].ENA
en[0] => accumulator_uid24_fpAccTest_o[14].ENA
en[0] => accumulator_uid24_fpAccTest_o[13].ENA
en[0] => accumulator_uid24_fpAccTest_o[12].ENA
en[0] => accumulator_uid24_fpAccTest_o[11].ENA
en[0] => accumulator_uid24_fpAccTest_o[10].ENA
en[0] => accumulator_uid24_fpAccTest_o[9].ENA
en[0] => accumulator_uid24_fpAccTest_o[8].ENA
en[0] => accumulator_uid24_fpAccTest_o[7].ENA
en[0] => accumulator_uid24_fpAccTest_o[6].ENA
en[0] => accumulator_uid24_fpAccTest_o[5].ENA
en[0] => accumulator_uid24_fpAccTest_o[4].ENA
en[0] => accumulator_uid24_fpAccTest_o[3].ENA
en[0] => accumulator_uid24_fpAccTest_o[2].ENA
en[0] => accumulator_uid24_fpAccTest_o[1].ENA
en[0] => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[47].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[46].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[45].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[44].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[43].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[42].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[41].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[40].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[39].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[38].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[37].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[36].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[35].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[34].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[33].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[32].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[31].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[30].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[29].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[28].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[27].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[26].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[25].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[24].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[23].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[22].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[21].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[20].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[19].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[18].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[17].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[16].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[15].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[14].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[13].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[12].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[11].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[10].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[9].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[8].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[7].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[6].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[5].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[4].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[3].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[2].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[1].ENA
en[0] => accValuePositive_uid35_fpAccTest_o[0].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ENA
en[0] => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ENA
r[0] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= leftShiftStage1_uid199_normalizationShifter_uid40_fpAccTest_mfinal_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= finalExpUpdated_uid45_fpAccTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.xout[0]
xo[0] <= dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.xout[0]
xu[0] <= dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.xout[0]
ao[0] <= dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.xout[0]
clk => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.clk
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].CLK
clk => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[0].CLK
clk => accValuePositive_uid35_fpAccTest_o[1].CLK
clk => accValuePositive_uid35_fpAccTest_o[2].CLK
clk => accValuePositive_uid35_fpAccTest_o[3].CLK
clk => accValuePositive_uid35_fpAccTest_o[4].CLK
clk => accValuePositive_uid35_fpAccTest_o[5].CLK
clk => accValuePositive_uid35_fpAccTest_o[6].CLK
clk => accValuePositive_uid35_fpAccTest_o[7].CLK
clk => accValuePositive_uid35_fpAccTest_o[8].CLK
clk => accValuePositive_uid35_fpAccTest_o[9].CLK
clk => accValuePositive_uid35_fpAccTest_o[10].CLK
clk => accValuePositive_uid35_fpAccTest_o[11].CLK
clk => accValuePositive_uid35_fpAccTest_o[12].CLK
clk => accValuePositive_uid35_fpAccTest_o[13].CLK
clk => accValuePositive_uid35_fpAccTest_o[14].CLK
clk => accValuePositive_uid35_fpAccTest_o[15].CLK
clk => accValuePositive_uid35_fpAccTest_o[16].CLK
clk => accValuePositive_uid35_fpAccTest_o[17].CLK
clk => accValuePositive_uid35_fpAccTest_o[18].CLK
clk => accValuePositive_uid35_fpAccTest_o[19].CLK
clk => accValuePositive_uid35_fpAccTest_o[20].CLK
clk => accValuePositive_uid35_fpAccTest_o[21].CLK
clk => accValuePositive_uid35_fpAccTest_o[22].CLK
clk => accValuePositive_uid35_fpAccTest_o[23].CLK
clk => accValuePositive_uid35_fpAccTest_o[24].CLK
clk => accValuePositive_uid35_fpAccTest_o[25].CLK
clk => accValuePositive_uid35_fpAccTest_o[26].CLK
clk => accValuePositive_uid35_fpAccTest_o[27].CLK
clk => accValuePositive_uid35_fpAccTest_o[28].CLK
clk => accValuePositive_uid35_fpAccTest_o[29].CLK
clk => accValuePositive_uid35_fpAccTest_o[30].CLK
clk => accValuePositive_uid35_fpAccTest_o[31].CLK
clk => accValuePositive_uid35_fpAccTest_o[32].CLK
clk => accValuePositive_uid35_fpAccTest_o[33].CLK
clk => accValuePositive_uid35_fpAccTest_o[34].CLK
clk => accValuePositive_uid35_fpAccTest_o[35].CLK
clk => accValuePositive_uid35_fpAccTest_o[36].CLK
clk => accValuePositive_uid35_fpAccTest_o[37].CLK
clk => accValuePositive_uid35_fpAccTest_o[38].CLK
clk => accValuePositive_uid35_fpAccTest_o[39].CLK
clk => accValuePositive_uid35_fpAccTest_o[40].CLK
clk => accValuePositive_uid35_fpAccTest_o[41].CLK
clk => accValuePositive_uid35_fpAccTest_o[42].CLK
clk => accValuePositive_uid35_fpAccTest_o[43].CLK
clk => accValuePositive_uid35_fpAccTest_o[44].CLK
clk => accValuePositive_uid35_fpAccTest_o[45].CLK
clk => accValuePositive_uid35_fpAccTest_o[46].CLK
clk => accValuePositive_uid35_fpAccTest_o[47].CLK
clk => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[1].CLK
clk => accumulator_uid24_fpAccTest_o[2].CLK
clk => accumulator_uid24_fpAccTest_o[3].CLK
clk => accumulator_uid24_fpAccTest_o[4].CLK
clk => accumulator_uid24_fpAccTest_o[5].CLK
clk => accumulator_uid24_fpAccTest_o[6].CLK
clk => accumulator_uid24_fpAccTest_o[7].CLK
clk => accumulator_uid24_fpAccTest_o[8].CLK
clk => accumulator_uid24_fpAccTest_o[9].CLK
clk => accumulator_uid24_fpAccTest_o[10].CLK
clk => accumulator_uid24_fpAccTest_o[11].CLK
clk => accumulator_uid24_fpAccTest_o[12].CLK
clk => accumulator_uid24_fpAccTest_o[13].CLK
clk => accumulator_uid24_fpAccTest_o[14].CLK
clk => accumulator_uid24_fpAccTest_o[15].CLK
clk => accumulator_uid24_fpAccTest_o[16].CLK
clk => accumulator_uid24_fpAccTest_o[17].CLK
clk => accumulator_uid24_fpAccTest_o[18].CLK
clk => accumulator_uid24_fpAccTest_o[19].CLK
clk => accumulator_uid24_fpAccTest_o[20].CLK
clk => accumulator_uid24_fpAccTest_o[21].CLK
clk => accumulator_uid24_fpAccTest_o[22].CLK
clk => accumulator_uid24_fpAccTest_o[23].CLK
clk => accumulator_uid24_fpAccTest_o[24].CLK
clk => accumulator_uid24_fpAccTest_o[25].CLK
clk => accumulator_uid24_fpAccTest_o[26].CLK
clk => accumulator_uid24_fpAccTest_o[27].CLK
clk => accumulator_uid24_fpAccTest_o[28].CLK
clk => accumulator_uid24_fpAccTest_o[29].CLK
clk => accumulator_uid24_fpAccTest_o[30].CLK
clk => accumulator_uid24_fpAccTest_o[31].CLK
clk => accumulator_uid24_fpAccTest_o[32].CLK
clk => accumulator_uid24_fpAccTest_o[33].CLK
clk => accumulator_uid24_fpAccTest_o[34].CLK
clk => accumulator_uid24_fpAccTest_o[35].CLK
clk => accumulator_uid24_fpAccTest_o[36].CLK
clk => accumulator_uid24_fpAccTest_o[37].CLK
clk => accumulator_uid24_fpAccTest_o[38].CLK
clk => accumulator_uid24_fpAccTest_o[39].CLK
clk => accumulator_uid24_fpAccTest_o[40].CLK
clk => accumulator_uid24_fpAccTest_o[41].CLK
clk => accumulator_uid24_fpAccTest_o[42].CLK
clk => accumulator_uid24_fpAccTest_o[43].CLK
clk => accumulator_uid24_fpAccTest_o[44].CLK
clk => accumulator_uid24_fpAccTest_o[45].CLK
clk => accumulator_uid24_fpAccTest_o[46].CLK
clk => accumulator_uid24_fpAccTest_o[47].CLK
clk => accumulator_uid24_fpAccTest_o[48].CLK
clk => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].CLK
clk => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].CLK
clk => dspba_delay:redist17_xIn_n_2.clk
clk => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.clk
clk => dspba_delay:redist18_xIn_n_3.clk
clk => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.clk
clk => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.clk
clk => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.clk
clk => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.clk
clk => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.clk
clk => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.clk
clk => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.clk
clk => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.clk
clk => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.clk
clk => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.clk
clk => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.clk
clk => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.clk
clk => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.clk
clk => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.clk
clk => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.clk
areset => dspba_delay:redist16_signX_uid8_fpAccTest_b_2.aclr
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[1].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[2].ACLR
areset => vStagei_uid91_zeroCounter_uid37_fpAccTest_q[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[0].ACLR
areset => accValuePositive_uid35_fpAccTest_o[1].ACLR
areset => accValuePositive_uid35_fpAccTest_o[2].ACLR
areset => accValuePositive_uid35_fpAccTest_o[3].ACLR
areset => accValuePositive_uid35_fpAccTest_o[4].ACLR
areset => accValuePositive_uid35_fpAccTest_o[5].ACLR
areset => accValuePositive_uid35_fpAccTest_o[6].ACLR
areset => accValuePositive_uid35_fpAccTest_o[7].ACLR
areset => accValuePositive_uid35_fpAccTest_o[8].ACLR
areset => accValuePositive_uid35_fpAccTest_o[9].ACLR
areset => accValuePositive_uid35_fpAccTest_o[10].ACLR
areset => accValuePositive_uid35_fpAccTest_o[11].ACLR
areset => accValuePositive_uid35_fpAccTest_o[12].ACLR
areset => accValuePositive_uid35_fpAccTest_o[13].ACLR
areset => accValuePositive_uid35_fpAccTest_o[14].ACLR
areset => accValuePositive_uid35_fpAccTest_o[15].ACLR
areset => accValuePositive_uid35_fpAccTest_o[16].ACLR
areset => accValuePositive_uid35_fpAccTest_o[17].ACLR
areset => accValuePositive_uid35_fpAccTest_o[18].ACLR
areset => accValuePositive_uid35_fpAccTest_o[19].ACLR
areset => accValuePositive_uid35_fpAccTest_o[20].ACLR
areset => accValuePositive_uid35_fpAccTest_o[21].ACLR
areset => accValuePositive_uid35_fpAccTest_o[22].ACLR
areset => accValuePositive_uid35_fpAccTest_o[23].ACLR
areset => accValuePositive_uid35_fpAccTest_o[24].ACLR
areset => accValuePositive_uid35_fpAccTest_o[25].ACLR
areset => accValuePositive_uid35_fpAccTest_o[26].ACLR
areset => accValuePositive_uid35_fpAccTest_o[27].ACLR
areset => accValuePositive_uid35_fpAccTest_o[28].ACLR
areset => accValuePositive_uid35_fpAccTest_o[29].ACLR
areset => accValuePositive_uid35_fpAccTest_o[30].ACLR
areset => accValuePositive_uid35_fpAccTest_o[31].ACLR
areset => accValuePositive_uid35_fpAccTest_o[32].ACLR
areset => accValuePositive_uid35_fpAccTest_o[33].ACLR
areset => accValuePositive_uid35_fpAccTest_o[34].ACLR
areset => accValuePositive_uid35_fpAccTest_o[35].ACLR
areset => accValuePositive_uid35_fpAccTest_o[36].ACLR
areset => accValuePositive_uid35_fpAccTest_o[37].ACLR
areset => accValuePositive_uid35_fpAccTest_o[38].ACLR
areset => accValuePositive_uid35_fpAccTest_o[39].ACLR
areset => accValuePositive_uid35_fpAccTest_o[40].ACLR
areset => accValuePositive_uid35_fpAccTest_o[41].ACLR
areset => accValuePositive_uid35_fpAccTest_o[42].ACLR
areset => accValuePositive_uid35_fpAccTest_o[43].ACLR
areset => accValuePositive_uid35_fpAccTest_o[44].ACLR
areset => accValuePositive_uid35_fpAccTest_o[45].ACLR
areset => accValuePositive_uid35_fpAccTest_o[46].ACLR
areset => accValuePositive_uid35_fpAccTest_o[47].ACLR
areset => cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[1].ACLR
areset => accumulator_uid24_fpAccTest_o[2].ACLR
areset => accumulator_uid24_fpAccTest_o[3].ACLR
areset => accumulator_uid24_fpAccTest_o[4].ACLR
areset => accumulator_uid24_fpAccTest_o[5].ACLR
areset => accumulator_uid24_fpAccTest_o[6].ACLR
areset => accumulator_uid24_fpAccTest_o[7].ACLR
areset => accumulator_uid24_fpAccTest_o[8].ACLR
areset => accumulator_uid24_fpAccTest_o[9].ACLR
areset => accumulator_uid24_fpAccTest_o[10].ACLR
areset => accumulator_uid24_fpAccTest_o[11].ACLR
areset => accumulator_uid24_fpAccTest_o[12].ACLR
areset => accumulator_uid24_fpAccTest_o[13].ACLR
areset => accumulator_uid24_fpAccTest_o[14].ACLR
areset => accumulator_uid24_fpAccTest_o[15].ACLR
areset => accumulator_uid24_fpAccTest_o[16].ACLR
areset => accumulator_uid24_fpAccTest_o[17].ACLR
areset => accumulator_uid24_fpAccTest_o[18].ACLR
areset => accumulator_uid24_fpAccTest_o[19].ACLR
areset => accumulator_uid24_fpAccTest_o[20].ACLR
areset => accumulator_uid24_fpAccTest_o[21].ACLR
areset => accumulator_uid24_fpAccTest_o[22].ACLR
areset => accumulator_uid24_fpAccTest_o[23].ACLR
areset => accumulator_uid24_fpAccTest_o[24].ACLR
areset => accumulator_uid24_fpAccTest_o[25].ACLR
areset => accumulator_uid24_fpAccTest_o[26].ACLR
areset => accumulator_uid24_fpAccTest_o[27].ACLR
areset => accumulator_uid24_fpAccTest_o[28].ACLR
areset => accumulator_uid24_fpAccTest_o[29].ACLR
areset => accumulator_uid24_fpAccTest_o[30].ACLR
areset => accumulator_uid24_fpAccTest_o[31].ACLR
areset => accumulator_uid24_fpAccTest_o[32].ACLR
areset => accumulator_uid24_fpAccTest_o[33].ACLR
areset => accumulator_uid24_fpAccTest_o[34].ACLR
areset => accumulator_uid24_fpAccTest_o[35].ACLR
areset => accumulator_uid24_fpAccTest_o[36].ACLR
areset => accumulator_uid24_fpAccTest_o[37].ACLR
areset => accumulator_uid24_fpAccTest_o[38].ACLR
areset => accumulator_uid24_fpAccTest_o[39].ACLR
areset => accumulator_uid24_fpAccTest_o[40].ACLR
areset => accumulator_uid24_fpAccTest_o[41].ACLR
areset => accumulator_uid24_fpAccTest_o[42].ACLR
areset => accumulator_uid24_fpAccTest_o[43].ACLR
areset => accumulator_uid24_fpAccTest_o[44].ACLR
areset => accumulator_uid24_fpAccTest_o[45].ACLR
areset => accumulator_uid24_fpAccTest_o[46].ACLR
areset => accumulator_uid24_fpAccTest_o[47].ACLR
areset => accumulator_uid24_fpAccTest_o[48].ACLR
areset => shiftedOut_uid106_alignmentShifter_uid17_fpAccTest_o[11].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[24].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[25].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[26].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[27].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[28].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[29].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[30].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[31].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[32].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[33].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[34].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[35].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[36].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[37].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[38].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[39].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[40].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[41].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[42].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[43].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[44].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[45].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[46].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[47].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[48].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[49].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[50].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[51].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[52].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[53].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[54].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[55].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[56].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[57].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[58].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[59].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[60].ACLR
areset => rightShiftStage0_uid129_alignmentShifter_uid17_fpAccTest_mfinal_q[61].ACLR
areset => dspba_delay:redist17_xIn_n_2.aclr
areset => dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1.aclr
areset => dspba_delay:redist18_xIn_n_3.aclr
areset => dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay.aclr
areset => dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4.aclr
areset => dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay.aclr
areset => dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7.aclr
areset => dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3.aclr
areset => dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay.aclr
areset => dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4.aclr
areset => dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4.aclr
areset => dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay.aclr
areset => dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3.aclr
areset => dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1.aclr
areset => dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2.aclr
areset => dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1.aclr
areset => dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1.aclr
areset => dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4.aclr


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist16_signX_uid8_fpAccTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist17_xIn_n_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist18_xIn_n_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRAccOverflowFlagFeedback_uid62_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXUnderflowFlagFeedback_uid58_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist15_cmpGT_expX_expGTMaxMSBX_uid14_fpAccTest_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:oRXOverflowFlagFeedback_uid52_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist11_oRXOverflowFlagFeedback_uid52_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist8_vCount_uid68_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:vCount_uid76_zeroCounter_uid37_fpAccTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist7_vCount_uid76_zeroCounter_uid37_fpAccTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist0_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist6_vCount_uid82_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist5_vCount_uid88_zeroCounter_uid37_fpAccTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist4_vCount_uid94_zeroCounter_uid37_fpAccTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist3_rVStage_uid99_zeroCounter_uid37_fpAccTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|accum:accum_inst|FP32_accum:accum_base|FP32_accum_0002:fp32_accum_inst|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xin[41] => delay_signals[2][41].DATAIN
xin[42] => delay_signals[2][42].DATAIN
xin[43] => delay_signals[2][43].DATAIN
xin[44] => delay_signals[2][44].DATAIN
xin[45] => delay_signals[2][45].DATAIN
xin[46] => delay_signals[2][46].DATAIN
xin[47] => delay_signals[2][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|dff_32b:a_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr:sys_arr|MAC:MAC_11|dff_32b:b_data
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => state[6].ACLR
rst_n => state[7].ACLR
rst_n => state[8].ACLR
rst_n => state[9].ACLR
rst_n => state[10].ACLR
rst_n => state[11].ACLR
rst_n => state[12].ACLR
rst_n => state[13].ACLR
rst_n => state[14].ACLR
rst_n => state[15].ACLR
rst_n => state[16].ACLR
rst_n => state[17].ACLR
rst_n => state[18].ACLR
rst_n => state[19].ACLR
rst_n => state[20].ACLR
rst_n => state[21].ACLR
rst_n => state[22].ACLR
rst_n => state[23].ACLR
rst_n => state[24].ACLR
rst_n => state[25].ACLR
rst_n => state[26].ACLR
rst_n => state[27].ACLR
rst_n => state[28].ACLR
rst_n => state[29].ACLR
rst_n => state[30].ACLR
rst_n => state[31].ACLR
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
d[24] => state[24].DATAIN
d[25] => state[25].DATAIN
d[26] => state[26].DATAIN
d[27] => state[27].DATAIN
d[28] => state[28].DATAIN
d[29] => state[29].DATAIN
d[30] => state[30].DATAIN
d[31] => state[31].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl
clk => clk.IN1
rst_n => rst_n.IN1
a_seg_cnt[0] => Equal1.IN7
a_seg_cnt[1] => Equal1.IN6
a_seg_cnt[2] => Equal1.IN5
a_seg_cnt[3] => Equal1.IN4
a_seg_cnt[4] => Equal1.IN3
a_seg_cnt[5] => Equal1.IN2
a_seg_cnt[6] => Equal1.IN1
w_seg_cnt[0] => Equal0.IN7
w_seg_cnt[1] => Equal0.IN6
w_seg_cnt[2] => Equal0.IN5
w_seg_cnt[3] => Equal0.IN4
w_seg_cnt[4] => Equal0.IN3
w_seg_cnt[5] => Equal0.IN2
w_seg_cnt[6] => Equal0.IN1
seg_length[0] => Equal2.IN7
seg_length[0] => Mult0.IN7
seg_length[0] => Mult1.IN7
seg_length[1] => Equal2.IN6
seg_length[1] => Mult0.IN6
seg_length[1] => Mult1.IN6
seg_length[2] => Equal2.IN5
seg_length[2] => Mult0.IN5
seg_length[2] => Mult1.IN5
seg_length[3] => Equal2.IN4
seg_length[3] => Mult0.IN4
seg_length[3] => Mult1.IN4
seg_length[4] => Equal2.IN3
seg_length[4] => Mult0.IN3
seg_length[4] => Mult1.IN3
seg_length[5] => Equal2.IN2
seg_length[5] => Mult0.IN2
seg_length[5] => Mult1.IN2
seg_length[6] => Equal2.IN1
seg_length[6] => Mult0.IN1
seg_length[6] => Mult1.IN1
seg_length[7] => Equal2.IN0
seg_length[7] => Mult0.IN0
seg_length[7] => Mult1.IN0
data_load_done => Selector1.IN4
data_load_done => Selector3.IN3
data_load_done => Selector4.IN2
data_load_done => Selector0.IN1
calc_done <= calc_done.DB_MAX_OUTPUT_PORT_TYPE
arr_ctrl_working <= arr_ctrl_working.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_addr[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_addr[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_addr[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_addr[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[0] <= ram_c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[1] <= ram_c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[2] <= ram_c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[3] <= ram_c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[4] <= ram_c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[5] <= ram_c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[6] <= ram_c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[7] <= ram_c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[8] <= ram_c_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[9] <= ram_c_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[10] <= ram_c_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[11] <= ram_c_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[12] <= ram_c_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[13] <= ram_c_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[14] <= ram_c_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_addr[15] <= ram_c_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_c_wren[0][0] <= ram_c_wren_11.DB_MAX_OUTPUT_PORT_TYPE
ram_c_wren[0][1] <= ram_c_wren_10.DB_MAX_OUTPUT_PORT_TYPE
ram_c_wren[1][0] <= ram_c_wren_01.DB_MAX_OUTPUT_PORT_TYPE
ram_c_wren[1][1] <= ram_c_wren_00.DB_MAX_OUTPUT_PORT_TYPE
ram_a0_rden <= read_mem.DB_MAX_OUTPUT_PORT_TYPE
ram_a1_rden <= read_mem.DB_MAX_OUTPUT_PORT_TYPE
ram_w0_rden <= read_mem.DB_MAX_OUTPUT_PORT_TYPE
ram_w1_rden <= read_mem.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= dff_1b:read_delay_dff.q
en_mult_all[0][0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
en_mult_all[0][1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
en_mult_all[1][0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
en_mult_all[1][1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
clr_mult_all[0][0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
clr_mult_all[0][1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
clr_mult_all[1][0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
clr_mult_all[1][1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
en_accum_all[0][0] <= <VCC>
en_accum_all[0][1] <= <VCC>
en_accum_all[1][0] <= <VCC>
en_accum_all[1][1] <= <VCC>
clr_accum_all[0][0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
clr_accum_all[0][1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
clr_accum_all[1][0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
clr_accum_all[1][1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
accum_start_all[0][0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
accum_start_all[0][1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
accum_start_all[1][0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
accum_start_all[1][1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl|dff_1b:read_delay_dff
d => state.DATAIN
clk => state.CLK
rst_n => state.ACLR
q <= state.DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_result:c00
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component
wren_a => altsyncram_v1h1:auto_generated.wren_a
rden_a => altsyncram_v1h1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v1h1:auto_generated.data_a[0]
data_a[1] => altsyncram_v1h1:auto_generated.data_a[1]
data_a[2] => altsyncram_v1h1:auto_generated.data_a[2]
data_a[3] => altsyncram_v1h1:auto_generated.data_a[3]
data_a[4] => altsyncram_v1h1:auto_generated.data_a[4]
data_a[5] => altsyncram_v1h1:auto_generated.data_a[5]
data_a[6] => altsyncram_v1h1:auto_generated.data_a[6]
data_a[7] => altsyncram_v1h1:auto_generated.data_a[7]
data_a[8] => altsyncram_v1h1:auto_generated.data_a[8]
data_a[9] => altsyncram_v1h1:auto_generated.data_a[9]
data_a[10] => altsyncram_v1h1:auto_generated.data_a[10]
data_a[11] => altsyncram_v1h1:auto_generated.data_a[11]
data_a[12] => altsyncram_v1h1:auto_generated.data_a[12]
data_a[13] => altsyncram_v1h1:auto_generated.data_a[13]
data_a[14] => altsyncram_v1h1:auto_generated.data_a[14]
data_a[15] => altsyncram_v1h1:auto_generated.data_a[15]
data_a[16] => altsyncram_v1h1:auto_generated.data_a[16]
data_a[17] => altsyncram_v1h1:auto_generated.data_a[17]
data_a[18] => altsyncram_v1h1:auto_generated.data_a[18]
data_a[19] => altsyncram_v1h1:auto_generated.data_a[19]
data_a[20] => altsyncram_v1h1:auto_generated.data_a[20]
data_a[21] => altsyncram_v1h1:auto_generated.data_a[21]
data_a[22] => altsyncram_v1h1:auto_generated.data_a[22]
data_a[23] => altsyncram_v1h1:auto_generated.data_a[23]
data_a[24] => altsyncram_v1h1:auto_generated.data_a[24]
data_a[25] => altsyncram_v1h1:auto_generated.data_a[25]
data_a[26] => altsyncram_v1h1:auto_generated.data_a[26]
data_a[27] => altsyncram_v1h1:auto_generated.data_a[27]
data_a[28] => altsyncram_v1h1:auto_generated.data_a[28]
data_a[29] => altsyncram_v1h1:auto_generated.data_a[29]
data_a[30] => altsyncram_v1h1:auto_generated.data_a[30]
data_a[31] => altsyncram_v1h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v1h1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v1h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v1h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v1h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v1h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v1h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v1h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v1h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v1h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v1h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v1h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v1h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v1h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v1h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v1h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v1h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v1h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v1h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v1h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v1h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v1h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated
address_a[0] => altsyncram_3h82:altsyncram1.address_a[0]
address_a[1] => altsyncram_3h82:altsyncram1.address_a[1]
address_a[2] => altsyncram_3h82:altsyncram1.address_a[2]
address_a[3] => altsyncram_3h82:altsyncram1.address_a[3]
address_a[4] => altsyncram_3h82:altsyncram1.address_a[4]
address_a[5] => altsyncram_3h82:altsyncram1.address_a[5]
address_a[6] => altsyncram_3h82:altsyncram1.address_a[6]
address_a[7] => altsyncram_3h82:altsyncram1.address_a[7]
address_a[8] => altsyncram_3h82:altsyncram1.address_a[8]
address_a[9] => altsyncram_3h82:altsyncram1.address_a[9]
clock0 => altsyncram_3h82:altsyncram1.clock0
data_a[0] => altsyncram_3h82:altsyncram1.data_a[0]
data_a[1] => altsyncram_3h82:altsyncram1.data_a[1]
data_a[2] => altsyncram_3h82:altsyncram1.data_a[2]
data_a[3] => altsyncram_3h82:altsyncram1.data_a[3]
data_a[4] => altsyncram_3h82:altsyncram1.data_a[4]
data_a[5] => altsyncram_3h82:altsyncram1.data_a[5]
data_a[6] => altsyncram_3h82:altsyncram1.data_a[6]
data_a[7] => altsyncram_3h82:altsyncram1.data_a[7]
data_a[8] => altsyncram_3h82:altsyncram1.data_a[8]
data_a[9] => altsyncram_3h82:altsyncram1.data_a[9]
data_a[10] => altsyncram_3h82:altsyncram1.data_a[10]
data_a[11] => altsyncram_3h82:altsyncram1.data_a[11]
data_a[12] => altsyncram_3h82:altsyncram1.data_a[12]
data_a[13] => altsyncram_3h82:altsyncram1.data_a[13]
data_a[14] => altsyncram_3h82:altsyncram1.data_a[14]
data_a[15] => altsyncram_3h82:altsyncram1.data_a[15]
data_a[16] => altsyncram_3h82:altsyncram1.data_a[16]
data_a[17] => altsyncram_3h82:altsyncram1.data_a[17]
data_a[18] => altsyncram_3h82:altsyncram1.data_a[18]
data_a[19] => altsyncram_3h82:altsyncram1.data_a[19]
data_a[20] => altsyncram_3h82:altsyncram1.data_a[20]
data_a[21] => altsyncram_3h82:altsyncram1.data_a[21]
data_a[22] => altsyncram_3h82:altsyncram1.data_a[22]
data_a[23] => altsyncram_3h82:altsyncram1.data_a[23]
data_a[24] => altsyncram_3h82:altsyncram1.data_a[24]
data_a[25] => altsyncram_3h82:altsyncram1.data_a[25]
data_a[26] => altsyncram_3h82:altsyncram1.data_a[26]
data_a[27] => altsyncram_3h82:altsyncram1.data_a[27]
data_a[28] => altsyncram_3h82:altsyncram1.data_a[28]
data_a[29] => altsyncram_3h82:altsyncram1.data_a[29]
data_a[30] => altsyncram_3h82:altsyncram1.data_a[30]
data_a[31] => altsyncram_3h82:altsyncram1.data_a[31]
q_a[0] <= altsyncram_3h82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3h82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3h82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3h82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3h82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3h82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3h82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3h82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3h82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3h82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3h82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3h82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3h82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3h82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3h82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3h82:altsyncram1.q_a[15]
q_a[16] <= altsyncram_3h82:altsyncram1.q_a[16]
q_a[17] <= altsyncram_3h82:altsyncram1.q_a[17]
q_a[18] <= altsyncram_3h82:altsyncram1.q_a[18]
q_a[19] <= altsyncram_3h82:altsyncram1.q_a[19]
q_a[20] <= altsyncram_3h82:altsyncram1.q_a[20]
q_a[21] <= altsyncram_3h82:altsyncram1.q_a[21]
q_a[22] <= altsyncram_3h82:altsyncram1.q_a[22]
q_a[23] <= altsyncram_3h82:altsyncram1.q_a[23]
q_a[24] <= altsyncram_3h82:altsyncram1.q_a[24]
q_a[25] <= altsyncram_3h82:altsyncram1.q_a[25]
q_a[26] <= altsyncram_3h82:altsyncram1.q_a[26]
q_a[27] <= altsyncram_3h82:altsyncram1.q_a[27]
q_a[28] <= altsyncram_3h82:altsyncram1.q_a[28]
q_a[29] <= altsyncram_3h82:altsyncram1.q_a[29]
q_a[30] <= altsyncram_3h82:altsyncram1.q_a[30]
q_a[31] <= altsyncram_3h82:altsyncram1.q_a[31]
rden_a => altsyncram_3h82:altsyncram1.rden_a
wren_a => altsyncram_3h82:altsyncram1.wren_a


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|altsyncram_3h82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_result:c00|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_result:c01
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component
wren_a => altsyncram_v1h1:auto_generated.wren_a
rden_a => altsyncram_v1h1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v1h1:auto_generated.data_a[0]
data_a[1] => altsyncram_v1h1:auto_generated.data_a[1]
data_a[2] => altsyncram_v1h1:auto_generated.data_a[2]
data_a[3] => altsyncram_v1h1:auto_generated.data_a[3]
data_a[4] => altsyncram_v1h1:auto_generated.data_a[4]
data_a[5] => altsyncram_v1h1:auto_generated.data_a[5]
data_a[6] => altsyncram_v1h1:auto_generated.data_a[6]
data_a[7] => altsyncram_v1h1:auto_generated.data_a[7]
data_a[8] => altsyncram_v1h1:auto_generated.data_a[8]
data_a[9] => altsyncram_v1h1:auto_generated.data_a[9]
data_a[10] => altsyncram_v1h1:auto_generated.data_a[10]
data_a[11] => altsyncram_v1h1:auto_generated.data_a[11]
data_a[12] => altsyncram_v1h1:auto_generated.data_a[12]
data_a[13] => altsyncram_v1h1:auto_generated.data_a[13]
data_a[14] => altsyncram_v1h1:auto_generated.data_a[14]
data_a[15] => altsyncram_v1h1:auto_generated.data_a[15]
data_a[16] => altsyncram_v1h1:auto_generated.data_a[16]
data_a[17] => altsyncram_v1h1:auto_generated.data_a[17]
data_a[18] => altsyncram_v1h1:auto_generated.data_a[18]
data_a[19] => altsyncram_v1h1:auto_generated.data_a[19]
data_a[20] => altsyncram_v1h1:auto_generated.data_a[20]
data_a[21] => altsyncram_v1h1:auto_generated.data_a[21]
data_a[22] => altsyncram_v1h1:auto_generated.data_a[22]
data_a[23] => altsyncram_v1h1:auto_generated.data_a[23]
data_a[24] => altsyncram_v1h1:auto_generated.data_a[24]
data_a[25] => altsyncram_v1h1:auto_generated.data_a[25]
data_a[26] => altsyncram_v1h1:auto_generated.data_a[26]
data_a[27] => altsyncram_v1h1:auto_generated.data_a[27]
data_a[28] => altsyncram_v1h1:auto_generated.data_a[28]
data_a[29] => altsyncram_v1h1:auto_generated.data_a[29]
data_a[30] => altsyncram_v1h1:auto_generated.data_a[30]
data_a[31] => altsyncram_v1h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v1h1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v1h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v1h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v1h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v1h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v1h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v1h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v1h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v1h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v1h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v1h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v1h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v1h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v1h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v1h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v1h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v1h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v1h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v1h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v1h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v1h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated
address_a[0] => altsyncram_3h82:altsyncram1.address_a[0]
address_a[1] => altsyncram_3h82:altsyncram1.address_a[1]
address_a[2] => altsyncram_3h82:altsyncram1.address_a[2]
address_a[3] => altsyncram_3h82:altsyncram1.address_a[3]
address_a[4] => altsyncram_3h82:altsyncram1.address_a[4]
address_a[5] => altsyncram_3h82:altsyncram1.address_a[5]
address_a[6] => altsyncram_3h82:altsyncram1.address_a[6]
address_a[7] => altsyncram_3h82:altsyncram1.address_a[7]
address_a[8] => altsyncram_3h82:altsyncram1.address_a[8]
address_a[9] => altsyncram_3h82:altsyncram1.address_a[9]
clock0 => altsyncram_3h82:altsyncram1.clock0
data_a[0] => altsyncram_3h82:altsyncram1.data_a[0]
data_a[1] => altsyncram_3h82:altsyncram1.data_a[1]
data_a[2] => altsyncram_3h82:altsyncram1.data_a[2]
data_a[3] => altsyncram_3h82:altsyncram1.data_a[3]
data_a[4] => altsyncram_3h82:altsyncram1.data_a[4]
data_a[5] => altsyncram_3h82:altsyncram1.data_a[5]
data_a[6] => altsyncram_3h82:altsyncram1.data_a[6]
data_a[7] => altsyncram_3h82:altsyncram1.data_a[7]
data_a[8] => altsyncram_3h82:altsyncram1.data_a[8]
data_a[9] => altsyncram_3h82:altsyncram1.data_a[9]
data_a[10] => altsyncram_3h82:altsyncram1.data_a[10]
data_a[11] => altsyncram_3h82:altsyncram1.data_a[11]
data_a[12] => altsyncram_3h82:altsyncram1.data_a[12]
data_a[13] => altsyncram_3h82:altsyncram1.data_a[13]
data_a[14] => altsyncram_3h82:altsyncram1.data_a[14]
data_a[15] => altsyncram_3h82:altsyncram1.data_a[15]
data_a[16] => altsyncram_3h82:altsyncram1.data_a[16]
data_a[17] => altsyncram_3h82:altsyncram1.data_a[17]
data_a[18] => altsyncram_3h82:altsyncram1.data_a[18]
data_a[19] => altsyncram_3h82:altsyncram1.data_a[19]
data_a[20] => altsyncram_3h82:altsyncram1.data_a[20]
data_a[21] => altsyncram_3h82:altsyncram1.data_a[21]
data_a[22] => altsyncram_3h82:altsyncram1.data_a[22]
data_a[23] => altsyncram_3h82:altsyncram1.data_a[23]
data_a[24] => altsyncram_3h82:altsyncram1.data_a[24]
data_a[25] => altsyncram_3h82:altsyncram1.data_a[25]
data_a[26] => altsyncram_3h82:altsyncram1.data_a[26]
data_a[27] => altsyncram_3h82:altsyncram1.data_a[27]
data_a[28] => altsyncram_3h82:altsyncram1.data_a[28]
data_a[29] => altsyncram_3h82:altsyncram1.data_a[29]
data_a[30] => altsyncram_3h82:altsyncram1.data_a[30]
data_a[31] => altsyncram_3h82:altsyncram1.data_a[31]
q_a[0] <= altsyncram_3h82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3h82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3h82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3h82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3h82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3h82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3h82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3h82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3h82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3h82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3h82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3h82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3h82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3h82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3h82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3h82:altsyncram1.q_a[15]
q_a[16] <= altsyncram_3h82:altsyncram1.q_a[16]
q_a[17] <= altsyncram_3h82:altsyncram1.q_a[17]
q_a[18] <= altsyncram_3h82:altsyncram1.q_a[18]
q_a[19] <= altsyncram_3h82:altsyncram1.q_a[19]
q_a[20] <= altsyncram_3h82:altsyncram1.q_a[20]
q_a[21] <= altsyncram_3h82:altsyncram1.q_a[21]
q_a[22] <= altsyncram_3h82:altsyncram1.q_a[22]
q_a[23] <= altsyncram_3h82:altsyncram1.q_a[23]
q_a[24] <= altsyncram_3h82:altsyncram1.q_a[24]
q_a[25] <= altsyncram_3h82:altsyncram1.q_a[25]
q_a[26] <= altsyncram_3h82:altsyncram1.q_a[26]
q_a[27] <= altsyncram_3h82:altsyncram1.q_a[27]
q_a[28] <= altsyncram_3h82:altsyncram1.q_a[28]
q_a[29] <= altsyncram_3h82:altsyncram1.q_a[29]
q_a[30] <= altsyncram_3h82:altsyncram1.q_a[30]
q_a[31] <= altsyncram_3h82:altsyncram1.q_a[31]
rden_a => altsyncram_3h82:altsyncram1.rden_a
wren_a => altsyncram_3h82:altsyncram1.wren_a


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|altsyncram_3h82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_result:c01|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_result:c10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component
wren_a => altsyncram_v1h1:auto_generated.wren_a
rden_a => altsyncram_v1h1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v1h1:auto_generated.data_a[0]
data_a[1] => altsyncram_v1h1:auto_generated.data_a[1]
data_a[2] => altsyncram_v1h1:auto_generated.data_a[2]
data_a[3] => altsyncram_v1h1:auto_generated.data_a[3]
data_a[4] => altsyncram_v1h1:auto_generated.data_a[4]
data_a[5] => altsyncram_v1h1:auto_generated.data_a[5]
data_a[6] => altsyncram_v1h1:auto_generated.data_a[6]
data_a[7] => altsyncram_v1h1:auto_generated.data_a[7]
data_a[8] => altsyncram_v1h1:auto_generated.data_a[8]
data_a[9] => altsyncram_v1h1:auto_generated.data_a[9]
data_a[10] => altsyncram_v1h1:auto_generated.data_a[10]
data_a[11] => altsyncram_v1h1:auto_generated.data_a[11]
data_a[12] => altsyncram_v1h1:auto_generated.data_a[12]
data_a[13] => altsyncram_v1h1:auto_generated.data_a[13]
data_a[14] => altsyncram_v1h1:auto_generated.data_a[14]
data_a[15] => altsyncram_v1h1:auto_generated.data_a[15]
data_a[16] => altsyncram_v1h1:auto_generated.data_a[16]
data_a[17] => altsyncram_v1h1:auto_generated.data_a[17]
data_a[18] => altsyncram_v1h1:auto_generated.data_a[18]
data_a[19] => altsyncram_v1h1:auto_generated.data_a[19]
data_a[20] => altsyncram_v1h1:auto_generated.data_a[20]
data_a[21] => altsyncram_v1h1:auto_generated.data_a[21]
data_a[22] => altsyncram_v1h1:auto_generated.data_a[22]
data_a[23] => altsyncram_v1h1:auto_generated.data_a[23]
data_a[24] => altsyncram_v1h1:auto_generated.data_a[24]
data_a[25] => altsyncram_v1h1:auto_generated.data_a[25]
data_a[26] => altsyncram_v1h1:auto_generated.data_a[26]
data_a[27] => altsyncram_v1h1:auto_generated.data_a[27]
data_a[28] => altsyncram_v1h1:auto_generated.data_a[28]
data_a[29] => altsyncram_v1h1:auto_generated.data_a[29]
data_a[30] => altsyncram_v1h1:auto_generated.data_a[30]
data_a[31] => altsyncram_v1h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v1h1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v1h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v1h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v1h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v1h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v1h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v1h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v1h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v1h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v1h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v1h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v1h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v1h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v1h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v1h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v1h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v1h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v1h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v1h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v1h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v1h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated
address_a[0] => altsyncram_3h82:altsyncram1.address_a[0]
address_a[1] => altsyncram_3h82:altsyncram1.address_a[1]
address_a[2] => altsyncram_3h82:altsyncram1.address_a[2]
address_a[3] => altsyncram_3h82:altsyncram1.address_a[3]
address_a[4] => altsyncram_3h82:altsyncram1.address_a[4]
address_a[5] => altsyncram_3h82:altsyncram1.address_a[5]
address_a[6] => altsyncram_3h82:altsyncram1.address_a[6]
address_a[7] => altsyncram_3h82:altsyncram1.address_a[7]
address_a[8] => altsyncram_3h82:altsyncram1.address_a[8]
address_a[9] => altsyncram_3h82:altsyncram1.address_a[9]
clock0 => altsyncram_3h82:altsyncram1.clock0
data_a[0] => altsyncram_3h82:altsyncram1.data_a[0]
data_a[1] => altsyncram_3h82:altsyncram1.data_a[1]
data_a[2] => altsyncram_3h82:altsyncram1.data_a[2]
data_a[3] => altsyncram_3h82:altsyncram1.data_a[3]
data_a[4] => altsyncram_3h82:altsyncram1.data_a[4]
data_a[5] => altsyncram_3h82:altsyncram1.data_a[5]
data_a[6] => altsyncram_3h82:altsyncram1.data_a[6]
data_a[7] => altsyncram_3h82:altsyncram1.data_a[7]
data_a[8] => altsyncram_3h82:altsyncram1.data_a[8]
data_a[9] => altsyncram_3h82:altsyncram1.data_a[9]
data_a[10] => altsyncram_3h82:altsyncram1.data_a[10]
data_a[11] => altsyncram_3h82:altsyncram1.data_a[11]
data_a[12] => altsyncram_3h82:altsyncram1.data_a[12]
data_a[13] => altsyncram_3h82:altsyncram1.data_a[13]
data_a[14] => altsyncram_3h82:altsyncram1.data_a[14]
data_a[15] => altsyncram_3h82:altsyncram1.data_a[15]
data_a[16] => altsyncram_3h82:altsyncram1.data_a[16]
data_a[17] => altsyncram_3h82:altsyncram1.data_a[17]
data_a[18] => altsyncram_3h82:altsyncram1.data_a[18]
data_a[19] => altsyncram_3h82:altsyncram1.data_a[19]
data_a[20] => altsyncram_3h82:altsyncram1.data_a[20]
data_a[21] => altsyncram_3h82:altsyncram1.data_a[21]
data_a[22] => altsyncram_3h82:altsyncram1.data_a[22]
data_a[23] => altsyncram_3h82:altsyncram1.data_a[23]
data_a[24] => altsyncram_3h82:altsyncram1.data_a[24]
data_a[25] => altsyncram_3h82:altsyncram1.data_a[25]
data_a[26] => altsyncram_3h82:altsyncram1.data_a[26]
data_a[27] => altsyncram_3h82:altsyncram1.data_a[27]
data_a[28] => altsyncram_3h82:altsyncram1.data_a[28]
data_a[29] => altsyncram_3h82:altsyncram1.data_a[29]
data_a[30] => altsyncram_3h82:altsyncram1.data_a[30]
data_a[31] => altsyncram_3h82:altsyncram1.data_a[31]
q_a[0] <= altsyncram_3h82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3h82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3h82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3h82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3h82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3h82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3h82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3h82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3h82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3h82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3h82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3h82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3h82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3h82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3h82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3h82:altsyncram1.q_a[15]
q_a[16] <= altsyncram_3h82:altsyncram1.q_a[16]
q_a[17] <= altsyncram_3h82:altsyncram1.q_a[17]
q_a[18] <= altsyncram_3h82:altsyncram1.q_a[18]
q_a[19] <= altsyncram_3h82:altsyncram1.q_a[19]
q_a[20] <= altsyncram_3h82:altsyncram1.q_a[20]
q_a[21] <= altsyncram_3h82:altsyncram1.q_a[21]
q_a[22] <= altsyncram_3h82:altsyncram1.q_a[22]
q_a[23] <= altsyncram_3h82:altsyncram1.q_a[23]
q_a[24] <= altsyncram_3h82:altsyncram1.q_a[24]
q_a[25] <= altsyncram_3h82:altsyncram1.q_a[25]
q_a[26] <= altsyncram_3h82:altsyncram1.q_a[26]
q_a[27] <= altsyncram_3h82:altsyncram1.q_a[27]
q_a[28] <= altsyncram_3h82:altsyncram1.q_a[28]
q_a[29] <= altsyncram_3h82:altsyncram1.q_a[29]
q_a[30] <= altsyncram_3h82:altsyncram1.q_a[30]
q_a[31] <= altsyncram_3h82:altsyncram1.q_a[31]
rden_a => altsyncram_3h82:altsyncram1.rden_a
wren_a => altsyncram_3h82:altsyncram1.wren_a


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|altsyncram_3h82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_result:c10|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fumpy_top|RAM_32b_result:c11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component
wren_a => altsyncram_v1h1:auto_generated.wren_a
rden_a => altsyncram_v1h1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v1h1:auto_generated.data_a[0]
data_a[1] => altsyncram_v1h1:auto_generated.data_a[1]
data_a[2] => altsyncram_v1h1:auto_generated.data_a[2]
data_a[3] => altsyncram_v1h1:auto_generated.data_a[3]
data_a[4] => altsyncram_v1h1:auto_generated.data_a[4]
data_a[5] => altsyncram_v1h1:auto_generated.data_a[5]
data_a[6] => altsyncram_v1h1:auto_generated.data_a[6]
data_a[7] => altsyncram_v1h1:auto_generated.data_a[7]
data_a[8] => altsyncram_v1h1:auto_generated.data_a[8]
data_a[9] => altsyncram_v1h1:auto_generated.data_a[9]
data_a[10] => altsyncram_v1h1:auto_generated.data_a[10]
data_a[11] => altsyncram_v1h1:auto_generated.data_a[11]
data_a[12] => altsyncram_v1h1:auto_generated.data_a[12]
data_a[13] => altsyncram_v1h1:auto_generated.data_a[13]
data_a[14] => altsyncram_v1h1:auto_generated.data_a[14]
data_a[15] => altsyncram_v1h1:auto_generated.data_a[15]
data_a[16] => altsyncram_v1h1:auto_generated.data_a[16]
data_a[17] => altsyncram_v1h1:auto_generated.data_a[17]
data_a[18] => altsyncram_v1h1:auto_generated.data_a[18]
data_a[19] => altsyncram_v1h1:auto_generated.data_a[19]
data_a[20] => altsyncram_v1h1:auto_generated.data_a[20]
data_a[21] => altsyncram_v1h1:auto_generated.data_a[21]
data_a[22] => altsyncram_v1h1:auto_generated.data_a[22]
data_a[23] => altsyncram_v1h1:auto_generated.data_a[23]
data_a[24] => altsyncram_v1h1:auto_generated.data_a[24]
data_a[25] => altsyncram_v1h1:auto_generated.data_a[25]
data_a[26] => altsyncram_v1h1:auto_generated.data_a[26]
data_a[27] => altsyncram_v1h1:auto_generated.data_a[27]
data_a[28] => altsyncram_v1h1:auto_generated.data_a[28]
data_a[29] => altsyncram_v1h1:auto_generated.data_a[29]
data_a[30] => altsyncram_v1h1:auto_generated.data_a[30]
data_a[31] => altsyncram_v1h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v1h1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v1h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v1h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v1h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v1h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v1h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v1h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v1h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v1h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v1h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v1h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v1h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v1h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v1h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v1h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v1h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v1h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v1h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v1h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v1h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v1h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated
address_a[0] => altsyncram_3h82:altsyncram1.address_a[0]
address_a[1] => altsyncram_3h82:altsyncram1.address_a[1]
address_a[2] => altsyncram_3h82:altsyncram1.address_a[2]
address_a[3] => altsyncram_3h82:altsyncram1.address_a[3]
address_a[4] => altsyncram_3h82:altsyncram1.address_a[4]
address_a[5] => altsyncram_3h82:altsyncram1.address_a[5]
address_a[6] => altsyncram_3h82:altsyncram1.address_a[6]
address_a[7] => altsyncram_3h82:altsyncram1.address_a[7]
address_a[8] => altsyncram_3h82:altsyncram1.address_a[8]
address_a[9] => altsyncram_3h82:altsyncram1.address_a[9]
clock0 => altsyncram_3h82:altsyncram1.clock0
data_a[0] => altsyncram_3h82:altsyncram1.data_a[0]
data_a[1] => altsyncram_3h82:altsyncram1.data_a[1]
data_a[2] => altsyncram_3h82:altsyncram1.data_a[2]
data_a[3] => altsyncram_3h82:altsyncram1.data_a[3]
data_a[4] => altsyncram_3h82:altsyncram1.data_a[4]
data_a[5] => altsyncram_3h82:altsyncram1.data_a[5]
data_a[6] => altsyncram_3h82:altsyncram1.data_a[6]
data_a[7] => altsyncram_3h82:altsyncram1.data_a[7]
data_a[8] => altsyncram_3h82:altsyncram1.data_a[8]
data_a[9] => altsyncram_3h82:altsyncram1.data_a[9]
data_a[10] => altsyncram_3h82:altsyncram1.data_a[10]
data_a[11] => altsyncram_3h82:altsyncram1.data_a[11]
data_a[12] => altsyncram_3h82:altsyncram1.data_a[12]
data_a[13] => altsyncram_3h82:altsyncram1.data_a[13]
data_a[14] => altsyncram_3h82:altsyncram1.data_a[14]
data_a[15] => altsyncram_3h82:altsyncram1.data_a[15]
data_a[16] => altsyncram_3h82:altsyncram1.data_a[16]
data_a[17] => altsyncram_3h82:altsyncram1.data_a[17]
data_a[18] => altsyncram_3h82:altsyncram1.data_a[18]
data_a[19] => altsyncram_3h82:altsyncram1.data_a[19]
data_a[20] => altsyncram_3h82:altsyncram1.data_a[20]
data_a[21] => altsyncram_3h82:altsyncram1.data_a[21]
data_a[22] => altsyncram_3h82:altsyncram1.data_a[22]
data_a[23] => altsyncram_3h82:altsyncram1.data_a[23]
data_a[24] => altsyncram_3h82:altsyncram1.data_a[24]
data_a[25] => altsyncram_3h82:altsyncram1.data_a[25]
data_a[26] => altsyncram_3h82:altsyncram1.data_a[26]
data_a[27] => altsyncram_3h82:altsyncram1.data_a[27]
data_a[28] => altsyncram_3h82:altsyncram1.data_a[28]
data_a[29] => altsyncram_3h82:altsyncram1.data_a[29]
data_a[30] => altsyncram_3h82:altsyncram1.data_a[30]
data_a[31] => altsyncram_3h82:altsyncram1.data_a[31]
q_a[0] <= altsyncram_3h82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3h82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3h82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3h82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3h82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3h82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3h82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3h82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3h82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3h82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3h82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3h82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3h82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3h82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3h82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3h82:altsyncram1.q_a[15]
q_a[16] <= altsyncram_3h82:altsyncram1.q_a[16]
q_a[17] <= altsyncram_3h82:altsyncram1.q_a[17]
q_a[18] <= altsyncram_3h82:altsyncram1.q_a[18]
q_a[19] <= altsyncram_3h82:altsyncram1.q_a[19]
q_a[20] <= altsyncram_3h82:altsyncram1.q_a[20]
q_a[21] <= altsyncram_3h82:altsyncram1.q_a[21]
q_a[22] <= altsyncram_3h82:altsyncram1.q_a[22]
q_a[23] <= altsyncram_3h82:altsyncram1.q_a[23]
q_a[24] <= altsyncram_3h82:altsyncram1.q_a[24]
q_a[25] <= altsyncram_3h82:altsyncram1.q_a[25]
q_a[26] <= altsyncram_3h82:altsyncram1.q_a[26]
q_a[27] <= altsyncram_3h82:altsyncram1.q_a[27]
q_a[28] <= altsyncram_3h82:altsyncram1.q_a[28]
q_a[29] <= altsyncram_3h82:altsyncram1.q_a[29]
q_a[30] <= altsyncram_3h82:altsyncram1.q_a[30]
q_a[31] <= altsyncram_3h82:altsyncram1.q_a[31]
rden_a => altsyncram_3h82:altsyncram1.rden_a
wren_a => altsyncram_3h82:altsyncram1.wren_a


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|altsyncram_3h82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fumpy_top|RAM_32b_result:c11|altsyncram:altsyncram_component|altsyncram_v1h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


