// Seed: 3800114692
module module_0 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    output supply1 id_8,
    output tri id_9,
    output tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    output uwire id_15,
    output wand id_16,
    output tri1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input tri id_21,
    input tri0 id_22,
    input supply0 id_23,
    input wand id_24,
    input uwire id_25,
    input tri1 id_26
    , id_39, id_40,
    input wire id_27,
    input supply1 id_28,
    input tri id_29,
    input supply0 id_30,
    input tri0 id_31,
    input tri1 id_32,
    input supply1 id_33,
    input wire id_34,
    output wand id_35,
    output tri id_36,
    output wire id_37
);
  wire id_41;
  ;
  assign module_1.id_3 = 0;
  assign id_10 = -1 + -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd87,
    parameter id_13 = 32'd72,
    parameter id_16 = 32'd73,
    parameter id_2  = 32'd57,
    parameter id_3  = 32'd62
) (
    input wire id_0,
    input supply1 id_1,
    input wor _id_2,
    output wire _id_3,
    input supply1 id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor _id_11,
    output supply1 id_12,
    input tri1 _id_13,
    input tri1 id_14,
    output uwire id_15,
    output tri1 _id_16
);
  wire id_18;
  logic [1 : -1] id_19;
  ;
  logic [-1  **  ~  1  &  1  ^  |  id_16 : id_2  * ""] id_20;
  wire id_21;
  logic [id_3 : id_13] id_22;
  id_23 :
  assert property (@(posedge -1) 1)
  else;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_4,
      id_15,
      id_14,
      id_15,
      id_10,
      id_12,
      id_15,
      id_12,
      id_4,
      id_8,
      id_14,
      id_8,
      id_12,
      id_8,
      id_8,
      id_8,
      id_15,
      id_6,
      id_10,
      id_0,
      id_14,
      id_7,
      id_0,
      id_7,
      id_10,
      id_1,
      id_14,
      id_14,
      id_7,
      id_14,
      id_5,
      id_6,
      id_15,
      id_15,
      id_15
  );
  logic [1 : id_11] id_24;
  ;
endmodule
