# FPGA_Study
SP 2018 - Josh's Independent Study on FPGA

### A Fast Catalog to All the Project in this Repository

#### By Schematic:
  * [Data Selector](https://github.com/QingmuDeng/FPGA_Study/tree/master/Drawing_With_ISE/data_selector)
  
#### By Verilog Code:
  * [Data Selector](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/data_selector)
  * [8-bit Counter](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/four-bit_counter)



*Last updated: 2/14/2018*
