<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8320</identifier><datestamp>2011-12-27T05:40:29Z</datestamp><dc:title>Evaluation of the impact of layout on device and analog circuit performance with lateral asymmetric channel MOSFETs</dc:title><dc:creator>KUMAR, DV</dc:creator><dc:creator>NARASIMHULU, K</dc:creator><dc:creator>REDDY, PS</dc:creator><dc:creator>SHOJAEI-BAGHINI, M</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>PATIL, MB</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>model</dc:subject><dc:subject>profile</dc:subject><dc:subject>design</dc:subject><dc:subject>analog circuit</dc:subject><dc:subject>channel engineering</dc:subject><dc:subject>lateral asymmetric channel (lac)</dc:subject><dc:subject>look-up table (lut)</dc:subject><dc:subject>mosfet</dc:subject><dc:subject>quasi-static</dc:subject><dc:description>Lateral asymmetric channel (LAC) or single halo devices have been reported to exhibit excellent short channel behavior in the sub-100-nm regime. In this paper, we have quantified the performance degradation in LAC devices due to fingered layouts. Our mixed-mode two-dimensional simulation results show that though the fingered layout of the device limits the performance of these MOSFETs, they still show superior performance over the conventional devices in the sub-100-nm channel length regime. We also present the simulation results of a two-stage operational amplifier with LAC and conventional devices using a 0.13-mu m technology with the help of look-up table simulations. Our results show that for the given design specifications, an OPAMP layout with conventional devices occupies 18% more chip area compared to the LAC device.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T02:51:25Z</dc:date><dc:date>2011-12-26T12:53:14Z</dc:date><dc:date>2011-12-27T05:40:29Z</dc:date><dc:date>2011-08-01T02:51:25Z</dc:date><dc:date>2011-12-26T12:53:14Z</dc:date><dc:date>2011-12-27T05:40:29Z</dc:date><dc:date>2005</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 52(7), 1603-1609</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2005.850941</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8320</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8320</dc:identifier><dc:language>en</dc:language></oai_dc:dc>