
CONTROL_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002156  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00002156  000021ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         0000228c  00000000  00000000  000021dc  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000104a  00000000  00000000  00004468  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000054b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  000055f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00005762  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000073ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00008296  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00009044  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000091a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00009431  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009bff  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e5       	ldi	r30, 0x56	; 86
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 1a 06 	call	0xc34	; 0xc34 <main>
      7a:	0c 94 a9 10 	jmp	0x2152	; 0x2152 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 8e 10 	jmp	0x211c	; 0x211c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__stack+0x2f>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__stack+0x45>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__stack+0x1d>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__stack+0x2f>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__stack+0x25>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__stack+0x2b>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__stack+0x45>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__stack+0x1b7>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__stack+0x41>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__stack+0x1b7>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__stack+0x57>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__stack+0x1b7>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__stack+0xc3>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__stack+0xb7>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__stack+0xdf>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__stack+0xf9>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__stack+0x7f>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__stack+0x13d>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__stack+0x131>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__stack+0x10f>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__stack+0x15b>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__stack+0x143>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__stack+0x19d>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__stack+0x19d>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__stack+0x19d>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__stack+0x1a7>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 8e 10 	jmp	0x211c	; 0x211c <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 82 10 	jmp	0x2104	; 0x2104 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 9e 10 	jmp	0x213c	; 0x213c <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__pack_f+0x178>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__pack_f+0x172>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__pack_f+0x17c>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__pack_f+0x114>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__pack_f+0x76>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__pack_f+0xca>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__pack_f+0x86>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__pack_f+0x7e>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__pack_f+0x9c>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__pack_f+0x94>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__pack_f+0xbe>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__pack_f+0xee>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__pack_f+0xf6>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__pack_f+0xf6>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__pack_f+0x10e>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__pack_f+0x162>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__pack_f+0x172>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__pack_f+0x144>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__pack_f+0x154>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__pack_f+0x14c>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__pack_f+0x162>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__pack_f+0x164>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__pack_f+0x17c>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <BUZZER_Init>:
/*
 * Description:
 * Initialize buzzer by specifying its pin as output pin.
 */
void BUZZER_Init( void )
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	61 e0       	ldi	r22, 0x01	; 1
     b42:	41 e0       	ldi	r20, 0x01	; 1
     b44:	0e 94 44 0b 	call	0x1688	; 0x1688 <GPIO_setupPinDirection>
}
     b48:	cf 91       	pop	r28
     b4a:	df 91       	pop	r29
     b4c:	08 95       	ret

00000b4e <BUZZER_On>:
/*
 * Description:
 * Turn on buzzer.
 */
void BUZZER_On( void )
{
     b4e:	df 93       	push	r29
     b50:	cf 93       	push	r28
     b52:	cd b7       	in	r28, 0x3d	; 61
     b54:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	61 e0       	ldi	r22, 0x01	; 1
     b5a:	41 e0       	ldi	r20, 0x01	; 1
     b5c:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
}
     b60:	cf 91       	pop	r28
     b62:	df 91       	pop	r29
     b64:	08 95       	ret

00000b66 <BUZZER_Off>:
/*
 * Description:
 * Turn off buzzer.
 */
void BUZZER_Off( void )
{
     b66:	df 93       	push	r29
     b68:	cf 93       	push	r28
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	61 e0       	ldi	r22, 0x01	; 1
     b72:	40 e0       	ldi	r20, 0x00	; 0
     b74:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
}
     b78:	cf 91       	pop	r28
     b7a:	df 91       	pop	r29
     b7c:	08 95       	ret

00000b7e <DcMotor_Init>:
 * The Function responsible for setup the direction for the two
 * motor pins through the GPIO driver.
 * Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void)
{
     b7e:	df 93       	push	r29
     b80:	cf 93       	push	r28
     b82:	cd b7       	in	r28, 0x3d	; 61
     b84:	de b7       	in	r29, 0x3e	; 62
	/* Setup motor control pins as output */
	GPIO_setupPinDirection(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN1_ID, PIN_OUTPUT);
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	62 e0       	ldi	r22, 0x02	; 2
     b8a:	41 e0       	ldi	r20, 0x01	; 1
     b8c:	0e 94 44 0b 	call	0x1688	; 0x1688 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN2_ID, PIN_OUTPUT);
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	63 e0       	ldi	r22, 0x03	; 3
     b94:	41 e0       	ldi	r20, 0x01	; 1
     b96:	0e 94 44 0b 	call	0x1688	; 0x1688 <GPIO_setupPinDirection>
	/* Initially stop motor */
	GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN1_ID, LOGIC_LOW);
     b9a:	81 e0       	ldi	r24, 0x01	; 1
     b9c:	62 e0       	ldi	r22, 0x02	; 2
     b9e:	40 e0       	ldi	r20, 0x00	; 0
     ba0:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
	GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN2_ID, LOGIC_LOW);
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	63 e0       	ldi	r22, 0x03	; 3
     ba8:	40 e0       	ldi	r20, 0x00	; 0
     baa:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
}
     bae:	cf 91       	pop	r28
     bb0:	df 91       	pop	r29
     bb2:	08 95       	ret

00000bb4 <DcMotor_Rotate>:
/*
 * The function responsible for rotate the DC Motor CW/ or A-CW or
 * stop the motor based on the state input state value.
 */
void DcMotor_Rotate(DcMotor_State state)
{
     bb4:	df 93       	push	r29
     bb6:	cf 93       	push	r28
     bb8:	00 d0       	rcall	.+0      	; 0xbba <DcMotor_Rotate+0x6>
     bba:	0f 92       	push	r0
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	89 83       	std	Y+1, r24	; 0x01
	switch(state)
     bc2:	89 81       	ldd	r24, Y+1	; 0x01
     bc4:	28 2f       	mov	r18, r24
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	3b 83       	std	Y+3, r19	; 0x03
     bca:	2a 83       	std	Y+2, r18	; 0x02
     bcc:	8a 81       	ldd	r24, Y+2	; 0x02
     bce:	9b 81       	ldd	r25, Y+3	; 0x03
     bd0:	81 30       	cpi	r24, 0x01	; 1
     bd2:	91 05       	cpc	r25, r1
     bd4:	a1 f0       	breq	.+40     	; 0xbfe <DcMotor_Rotate+0x4a>
     bd6:	2a 81       	ldd	r18, Y+2	; 0x02
     bd8:	3b 81       	ldd	r19, Y+3	; 0x03
     bda:	22 30       	cpi	r18, 0x02	; 2
     bdc:	31 05       	cpc	r19, r1
     bde:	d1 f0       	breq	.+52     	; 0xc14 <DcMotor_Rotate+0x60>
     be0:	8a 81       	ldd	r24, Y+2	; 0x02
     be2:	9b 81       	ldd	r25, Y+3	; 0x03
     be4:	00 97       	sbiw	r24, 0x00	; 0
     be6:	01 f5       	brne	.+64     	; 0xc28 <DcMotor_Rotate+0x74>
	{
	case CW:
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN1_ID, LOGIC_LOW);
     be8:	81 e0       	ldi	r24, 0x01	; 1
     bea:	62 e0       	ldi	r22, 0x02	; 2
     bec:	40 e0       	ldi	r20, 0x00	; 0
     bee:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN2_ID, LOGIC_HIGH);
     bf2:	81 e0       	ldi	r24, 0x01	; 1
     bf4:	63 e0       	ldi	r22, 0x03	; 3
     bf6:	41 e0       	ldi	r20, 0x01	; 1
     bf8:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
     bfc:	15 c0       	rjmp	.+42     	; 0xc28 <DcMotor_Rotate+0x74>
		break;
	case A_CW:
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN1_ID, LOGIC_HIGH);
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	62 e0       	ldi	r22, 0x02	; 2
     c02:	41 e0       	ldi	r20, 0x01	; 1
     c04:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN2_ID, LOGIC_LOW);
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	63 e0       	ldi	r22, 0x03	; 3
     c0c:	40 e0       	ldi	r20, 0x00	; 0
     c0e:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
     c12:	0a c0       	rjmp	.+20     	; 0xc28 <DcMotor_Rotate+0x74>
		break;
	case STOP:
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN1_ID, LOGIC_LOW);
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	62 e0       	ldi	r22, 0x02	; 2
     c18:	40 e0       	ldi	r20, 0x00	; 0
     c1a:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
		GPIO_writePin(DCMOTOR_M1_PORT_ID, DCMOTOR_M1_PIN2_ID, LOGIC_LOW);
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	63 e0       	ldi	r22, 0x03	; 3
     c22:	40 e0       	ldi	r20, 0x00	; 0
     c24:	0e 94 2f 0c 	call	0x185e	; 0x185e <GPIO_writePin>
		break;
	}
}
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	cf 91       	pop	r28
     c30:	df 91       	pop	r29
     c32:	08 95       	ret

00000c34 <main>:
void openDoor( void );
void closeDoor( void );
void stopDoor( void );

int main ( void )
{
     c34:	df 93       	push	r29
     c36:	cf 93       	push	r28
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
     c3c:	a7 97       	sbiw	r28, 0x27	; 39
     c3e:	0f b6       	in	r0, 0x3f	; 63
     c40:	f8 94       	cli
     c42:	de bf       	out	0x3e, r29	; 62
     c44:	0f be       	out	0x3f, r0	; 63
     c46:	cd bf       	out	0x3d, r28	; 61
	/* Delay to let UART in the other MCU to be initialized */
	EEPROM_init();
     c48:	0e 94 6c 0a 	call	0x14d8	; 0x14d8 <EEPROM_init>
     c4c:	80 e0       	ldi	r24, 0x00	; 0
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	a0 e8       	ldi	r26, 0x80	; 128
     c52:	bf e3       	ldi	r27, 0x3F	; 63
     c54:	89 8f       	std	Y+25, r24	; 0x19
     c56:	9a 8f       	std	Y+26, r25	; 0x1a
     c58:	ab 8f       	std	Y+27, r26	; 0x1b
     c5a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c5c:	69 8d       	ldd	r22, Y+25	; 0x19
     c5e:	7a 8d       	ldd	r23, Y+26	; 0x1a
     c60:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c62:	9c 8d       	ldd	r25, Y+28	; 0x1c
     c64:	20 e0       	ldi	r18, 0x00	; 0
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	4a ef       	ldi	r20, 0xFA	; 250
     c6a:	54 e4       	ldi	r21, 0x44	; 68
     c6c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     c70:	dc 01       	movw	r26, r24
     c72:	cb 01       	movw	r24, r22
     c74:	8d 8b       	std	Y+21, r24	; 0x15
     c76:	9e 8b       	std	Y+22, r25	; 0x16
     c78:	af 8b       	std	Y+23, r26	; 0x17
     c7a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     c7c:	6d 89       	ldd	r22, Y+21	; 0x15
     c7e:	7e 89       	ldd	r23, Y+22	; 0x16
     c80:	8f 89       	ldd	r24, Y+23	; 0x17
     c82:	98 8d       	ldd	r25, Y+24	; 0x18
     c84:	20 e0       	ldi	r18, 0x00	; 0
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	40 e8       	ldi	r20, 0x80	; 128
     c8a:	5f e3       	ldi	r21, 0x3F	; 63
     c8c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     c90:	88 23       	and	r24, r24
     c92:	2c f4       	brge	.+10     	; 0xc9e <main+0x6a>
		__ticks = 1;
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	9c 8b       	std	Y+20, r25	; 0x14
     c9a:	8b 8b       	std	Y+19, r24	; 0x13
     c9c:	3f c0       	rjmp	.+126    	; 0xd1c <main+0xe8>
	else if (__tmp > 65535)
     c9e:	6d 89       	ldd	r22, Y+21	; 0x15
     ca0:	7e 89       	ldd	r23, Y+22	; 0x16
     ca2:	8f 89       	ldd	r24, Y+23	; 0x17
     ca4:	98 8d       	ldd	r25, Y+24	; 0x18
     ca6:	20 e0       	ldi	r18, 0x00	; 0
     ca8:	3f ef       	ldi	r19, 0xFF	; 255
     caa:	4f e7       	ldi	r20, 0x7F	; 127
     cac:	57 e4       	ldi	r21, 0x47	; 71
     cae:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     cb2:	18 16       	cp	r1, r24
     cb4:	4c f5       	brge	.+82     	; 0xd08 <main+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cb6:	69 8d       	ldd	r22, Y+25	; 0x19
     cb8:	7a 8d       	ldd	r23, Y+26	; 0x1a
     cba:	8b 8d       	ldd	r24, Y+27	; 0x1b
     cbc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     cbe:	20 e0       	ldi	r18, 0x00	; 0
     cc0:	30 e0       	ldi	r19, 0x00	; 0
     cc2:	40 e2       	ldi	r20, 0x20	; 32
     cc4:	51 e4       	ldi	r21, 0x41	; 65
     cc6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     cca:	dc 01       	movw	r26, r24
     ccc:	cb 01       	movw	r24, r22
     cce:	bc 01       	movw	r22, r24
     cd0:	cd 01       	movw	r24, r26
     cd2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     cd6:	dc 01       	movw	r26, r24
     cd8:	cb 01       	movw	r24, r22
     cda:	9c 8b       	std	Y+20, r25	; 0x14
     cdc:	8b 8b       	std	Y+19, r24	; 0x13
     cde:	0f c0       	rjmp	.+30     	; 0xcfe <main+0xca>
     ce0:	88 ec       	ldi	r24, 0xC8	; 200
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	9a 8b       	std	Y+18, r25	; 0x12
     ce6:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ce8:	89 89       	ldd	r24, Y+17	; 0x11
     cea:	9a 89       	ldd	r25, Y+18	; 0x12
     cec:	01 97       	sbiw	r24, 0x01	; 1
     cee:	f1 f7       	brne	.-4      	; 0xcec <main+0xb8>
     cf0:	9a 8b       	std	Y+18, r25	; 0x12
     cf2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cf4:	8b 89       	ldd	r24, Y+19	; 0x13
     cf6:	9c 89       	ldd	r25, Y+20	; 0x14
     cf8:	01 97       	sbiw	r24, 0x01	; 1
     cfa:	9c 8b       	std	Y+20, r25	; 0x14
     cfc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     cfe:	8b 89       	ldd	r24, Y+19	; 0x13
     d00:	9c 89       	ldd	r25, Y+20	; 0x14
     d02:	00 97       	sbiw	r24, 0x00	; 0
     d04:	69 f7       	brne	.-38     	; 0xce0 <main+0xac>
     d06:	14 c0       	rjmp	.+40     	; 0xd30 <main+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d08:	6d 89       	ldd	r22, Y+21	; 0x15
     d0a:	7e 89       	ldd	r23, Y+22	; 0x16
     d0c:	8f 89       	ldd	r24, Y+23	; 0x17
     d0e:	98 8d       	ldd	r25, Y+24	; 0x18
     d10:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     d14:	dc 01       	movw	r26, r24
     d16:	cb 01       	movw	r24, r22
     d18:	9c 8b       	std	Y+20, r25	; 0x14
     d1a:	8b 8b       	std	Y+19, r24	; 0x13
     d1c:	8b 89       	ldd	r24, Y+19	; 0x13
     d1e:	9c 89       	ldd	r25, Y+20	; 0x14
     d20:	98 8b       	std	Y+16, r25	; 0x10
     d22:	8f 87       	std	Y+15, r24	; 0x0f
     d24:	8f 85       	ldd	r24, Y+15	; 0x0f
     d26:	98 89       	ldd	r25, Y+16	; 0x10
     d28:	01 97       	sbiw	r24, 0x01	; 1
     d2a:	f1 f7       	brne	.-4      	; 0xd28 <main+0xf4>
     d2c:	98 8b       	std	Y+16, r25	; 0x10
     d2e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	UART_ConfigType config = {9600,BITS_8,NO_PARITY,ONE_STOP_BIT};
     d30:	ce 01       	movw	r24, r28
     d32:	4e 96       	adiw	r24, 0x1e	; 30
     d34:	9c a3       	std	Y+36, r25	; 0x24
     d36:	8b a3       	std	Y+35, r24	; 0x23
     d38:	e8 e6       	ldi	r30, 0x68	; 104
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	fe a3       	std	Y+38, r31	; 0x26
     d3e:	ed a3       	std	Y+37, r30	; 0x25
     d40:	f5 e0       	ldi	r31, 0x05	; 5
     d42:	ff a3       	std	Y+39, r31	; 0x27
     d44:	ed a1       	ldd	r30, Y+37	; 0x25
     d46:	fe a1       	ldd	r31, Y+38	; 0x26
     d48:	00 80       	ld	r0, Z
     d4a:	8d a1       	ldd	r24, Y+37	; 0x25
     d4c:	9e a1       	ldd	r25, Y+38	; 0x26
     d4e:	01 96       	adiw	r24, 0x01	; 1
     d50:	9e a3       	std	Y+38, r25	; 0x26
     d52:	8d a3       	std	Y+37, r24	; 0x25
     d54:	eb a1       	ldd	r30, Y+35	; 0x23
     d56:	fc a1       	ldd	r31, Y+36	; 0x24
     d58:	00 82       	st	Z, r0
     d5a:	8b a1       	ldd	r24, Y+35	; 0x23
     d5c:	9c a1       	ldd	r25, Y+36	; 0x24
     d5e:	01 96       	adiw	r24, 0x01	; 1
     d60:	9c a3       	std	Y+36, r25	; 0x24
     d62:	8b a3       	std	Y+35, r24	; 0x23
     d64:	9f a1       	ldd	r25, Y+39	; 0x27
     d66:	91 50       	subi	r25, 0x01	; 1
     d68:	9f a3       	std	Y+39, r25	; 0x27
     d6a:	ef a1       	ldd	r30, Y+39	; 0x27
     d6c:	ee 23       	and	r30, r30
     d6e:	51 f7       	brne	.-44     	; 0xd44 <main+0x110>
	UART_init(&config);
     d70:	ce 01       	movw	r24, r28
     d72:	4e 96       	adiw	r24, 0x1e	; 30
     d74:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <UART_init>
	DcMotor_Init();
     d78:	0e 94 bf 05 	call	0xb7e	; 0xb7e <DcMotor_Init>

	BUZZER_Init();
     d7c:	0e 94 9b 05 	call	0xb36	; 0xb36 <BUZZER_Init>
	BUZZER_On();
     d80:	0e 94 a7 05 	call	0xb4e	; 0xb4e <BUZZER_On>
     d84:	80 e0       	ldi	r24, 0x00	; 0
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	aa e7       	ldi	r26, 0x7A	; 122
     d8a:	b4 e4       	ldi	r27, 0x44	; 68
     d8c:	8b 87       	std	Y+11, r24	; 0x0b
     d8e:	9c 87       	std	Y+12, r25	; 0x0c
     d90:	ad 87       	std	Y+13, r26	; 0x0d
     d92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d94:	6b 85       	ldd	r22, Y+11	; 0x0b
     d96:	7c 85       	ldd	r23, Y+12	; 0x0c
     d98:	8d 85       	ldd	r24, Y+13	; 0x0d
     d9a:	9e 85       	ldd	r25, Y+14	; 0x0e
     d9c:	20 e0       	ldi	r18, 0x00	; 0
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	4a ef       	ldi	r20, 0xFA	; 250
     da2:	54 e4       	ldi	r21, 0x44	; 68
     da4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     da8:	dc 01       	movw	r26, r24
     daa:	cb 01       	movw	r24, r22
     dac:	8f 83       	std	Y+7, r24	; 0x07
     dae:	98 87       	std	Y+8, r25	; 0x08
     db0:	a9 87       	std	Y+9, r26	; 0x09
     db2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     db4:	6f 81       	ldd	r22, Y+7	; 0x07
     db6:	78 85       	ldd	r23, Y+8	; 0x08
     db8:	89 85       	ldd	r24, Y+9	; 0x09
     dba:	9a 85       	ldd	r25, Y+10	; 0x0a
     dbc:	20 e0       	ldi	r18, 0x00	; 0
     dbe:	30 e0       	ldi	r19, 0x00	; 0
     dc0:	40 e8       	ldi	r20, 0x80	; 128
     dc2:	5f e3       	ldi	r21, 0x3F	; 63
     dc4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     dc8:	88 23       	and	r24, r24
     dca:	2c f4       	brge	.+10     	; 0xdd6 <main+0x1a2>
		__ticks = 1;
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	9e 83       	std	Y+6, r25	; 0x06
     dd2:	8d 83       	std	Y+5, r24	; 0x05
     dd4:	3f c0       	rjmp	.+126    	; 0xe54 <main+0x220>
	else if (__tmp > 65535)
     dd6:	6f 81       	ldd	r22, Y+7	; 0x07
     dd8:	78 85       	ldd	r23, Y+8	; 0x08
     dda:	89 85       	ldd	r24, Y+9	; 0x09
     ddc:	9a 85       	ldd	r25, Y+10	; 0x0a
     dde:	20 e0       	ldi	r18, 0x00	; 0
     de0:	3f ef       	ldi	r19, 0xFF	; 255
     de2:	4f e7       	ldi	r20, 0x7F	; 127
     de4:	57 e4       	ldi	r21, 0x47	; 71
     de6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     dea:	18 16       	cp	r1, r24
     dec:	4c f5       	brge	.+82     	; 0xe40 <main+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     dee:	6b 85       	ldd	r22, Y+11	; 0x0b
     df0:	7c 85       	ldd	r23, Y+12	; 0x0c
     df2:	8d 85       	ldd	r24, Y+13	; 0x0d
     df4:	9e 85       	ldd	r25, Y+14	; 0x0e
     df6:	20 e0       	ldi	r18, 0x00	; 0
     df8:	30 e0       	ldi	r19, 0x00	; 0
     dfa:	40 e2       	ldi	r20, 0x20	; 32
     dfc:	51 e4       	ldi	r21, 0x41	; 65
     dfe:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e02:	dc 01       	movw	r26, r24
     e04:	cb 01       	movw	r24, r22
     e06:	bc 01       	movw	r22, r24
     e08:	cd 01       	movw	r24, r26
     e0a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e0e:	dc 01       	movw	r26, r24
     e10:	cb 01       	movw	r24, r22
     e12:	9e 83       	std	Y+6, r25	; 0x06
     e14:	8d 83       	std	Y+5, r24	; 0x05
     e16:	0f c0       	rjmp	.+30     	; 0xe36 <main+0x202>
     e18:	88 ec       	ldi	r24, 0xC8	; 200
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	9c 83       	std	Y+4, r25	; 0x04
     e1e:	8b 83       	std	Y+3, r24	; 0x03
     e20:	8b 81       	ldd	r24, Y+3	; 0x03
     e22:	9c 81       	ldd	r25, Y+4	; 0x04
     e24:	01 97       	sbiw	r24, 0x01	; 1
     e26:	f1 f7       	brne	.-4      	; 0xe24 <main+0x1f0>
     e28:	9c 83       	std	Y+4, r25	; 0x04
     e2a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e2c:	8d 81       	ldd	r24, Y+5	; 0x05
     e2e:	9e 81       	ldd	r25, Y+6	; 0x06
     e30:	01 97       	sbiw	r24, 0x01	; 1
     e32:	9e 83       	std	Y+6, r25	; 0x06
     e34:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e36:	8d 81       	ldd	r24, Y+5	; 0x05
     e38:	9e 81       	ldd	r25, Y+6	; 0x06
     e3a:	00 97       	sbiw	r24, 0x00	; 0
     e3c:	69 f7       	brne	.-38     	; 0xe18 <main+0x1e4>
     e3e:	14 c0       	rjmp	.+40     	; 0xe68 <main+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e40:	6f 81       	ldd	r22, Y+7	; 0x07
     e42:	78 85       	ldd	r23, Y+8	; 0x08
     e44:	89 85       	ldd	r24, Y+9	; 0x09
     e46:	9a 85       	ldd	r25, Y+10	; 0x0a
     e48:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e4c:	dc 01       	movw	r26, r24
     e4e:	cb 01       	movw	r24, r22
     e50:	9e 83       	std	Y+6, r25	; 0x06
     e52:	8d 83       	std	Y+5, r24	; 0x05
     e54:	8d 81       	ldd	r24, Y+5	; 0x05
     e56:	9e 81       	ldd	r25, Y+6	; 0x06
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	89 81       	ldd	r24, Y+1	; 0x01
     e5e:	9a 81       	ldd	r25, Y+2	; 0x02
     e60:	01 97       	sbiw	r24, 0x01	; 1
     e62:	f1 f7       	brne	.-4      	; 0xe60 <main+0x22c>
     e64:	9a 83       	std	Y+2, r25	; 0x02
     e66:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);
	BUZZER_Off();
     e68:	0e 94 b3 05 	call	0xb66	; 0xb66 <BUZZER_Off>


	while(1)
	{
		UART_sendByte(CONTROL_MCU_READY);
     e6c:	80 e1       	ldi	r24, 0x10	; 16
     e6e:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
		uint8 command = UART_recieveByte();
     e72:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
     e76:	8d 8f       	std	Y+29, r24	; 0x1d
		performCommand( command );
     e78:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e7a:	0e 94 40 07 	call	0xe80	; 0xe80 <performCommand>
     e7e:	f6 cf       	rjmp	.-20     	; 0xe6c <main+0x238>

00000e80 <performCommand>:

	return 0;
}

void performCommand( uint8 command )
{
     e80:	df 93       	push	r29
     e82:	cf 93       	push	r28
     e84:	00 d0       	rcall	.+0      	; 0xe86 <performCommand+0x6>
     e86:	0f 92       	push	r0
     e88:	cd b7       	in	r28, 0x3d	; 61
     e8a:	de b7       	in	r29, 0x3e	; 62
     e8c:	89 83       	std	Y+1, r24	; 0x01
	switch(command)
     e8e:	89 81       	ldd	r24, Y+1	; 0x01
     e90:	28 2f       	mov	r18, r24
     e92:	30 e0       	ldi	r19, 0x00	; 0
     e94:	3b 83       	std	Y+3, r19	; 0x03
     e96:	2a 83       	std	Y+2, r18	; 0x02
     e98:	8a 81       	ldd	r24, Y+2	; 0x02
     e9a:	9b 81       	ldd	r25, Y+3	; 0x03
     e9c:	84 30       	cpi	r24, 0x04	; 4
     e9e:	91 05       	cpc	r25, r1
     ea0:	99 f1       	breq	.+102    	; 0xf08 <performCommand+0x88>
     ea2:	2a 81       	ldd	r18, Y+2	; 0x02
     ea4:	3b 81       	ldd	r19, Y+3	; 0x03
     ea6:	25 30       	cpi	r18, 0x05	; 5
     ea8:	31 05       	cpc	r19, r1
     eaa:	84 f4       	brge	.+32     	; 0xecc <performCommand+0x4c>
     eac:	8a 81       	ldd	r24, Y+2	; 0x02
     eae:	9b 81       	ldd	r25, Y+3	; 0x03
     eb0:	82 30       	cpi	r24, 0x02	; 2
     eb2:	91 05       	cpc	r25, r1
     eb4:	19 f1       	breq	.+70     	; 0xefc <performCommand+0x7c>
     eb6:	2a 81       	ldd	r18, Y+2	; 0x02
     eb8:	3b 81       	ldd	r19, Y+3	; 0x03
     eba:	23 30       	cpi	r18, 0x03	; 3
     ebc:	31 05       	cpc	r19, r1
     ebe:	0c f5       	brge	.+66     	; 0xf02 <performCommand+0x82>
     ec0:	8a 81       	ldd	r24, Y+2	; 0x02
     ec2:	9b 81       	ldd	r25, Y+3	; 0x03
     ec4:	81 30       	cpi	r24, 0x01	; 1
     ec6:	91 05       	cpc	r25, r1
     ec8:	b1 f0       	breq	.+44     	; 0xef6 <performCommand+0x76>
     eca:	2c c0       	rjmp	.+88     	; 0xf24 <performCommand+0xa4>
     ecc:	2a 81       	ldd	r18, Y+2	; 0x02
     ece:	3b 81       	ldd	r19, Y+3	; 0x03
     ed0:	26 30       	cpi	r18, 0x06	; 6
     ed2:	31 05       	cpc	r19, r1
     ed4:	f9 f0       	breq	.+62     	; 0xf14 <performCommand+0x94>
     ed6:	8a 81       	ldd	r24, Y+2	; 0x02
     ed8:	9b 81       	ldd	r25, Y+3	; 0x03
     eda:	86 30       	cpi	r24, 0x06	; 6
     edc:	91 05       	cpc	r25, r1
     ede:	bc f0       	brlt	.+46     	; 0xf0e <performCommand+0x8e>
     ee0:	2a 81       	ldd	r18, Y+2	; 0x02
     ee2:	3b 81       	ldd	r19, Y+3	; 0x03
     ee4:	27 30       	cpi	r18, 0x07	; 7
     ee6:	31 05       	cpc	r19, r1
     ee8:	c1 f0       	breq	.+48     	; 0xf1a <performCommand+0x9a>
     eea:	8a 81       	ldd	r24, Y+2	; 0x02
     eec:	9b 81       	ldd	r25, Y+3	; 0x03
     eee:	88 30       	cpi	r24, 0x08	; 8
     ef0:	91 05       	cpc	r25, r1
     ef2:	b1 f0       	breq	.+44     	; 0xf20 <performCommand+0xa0>
     ef4:	17 c0       	rjmp	.+46     	; 0xf24 <performCommand+0xa4>
	{
	case CONTROL_COMPARE_TWO_PASSWORDS:
		checkNewPassword();
     ef6:	0e 94 98 07 	call	0xf30	; 0xf30 <checkNewPassword>
     efa:	14 c0       	rjmp	.+40     	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_CHECK_PASSWORD_LENGTH:
		checkPasswordLength();
     efc:	0e 94 08 08 	call	0x1010	; 0x1010 <checkPasswordLength>
     f00:	11 c0       	rjmp	.+34     	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_CHECK_SAVED_PASSWORD_FLAG:
		checkSavedPassword();
     f02:	0e 94 3e 09 	call	0x127c	; 0x127c <checkSavedPassword>
     f06:	0e c0       	rjmp	.+28     	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_ERASE_SAVED_PASSWORD:
		eraseSavedPassword();
     f08:	0e 94 56 09 	call	0x12ac	; 0x12ac <eraseSavedPassword>
     f0c:	0b c0       	rjmp	.+22     	; 0xf24 <performCommand+0xa4>
		break;
	case CHECK_PASSWORD_WITH_SAVED_PASSWORD:
		checkPassword();
     f0e:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <checkPassword>
     f12:	08 c0       	rjmp	.+16     	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_MOTOR_ROTATE_CW:
		openDoor();
     f14:	0e 94 4e 0a 	call	0x149c	; 0x149c <openDoor>
     f18:	05 c0       	rjmp	.+10     	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_MOTOR_STOP:
		stopDoor();
     f1a:	0e 94 62 0a 	call	0x14c4	; 0x14c4 <stopDoor>
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <performCommand+0xa4>
		break;
	case CONTROL_MOTOR_ROTATE_CCW:
		closeDoor();
     f20:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <closeDoor>
		break;
	default:
		break;
	}
}
     f24:	0f 90       	pop	r0
     f26:	0f 90       	pop	r0
     f28:	0f 90       	pop	r0
     f2a:	cf 91       	pop	r28
     f2c:	df 91       	pop	r29
     f2e:	08 95       	ret

00000f30 <checkNewPassword>:

void checkNewPassword( void )
{
     f30:	0f 93       	push	r16
     f32:	1f 93       	push	r17
     f34:	df 93       	push	r29
     f36:	cf 93       	push	r28
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	2e 97       	sbiw	r28, 0x0e	; 14
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	f8 94       	cli
     f42:	de bf       	out	0x3e, r29	; 62
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	cd bf       	out	0x3d, r28	; 61
	uint8 password[PASSWORD_LENGTH];
	uint8 reEnteredPassword[PASSWORD_LENGTH];

	UART_sendByte(CONTROL_MCU_READY);
     f48:	80 e1       	ldi	r24, 0x10	; 16
     f4a:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>

	/* Receiving password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     f4e:	1b 82       	std	Y+3, r1	; 0x03
     f50:	0f c0       	rjmp	.+30     	; 0xf70 <checkNewPassword+0x40>
	{
		password[i] = UART_recieveByte();
     f52:	8b 81       	ldd	r24, Y+3	; 0x03
     f54:	08 2f       	mov	r16, r24
     f56:	10 e0       	ldi	r17, 0x00	; 0
     f58:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
     f5c:	28 2f       	mov	r18, r24
     f5e:	ce 01       	movw	r24, r28
     f60:	05 96       	adiw	r24, 0x05	; 5
     f62:	fc 01       	movw	r30, r24
     f64:	e0 0f       	add	r30, r16
     f66:	f1 1f       	adc	r31, r17
     f68:	20 83       	st	Z, r18
	uint8 reEnteredPassword[PASSWORD_LENGTH];

	UART_sendByte(CONTROL_MCU_READY);

	/* Receiving password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     f6a:	8b 81       	ldd	r24, Y+3	; 0x03
     f6c:	8f 5f       	subi	r24, 0xFF	; 255
     f6e:	8b 83       	std	Y+3, r24	; 0x03
     f70:	8b 81       	ldd	r24, Y+3	; 0x03
     f72:	85 30       	cpi	r24, 0x05	; 5
     f74:	70 f3       	brcs	.-36     	; 0xf52 <checkNewPassword+0x22>
	{
		password[i] = UART_recieveByte();
	}
	/* Receiving reentered password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     f76:	1a 82       	std	Y+2, r1	; 0x02
     f78:	0f c0       	rjmp	.+30     	; 0xf98 <checkNewPassword+0x68>
	{
		reEnteredPassword[i] = UART_recieveByte();
     f7a:	8a 81       	ldd	r24, Y+2	; 0x02
     f7c:	08 2f       	mov	r16, r24
     f7e:	10 e0       	ldi	r17, 0x00	; 0
     f80:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
     f84:	28 2f       	mov	r18, r24
     f86:	ce 01       	movw	r24, r28
     f88:	0a 96       	adiw	r24, 0x0a	; 10
     f8a:	fc 01       	movw	r30, r24
     f8c:	e0 0f       	add	r30, r16
     f8e:	f1 1f       	adc	r31, r17
     f90:	20 83       	st	Z, r18
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
	{
		password[i] = UART_recieveByte();
	}
	/* Receiving reentered password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     f92:	8a 81       	ldd	r24, Y+2	; 0x02
     f94:	8f 5f       	subi	r24, 0xFF	; 255
     f96:	8a 83       	std	Y+2, r24	; 0x02
     f98:	8a 81       	ldd	r24, Y+2	; 0x02
     f9a:	85 30       	cpi	r24, 0x05	; 5
     f9c:	70 f3       	brcs	.-36     	; 0xf7a <checkNewPassword+0x4a>
	{
		reEnteredPassword[i] = UART_recieveByte();
	}

	boolean result = COMPARE_RESULT_TRUE;
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	8c 83       	std	Y+4, r24	; 0x04
	/* Comparing passwords*/
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     fa2:	19 82       	std	Y+1, r1	; 0x01
     fa4:	19 c0       	rjmp	.+50     	; 0xfd8 <checkNewPassword+0xa8>
	{
		if(password[i] != reEnteredPassword[i])
     fa6:	89 81       	ldd	r24, Y+1	; 0x01
     fa8:	28 2f       	mov	r18, r24
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	ce 01       	movw	r24, r28
     fae:	05 96       	adiw	r24, 0x05	; 5
     fb0:	fc 01       	movw	r30, r24
     fb2:	e2 0f       	add	r30, r18
     fb4:	f3 1f       	adc	r31, r19
     fb6:	40 81       	ld	r20, Z
     fb8:	89 81       	ldd	r24, Y+1	; 0x01
     fba:	28 2f       	mov	r18, r24
     fbc:	30 e0       	ldi	r19, 0x00	; 0
     fbe:	ce 01       	movw	r24, r28
     fc0:	0a 96       	adiw	r24, 0x0a	; 10
     fc2:	fc 01       	movw	r30, r24
     fc4:	e2 0f       	add	r30, r18
     fc6:	f3 1f       	adc	r31, r19
     fc8:	80 81       	ld	r24, Z
     fca:	48 17       	cp	r20, r24
     fcc:	11 f0       	breq	.+4      	; 0xfd2 <checkNewPassword+0xa2>
		{
			result = COMPARE_RESULT_FALSE;
     fce:	1c 82       	std	Y+4, r1	; 0x04
     fd0:	06 c0       	rjmp	.+12     	; 0xfde <checkNewPassword+0xae>
		reEnteredPassword[i] = UART_recieveByte();
	}

	boolean result = COMPARE_RESULT_TRUE;
	/* Comparing passwords*/
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
     fd2:	89 81       	ldd	r24, Y+1	; 0x01
     fd4:	8f 5f       	subi	r24, 0xFF	; 255
     fd6:	89 83       	std	Y+1, r24	; 0x01
     fd8:	89 81       	ldd	r24, Y+1	; 0x01
     fda:	85 30       	cpi	r24, 0x05	; 5
     fdc:	20 f3       	brcs	.-56     	; 0xfa6 <checkNewPassword+0x76>
			result = COMPARE_RESULT_FALSE;
			break;
		}
	}
	/* If result and re-enterred passwords are identical, save password to EEPROM. */
	if(result == COMPARE_RESULT_TRUE)
     fde:	8c 81       	ldd	r24, Y+4	; 0x04
     fe0:	81 30       	cpi	r24, 0x01	; 1
     fe2:	21 f4       	brne	.+8      	; 0xfec <checkNewPassword+0xbc>
	{
		savePassword( password );
     fe4:	ce 01       	movw	r24, r28
     fe6:	05 96       	adiw	r24, 0x05	; 5
     fe8:	0e 94 25 08 	call	0x104a	; 0x104a <savePassword>
	}
	while(UART_recieveByte() != HMI_MCU_READY);
     fec:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
     ff0:	8f 3f       	cpi	r24, 0xFF	; 255
     ff2:	e1 f7       	brne	.-8      	; 0xfec <checkNewPassword+0xbc>
	UART_sendByte(result);
     ff4:	8c 81       	ldd	r24, Y+4	; 0x04
     ff6:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
}
     ffa:	2e 96       	adiw	r28, 0x0e	; 14
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	f8 94       	cli
    1000:	de bf       	out	0x3e, r29	; 62
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	cd bf       	out	0x3d, r28	; 61
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	1f 91       	pop	r17
    100c:	0f 91       	pop	r16
    100e:	08 95       	ret

00001010 <checkPasswordLength>:

void checkPasswordLength( void )
{
    1010:	df 93       	push	r29
    1012:	cf 93       	push	r28
    1014:	00 d0       	rcall	.+0      	; 0x1016 <checkPasswordLength+0x6>
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
	/* Get length of the entered password. */
	UART_sendByte(CONTROL_MCU_READY);
    101a:	80 e1       	ldi	r24, 0x10	; 16
    101c:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
	uint8 length = UART_recieveByte();
    1020:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    1024:	89 83       	std	Y+1, r24	; 0x01
	/* Send the result of comparison to HMI MCU to represent an error. */
	while(UART_recieveByte() != HMI_MCU_READY);
    1026:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    102a:	8f 3f       	cpi	r24, 0xFF	; 255
    102c:	e1 f7       	brne	.-8      	; 0x1026 <checkPasswordLength+0x16>
	UART_sendByte(length == PASSWORD_LENGTH);
    102e:	1a 82       	std	Y+2, r1	; 0x02
    1030:	89 81       	ldd	r24, Y+1	; 0x01
    1032:	85 30       	cpi	r24, 0x05	; 5
    1034:	11 f4       	brne	.+4      	; 0x103a <checkPasswordLength+0x2a>
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	8a 83       	std	Y+2, r24	; 0x02
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
}
    1040:	0f 90       	pop	r0
    1042:	0f 90       	pop	r0
    1044:	cf 91       	pop	r28
    1046:	df 91       	pop	r29
    1048:	08 95       	ret

0000104a <savePassword>:

void savePassword( uint8* const password )
{
    104a:	df 93       	push	r29
    104c:	cf 93       	push	r28
    104e:	cd b7       	in	r28, 0x3d	; 61
    1050:	de b7       	in	r29, 0x3e	; 62
    1052:	6f 97       	sbiw	r28, 0x1f	; 31
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	f8 94       	cli
    1058:	de bf       	out	0x3e, r29	; 62
    105a:	0f be       	out	0x3f, r0	; 63
    105c:	cd bf       	out	0x3d, r28	; 61
    105e:	9f 8f       	std	Y+31, r25	; 0x1f
    1060:	8e 8f       	std	Y+30, r24	; 0x1e
	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1062:	1d 8e       	std	Y+29, r1	; 0x1d
    1064:	87 c0       	rjmp	.+270    	; 0x1174 <savePassword+0x12a>
	{
		EEPROM_writeByte(PASSWORD_START_ADDRESS + i, password[i]);
    1066:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1068:	88 2f       	mov	r24, r24
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	01 96       	adiw	r24, 0x01	; 1
    106e:	ac 01       	movw	r20, r24
    1070:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1072:	28 2f       	mov	r18, r24
    1074:	30 e0       	ldi	r19, 0x00	; 0
    1076:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1078:	9f 8d       	ldd	r25, Y+31	; 0x1f
    107a:	fc 01       	movw	r30, r24
    107c:	e2 0f       	add	r30, r18
    107e:	f3 1f       	adc	r31, r19
    1080:	20 81       	ld	r18, Z
    1082:	ca 01       	movw	r24, r20
    1084:	62 2f       	mov	r22, r18
    1086:	0e 94 a3 0a 	call	0x1546	; 0x1546 <EEPROM_writeByte>
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	a0 e2       	ldi	r26, 0x20	; 32
    1090:	b1 e4       	ldi	r27, 0x41	; 65
    1092:	89 8f       	std	Y+25, r24	; 0x19
    1094:	9a 8f       	std	Y+26, r25	; 0x1a
    1096:	ab 8f       	std	Y+27, r26	; 0x1b
    1098:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    109a:	69 8d       	ldd	r22, Y+25	; 0x19
    109c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    109e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10a0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	4a ef       	ldi	r20, 0xFA	; 250
    10a8:	54 e4       	ldi	r21, 0x44	; 68
    10aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    10ae:	dc 01       	movw	r26, r24
    10b0:	cb 01       	movw	r24, r22
    10b2:	8d 8b       	std	Y+21, r24	; 0x15
    10b4:	9e 8b       	std	Y+22, r25	; 0x16
    10b6:	af 8b       	std	Y+23, r26	; 0x17
    10b8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    10ba:	6d 89       	ldd	r22, Y+21	; 0x15
    10bc:	7e 89       	ldd	r23, Y+22	; 0x16
    10be:	8f 89       	ldd	r24, Y+23	; 0x17
    10c0:	98 8d       	ldd	r25, Y+24	; 0x18
    10c2:	20 e0       	ldi	r18, 0x00	; 0
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	40 e8       	ldi	r20, 0x80	; 128
    10c8:	5f e3       	ldi	r21, 0x3F	; 63
    10ca:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    10ce:	88 23       	and	r24, r24
    10d0:	2c f4       	brge	.+10     	; 0x10dc <savePassword+0x92>
		__ticks = 1;
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	9c 8b       	std	Y+20, r25	; 0x14
    10d8:	8b 8b       	std	Y+19, r24	; 0x13
    10da:	3f c0       	rjmp	.+126    	; 0x115a <savePassword+0x110>
	else if (__tmp > 65535)
    10dc:	6d 89       	ldd	r22, Y+21	; 0x15
    10de:	7e 89       	ldd	r23, Y+22	; 0x16
    10e0:	8f 89       	ldd	r24, Y+23	; 0x17
    10e2:	98 8d       	ldd	r25, Y+24	; 0x18
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	3f ef       	ldi	r19, 0xFF	; 255
    10e8:	4f e7       	ldi	r20, 0x7F	; 127
    10ea:	57 e4       	ldi	r21, 0x47	; 71
    10ec:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    10f0:	18 16       	cp	r1, r24
    10f2:	4c f5       	brge	.+82     	; 0x1146 <savePassword+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10f4:	69 8d       	ldd	r22, Y+25	; 0x19
    10f6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	40 e2       	ldi	r20, 0x20	; 32
    1102:	51 e4       	ldi	r21, 0x41	; 65
    1104:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1108:	dc 01       	movw	r26, r24
    110a:	cb 01       	movw	r24, r22
    110c:	bc 01       	movw	r22, r24
    110e:	cd 01       	movw	r24, r26
    1110:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1114:	dc 01       	movw	r26, r24
    1116:	cb 01       	movw	r24, r22
    1118:	9c 8b       	std	Y+20, r25	; 0x14
    111a:	8b 8b       	std	Y+19, r24	; 0x13
    111c:	0f c0       	rjmp	.+30     	; 0x113c <savePassword+0xf2>
    111e:	88 ec       	ldi	r24, 0xC8	; 200
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	9a 8b       	std	Y+18, r25	; 0x12
    1124:	89 8b       	std	Y+17, r24	; 0x11
    1126:	89 89       	ldd	r24, Y+17	; 0x11
    1128:	9a 89       	ldd	r25, Y+18	; 0x12
    112a:	01 97       	sbiw	r24, 0x01	; 1
    112c:	f1 f7       	brne	.-4      	; 0x112a <savePassword+0xe0>
    112e:	9a 8b       	std	Y+18, r25	; 0x12
    1130:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1132:	8b 89       	ldd	r24, Y+19	; 0x13
    1134:	9c 89       	ldd	r25, Y+20	; 0x14
    1136:	01 97       	sbiw	r24, 0x01	; 1
    1138:	9c 8b       	std	Y+20, r25	; 0x14
    113a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    113c:	8b 89       	ldd	r24, Y+19	; 0x13
    113e:	9c 89       	ldd	r25, Y+20	; 0x14
    1140:	00 97       	sbiw	r24, 0x00	; 0
    1142:	69 f7       	brne	.-38     	; 0x111e <savePassword+0xd4>
    1144:	14 c0       	rjmp	.+40     	; 0x116e <savePassword+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1146:	6d 89       	ldd	r22, Y+21	; 0x15
    1148:	7e 89       	ldd	r23, Y+22	; 0x16
    114a:	8f 89       	ldd	r24, Y+23	; 0x17
    114c:	98 8d       	ldd	r25, Y+24	; 0x18
    114e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	9c 8b       	std	Y+20, r25	; 0x14
    1158:	8b 8b       	std	Y+19, r24	; 0x13
    115a:	8b 89       	ldd	r24, Y+19	; 0x13
    115c:	9c 89       	ldd	r25, Y+20	; 0x14
    115e:	98 8b       	std	Y+16, r25	; 0x10
    1160:	8f 87       	std	Y+15, r24	; 0x0f
    1162:	8f 85       	ldd	r24, Y+15	; 0x0f
    1164:	98 89       	ldd	r25, Y+16	; 0x10
    1166:	01 97       	sbiw	r24, 0x01	; 1
    1168:	f1 f7       	brne	.-4      	; 0x1166 <savePassword+0x11c>
    116a:	98 8b       	std	Y+16, r25	; 0x10
    116c:	8f 87       	std	Y+15, r24	; 0x0f
	UART_sendByte(length == PASSWORD_LENGTH);
}

void savePassword( uint8* const password )
{
	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    116e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1170:	8f 5f       	subi	r24, 0xFF	; 255
    1172:	8d 8f       	std	Y+29, r24	; 0x1d
    1174:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1176:	85 30       	cpi	r24, 0x05	; 5
    1178:	08 f4       	brcc	.+2      	; 0x117c <savePassword+0x132>
    117a:	75 cf       	rjmp	.-278    	; 0x1066 <savePassword+0x1c>
	{
		EEPROM_writeByte(PASSWORD_START_ADDRESS + i, password[i]);
		_delay_ms(10);
	}
	EEPROM_writeByte(SAVED_PASSWORD_FLAG_ADDRESS, LOGIC_HIGH);
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	61 e0       	ldi	r22, 0x01	; 1
    1182:	0e 94 a3 0a 	call	0x1546	; 0x1546 <EEPROM_writeByte>
    1186:	80 e0       	ldi	r24, 0x00	; 0
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	a0 e2       	ldi	r26, 0x20	; 32
    118c:	b1 e4       	ldi	r27, 0x41	; 65
    118e:	8b 87       	std	Y+11, r24	; 0x0b
    1190:	9c 87       	std	Y+12, r25	; 0x0c
    1192:	ad 87       	std	Y+13, r26	; 0x0d
    1194:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1196:	6b 85       	ldd	r22, Y+11	; 0x0b
    1198:	7c 85       	ldd	r23, Y+12	; 0x0c
    119a:	8d 85       	ldd	r24, Y+13	; 0x0d
    119c:	9e 85       	ldd	r25, Y+14	; 0x0e
    119e:	20 e0       	ldi	r18, 0x00	; 0
    11a0:	30 e0       	ldi	r19, 0x00	; 0
    11a2:	4a ef       	ldi	r20, 0xFA	; 250
    11a4:	54 e4       	ldi	r21, 0x44	; 68
    11a6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11aa:	dc 01       	movw	r26, r24
    11ac:	cb 01       	movw	r24, r22
    11ae:	8f 83       	std	Y+7, r24	; 0x07
    11b0:	98 87       	std	Y+8, r25	; 0x08
    11b2:	a9 87       	std	Y+9, r26	; 0x09
    11b4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11b6:	6f 81       	ldd	r22, Y+7	; 0x07
    11b8:	78 85       	ldd	r23, Y+8	; 0x08
    11ba:	89 85       	ldd	r24, Y+9	; 0x09
    11bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    11be:	20 e0       	ldi	r18, 0x00	; 0
    11c0:	30 e0       	ldi	r19, 0x00	; 0
    11c2:	40 e8       	ldi	r20, 0x80	; 128
    11c4:	5f e3       	ldi	r21, 0x3F	; 63
    11c6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    11ca:	88 23       	and	r24, r24
    11cc:	2c f4       	brge	.+10     	; 0x11d8 <savePassword+0x18e>
		__ticks = 1;
    11ce:	81 e0       	ldi	r24, 0x01	; 1
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	9e 83       	std	Y+6, r25	; 0x06
    11d4:	8d 83       	std	Y+5, r24	; 0x05
    11d6:	3f c0       	rjmp	.+126    	; 0x1256 <savePassword+0x20c>
	else if (__tmp > 65535)
    11d8:	6f 81       	ldd	r22, Y+7	; 0x07
    11da:	78 85       	ldd	r23, Y+8	; 0x08
    11dc:	89 85       	ldd	r24, Y+9	; 0x09
    11de:	9a 85       	ldd	r25, Y+10	; 0x0a
    11e0:	20 e0       	ldi	r18, 0x00	; 0
    11e2:	3f ef       	ldi	r19, 0xFF	; 255
    11e4:	4f e7       	ldi	r20, 0x7F	; 127
    11e6:	57 e4       	ldi	r21, 0x47	; 71
    11e8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    11ec:	18 16       	cp	r1, r24
    11ee:	4c f5       	brge	.+82     	; 0x1242 <savePassword+0x1f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    11f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    11f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    11f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	40 e2       	ldi	r20, 0x20	; 32
    11fe:	51 e4       	ldi	r21, 0x41	; 65
    1200:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1204:	dc 01       	movw	r26, r24
    1206:	cb 01       	movw	r24, r22
    1208:	bc 01       	movw	r22, r24
    120a:	cd 01       	movw	r24, r26
    120c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1210:	dc 01       	movw	r26, r24
    1212:	cb 01       	movw	r24, r22
    1214:	9e 83       	std	Y+6, r25	; 0x06
    1216:	8d 83       	std	Y+5, r24	; 0x05
    1218:	0f c0       	rjmp	.+30     	; 0x1238 <savePassword+0x1ee>
    121a:	88 ec       	ldi	r24, 0xC8	; 200
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	9c 83       	std	Y+4, r25	; 0x04
    1220:	8b 83       	std	Y+3, r24	; 0x03
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	9c 81       	ldd	r25, Y+4	; 0x04
    1226:	01 97       	sbiw	r24, 0x01	; 1
    1228:	f1 f7       	brne	.-4      	; 0x1226 <savePassword+0x1dc>
    122a:	9c 83       	std	Y+4, r25	; 0x04
    122c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    122e:	8d 81       	ldd	r24, Y+5	; 0x05
    1230:	9e 81       	ldd	r25, Y+6	; 0x06
    1232:	01 97       	sbiw	r24, 0x01	; 1
    1234:	9e 83       	std	Y+6, r25	; 0x06
    1236:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1238:	8d 81       	ldd	r24, Y+5	; 0x05
    123a:	9e 81       	ldd	r25, Y+6	; 0x06
    123c:	00 97       	sbiw	r24, 0x00	; 0
    123e:	69 f7       	brne	.-38     	; 0x121a <savePassword+0x1d0>
    1240:	14 c0       	rjmp	.+40     	; 0x126a <savePassword+0x220>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1242:	6f 81       	ldd	r22, Y+7	; 0x07
    1244:	78 85       	ldd	r23, Y+8	; 0x08
    1246:	89 85       	ldd	r24, Y+9	; 0x09
    1248:	9a 85       	ldd	r25, Y+10	; 0x0a
    124a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    124e:	dc 01       	movw	r26, r24
    1250:	cb 01       	movw	r24, r22
    1252:	9e 83       	std	Y+6, r25	; 0x06
    1254:	8d 83       	std	Y+5, r24	; 0x05
    1256:	8d 81       	ldd	r24, Y+5	; 0x05
    1258:	9e 81       	ldd	r25, Y+6	; 0x06
    125a:	9a 83       	std	Y+2, r25	; 0x02
    125c:	89 83       	std	Y+1, r24	; 0x01
    125e:	89 81       	ldd	r24, Y+1	; 0x01
    1260:	9a 81       	ldd	r25, Y+2	; 0x02
    1262:	01 97       	sbiw	r24, 0x01	; 1
    1264:	f1 f7       	brne	.-4      	; 0x1262 <savePassword+0x218>
    1266:	9a 83       	std	Y+2, r25	; 0x02
    1268:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    126a:	6f 96       	adiw	r28, 0x1f	; 31
    126c:	0f b6       	in	r0, 0x3f	; 63
    126e:	f8 94       	cli
    1270:	de bf       	out	0x3e, r29	; 62
    1272:	0f be       	out	0x3f, r0	; 63
    1274:	cd bf       	out	0x3d, r28	; 61
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <checkSavedPassword>:

void checkSavedPassword( void )
{
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	0f 92       	push	r0
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
	uint8 flag;
	EEPROM_readByte(SAVED_PASSWORD_FLAG_ADDRESS, &flag);
    1286:	80 e0       	ldi	r24, 0x00	; 0
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	9e 01       	movw	r18, r28
    128c:	2f 5f       	subi	r18, 0xFF	; 255
    128e:	3f 4f       	sbci	r19, 0xFF	; 255
    1290:	b9 01       	movw	r22, r18
    1292:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <EEPROM_readByte>
	while(UART_recieveByte() != HMI_MCU_READY);
    1296:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    129a:	8f 3f       	cpi	r24, 0xFF	; 255
    129c:	e1 f7       	brne	.-8      	; 0x1296 <checkSavedPassword+0x1a>
	UART_sendByte(flag);
    129e:	89 81       	ldd	r24, Y+1	; 0x01
    12a0:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
}
    12a4:	0f 90       	pop	r0
    12a6:	cf 91       	pop	r28
    12a8:	df 91       	pop	r29
    12aa:	08 95       	ret

000012ac <eraseSavedPassword>:

void eraseSavedPassword( void )
{
    12ac:	df 93       	push	r29
    12ae:	cf 93       	push	r28
    12b0:	cd b7       	in	r28, 0x3d	; 61
    12b2:	de b7       	in	r29, 0x3e	; 62
    12b4:	2e 97       	sbiw	r28, 0x0e	; 14
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	f8 94       	cli
    12ba:	de bf       	out	0x3e, r29	; 62
    12bc:	0f be       	out	0x3f, r0	; 63
    12be:	cd bf       	out	0x3d, r28	; 61
	EEPROM_writeByte(SAVED_PASSWORD_FLAG_ADDRESS, LOGIC_LOW);
    12c0:	80 e0       	ldi	r24, 0x00	; 0
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	60 e0       	ldi	r22, 0x00	; 0
    12c6:	0e 94 a3 0a 	call	0x1546	; 0x1546 <EEPROM_writeByte>
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	a0 e2       	ldi	r26, 0x20	; 32
    12d0:	b1 e4       	ldi	r27, 0x41	; 65
    12d2:	8b 87       	std	Y+11, r24	; 0x0b
    12d4:	9c 87       	std	Y+12, r25	; 0x0c
    12d6:	ad 87       	std	Y+13, r26	; 0x0d
    12d8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12da:	6b 85       	ldd	r22, Y+11	; 0x0b
    12dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    12de:	8d 85       	ldd	r24, Y+13	; 0x0d
    12e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    12e2:	20 e0       	ldi	r18, 0x00	; 0
    12e4:	30 e0       	ldi	r19, 0x00	; 0
    12e6:	4a ef       	ldi	r20, 0xFA	; 250
    12e8:	54 e4       	ldi	r21, 0x44	; 68
    12ea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12ee:	dc 01       	movw	r26, r24
    12f0:	cb 01       	movw	r24, r22
    12f2:	8f 83       	std	Y+7, r24	; 0x07
    12f4:	98 87       	std	Y+8, r25	; 0x08
    12f6:	a9 87       	std	Y+9, r26	; 0x09
    12f8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12fa:	6f 81       	ldd	r22, Y+7	; 0x07
    12fc:	78 85       	ldd	r23, Y+8	; 0x08
    12fe:	89 85       	ldd	r24, Y+9	; 0x09
    1300:	9a 85       	ldd	r25, Y+10	; 0x0a
    1302:	20 e0       	ldi	r18, 0x00	; 0
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	40 e8       	ldi	r20, 0x80	; 128
    1308:	5f e3       	ldi	r21, 0x3F	; 63
    130a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    130e:	88 23       	and	r24, r24
    1310:	2c f4       	brge	.+10     	; 0x131c <eraseSavedPassword+0x70>
		__ticks = 1;
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	9e 83       	std	Y+6, r25	; 0x06
    1318:	8d 83       	std	Y+5, r24	; 0x05
    131a:	3f c0       	rjmp	.+126    	; 0x139a <eraseSavedPassword+0xee>
	else if (__tmp > 65535)
    131c:	6f 81       	ldd	r22, Y+7	; 0x07
    131e:	78 85       	ldd	r23, Y+8	; 0x08
    1320:	89 85       	ldd	r24, Y+9	; 0x09
    1322:	9a 85       	ldd	r25, Y+10	; 0x0a
    1324:	20 e0       	ldi	r18, 0x00	; 0
    1326:	3f ef       	ldi	r19, 0xFF	; 255
    1328:	4f e7       	ldi	r20, 0x7F	; 127
    132a:	57 e4       	ldi	r21, 0x47	; 71
    132c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1330:	18 16       	cp	r1, r24
    1332:	4c f5       	brge	.+82     	; 0x1386 <eraseSavedPassword+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1334:	6b 85       	ldd	r22, Y+11	; 0x0b
    1336:	7c 85       	ldd	r23, Y+12	; 0x0c
    1338:	8d 85       	ldd	r24, Y+13	; 0x0d
    133a:	9e 85       	ldd	r25, Y+14	; 0x0e
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	40 e2       	ldi	r20, 0x20	; 32
    1342:	51 e4       	ldi	r21, 0x41	; 65
    1344:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1348:	dc 01       	movw	r26, r24
    134a:	cb 01       	movw	r24, r22
    134c:	bc 01       	movw	r22, r24
    134e:	cd 01       	movw	r24, r26
    1350:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1354:	dc 01       	movw	r26, r24
    1356:	cb 01       	movw	r24, r22
    1358:	9e 83       	std	Y+6, r25	; 0x06
    135a:	8d 83       	std	Y+5, r24	; 0x05
    135c:	0f c0       	rjmp	.+30     	; 0x137c <eraseSavedPassword+0xd0>
    135e:	88 ec       	ldi	r24, 0xC8	; 200
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	9c 83       	std	Y+4, r25	; 0x04
    1364:	8b 83       	std	Y+3, r24	; 0x03
    1366:	8b 81       	ldd	r24, Y+3	; 0x03
    1368:	9c 81       	ldd	r25, Y+4	; 0x04
    136a:	01 97       	sbiw	r24, 0x01	; 1
    136c:	f1 f7       	brne	.-4      	; 0x136a <eraseSavedPassword+0xbe>
    136e:	9c 83       	std	Y+4, r25	; 0x04
    1370:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1372:	8d 81       	ldd	r24, Y+5	; 0x05
    1374:	9e 81       	ldd	r25, Y+6	; 0x06
    1376:	01 97       	sbiw	r24, 0x01	; 1
    1378:	9e 83       	std	Y+6, r25	; 0x06
    137a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    137c:	8d 81       	ldd	r24, Y+5	; 0x05
    137e:	9e 81       	ldd	r25, Y+6	; 0x06
    1380:	00 97       	sbiw	r24, 0x00	; 0
    1382:	69 f7       	brne	.-38     	; 0x135e <eraseSavedPassword+0xb2>
    1384:	14 c0       	rjmp	.+40     	; 0x13ae <eraseSavedPassword+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1386:	6f 81       	ldd	r22, Y+7	; 0x07
    1388:	78 85       	ldd	r23, Y+8	; 0x08
    138a:	89 85       	ldd	r24, Y+9	; 0x09
    138c:	9a 85       	ldd	r25, Y+10	; 0x0a
    138e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1392:	dc 01       	movw	r26, r24
    1394:	cb 01       	movw	r24, r22
    1396:	9e 83       	std	Y+6, r25	; 0x06
    1398:	8d 83       	std	Y+5, r24	; 0x05
    139a:	8d 81       	ldd	r24, Y+5	; 0x05
    139c:	9e 81       	ldd	r25, Y+6	; 0x06
    139e:	9a 83       	std	Y+2, r25	; 0x02
    13a0:	89 83       	std	Y+1, r24	; 0x01
    13a2:	89 81       	ldd	r24, Y+1	; 0x01
    13a4:	9a 81       	ldd	r25, Y+2	; 0x02
    13a6:	01 97       	sbiw	r24, 0x01	; 1
    13a8:	f1 f7       	brne	.-4      	; 0x13a6 <eraseSavedPassword+0xfa>
    13aa:	9a 83       	std	Y+2, r25	; 0x02
    13ac:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    13ae:	2e 96       	adiw	r28, 0x0e	; 14
    13b0:	0f b6       	in	r0, 0x3f	; 63
    13b2:	f8 94       	cli
    13b4:	de bf       	out	0x3e, r29	; 62
    13b6:	0f be       	out	0x3f, r0	; 63
    13b8:	cd bf       	out	0x3d, r28	; 61
    13ba:	cf 91       	pop	r28
    13bc:	df 91       	pop	r29
    13be:	08 95       	ret

000013c0 <checkPassword>:

void checkPassword( void )
{
    13c0:	0f 93       	push	r16
    13c2:	1f 93       	push	r17
    13c4:	df 93       	push	r29
    13c6:	cf 93       	push	r28
    13c8:	cd b7       	in	r28, 0x3d	; 61
    13ca:	de b7       	in	r29, 0x3e	; 62
    13cc:	2e 97       	sbiw	r28, 0x0e	; 14
    13ce:	0f b6       	in	r0, 0x3f	; 63
    13d0:	f8 94       	cli
    13d2:	de bf       	out	0x3e, r29	; 62
    13d4:	0f be       	out	0x3f, r0	; 63
    13d6:	cd bf       	out	0x3d, r28	; 61
	uint8 savedPassword[PASSWORD_LENGTH];
	uint8 enteredPassword[PASSWORD_LENGTH];
	UART_sendByte(CONTROL_MCU_READY);
    13d8:	80 e1       	ldi	r24, 0x10	; 16
    13da:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
	/* Receiving password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    13de:	1b 82       	std	Y+3, r1	; 0x03
    13e0:	0f c0       	rjmp	.+30     	; 0x1400 <checkPassword+0x40>
	{
		enteredPassword[i] = UART_recieveByte();
    13e2:	8b 81       	ldd	r24, Y+3	; 0x03
    13e4:	08 2f       	mov	r16, r24
    13e6:	10 e0       	ldi	r17, 0x00	; 0
    13e8:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    13ec:	28 2f       	mov	r18, r24
    13ee:	ce 01       	movw	r24, r28
    13f0:	0a 96       	adiw	r24, 0x0a	; 10
    13f2:	fc 01       	movw	r30, r24
    13f4:	e0 0f       	add	r30, r16
    13f6:	f1 1f       	adc	r31, r17
    13f8:	20 83       	st	Z, r18
{
	uint8 savedPassword[PASSWORD_LENGTH];
	uint8 enteredPassword[PASSWORD_LENGTH];
	UART_sendByte(CONTROL_MCU_READY);
	/* Receiving password */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    13fa:	8b 81       	ldd	r24, Y+3	; 0x03
    13fc:	8f 5f       	subi	r24, 0xFF	; 255
    13fe:	8b 83       	std	Y+3, r24	; 0x03
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	85 30       	cpi	r24, 0x05	; 5
    1404:	70 f3       	brcs	.-36     	; 0x13e2 <checkPassword+0x22>
	{
		enteredPassword[i] = UART_recieveByte();
	}
	/* Getting saved password from EEPROM */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1406:	1a 82       	std	Y+2, r1	; 0x02
    1408:	14 c0       	rjmp	.+40     	; 0x1432 <checkPassword+0x72>
	{
		EEPROM_readByte(PASSWORD_START_ADDRESS + i, savedPassword + i);
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	88 2f       	mov	r24, r24
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	01 96       	adiw	r24, 0x01	; 1
    1412:	ac 01       	movw	r20, r24
    1414:	8a 81       	ldd	r24, Y+2	; 0x02
    1416:	88 2f       	mov	r24, r24
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	9e 01       	movw	r18, r28
    141c:	2b 5f       	subi	r18, 0xFB	; 251
    141e:	3f 4f       	sbci	r19, 0xFF	; 255
    1420:	28 0f       	add	r18, r24
    1422:	39 1f       	adc	r19, r25
    1424:	ca 01       	movw	r24, r20
    1426:	b9 01       	movw	r22, r18
    1428:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <EEPROM_readByte>
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
	{
		enteredPassword[i] = UART_recieveByte();
	}
	/* Getting saved password from EEPROM */
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    142c:	8a 81       	ldd	r24, Y+2	; 0x02
    142e:	8f 5f       	subi	r24, 0xFF	; 255
    1430:	8a 83       	std	Y+2, r24	; 0x02
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	85 30       	cpi	r24, 0x05	; 5
    1436:	48 f3       	brcs	.-46     	; 0x140a <checkPassword+0x4a>
	{
		EEPROM_readByte(PASSWORD_START_ADDRESS + i, savedPassword + i);
	}
	boolean result = COMPARE_RESULT_TRUE;
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	8c 83       	std	Y+4, r24	; 0x04
	/* Comparing passwords*/
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    143c:	19 82       	std	Y+1, r1	; 0x01
    143e:	19 c0       	rjmp	.+50     	; 0x1472 <checkPassword+0xb2>
	{
		if(enteredPassword[i] != savedPassword[i])
    1440:	89 81       	ldd	r24, Y+1	; 0x01
    1442:	28 2f       	mov	r18, r24
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	ce 01       	movw	r24, r28
    1448:	0a 96       	adiw	r24, 0x0a	; 10
    144a:	fc 01       	movw	r30, r24
    144c:	e2 0f       	add	r30, r18
    144e:	f3 1f       	adc	r31, r19
    1450:	40 81       	ld	r20, Z
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	28 2f       	mov	r18, r24
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	ce 01       	movw	r24, r28
    145a:	05 96       	adiw	r24, 0x05	; 5
    145c:	fc 01       	movw	r30, r24
    145e:	e2 0f       	add	r30, r18
    1460:	f3 1f       	adc	r31, r19
    1462:	80 81       	ld	r24, Z
    1464:	48 17       	cp	r20, r24
    1466:	11 f0       	breq	.+4      	; 0x146c <checkPassword+0xac>
		{
			result = COMPARE_RESULT_FALSE;
    1468:	1c 82       	std	Y+4, r1	; 0x04
    146a:	06 c0       	rjmp	.+12     	; 0x1478 <checkPassword+0xb8>
	{
		EEPROM_readByte(PASSWORD_START_ADDRESS + i, savedPassword + i);
	}
	boolean result = COMPARE_RESULT_TRUE;
	/* Comparing passwords*/
	for (uint8 i = 0; i < PASSWORD_LENGTH; i++)
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	8f 5f       	subi	r24, 0xFF	; 255
    1470:	89 83       	std	Y+1, r24	; 0x01
    1472:	89 81       	ldd	r24, Y+1	; 0x01
    1474:	85 30       	cpi	r24, 0x05	; 5
    1476:	20 f3       	brcs	.-56     	; 0x1440 <checkPassword+0x80>
		{
			result = COMPARE_RESULT_FALSE;
			break;
		}
	}
	while(UART_recieveByte() != HMI_MCU_READY);
    1478:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    147c:	8f 3f       	cpi	r24, 0xFF	; 255
    147e:	e1 f7       	brne	.-8      	; 0x1478 <checkPassword+0xb8>
	UART_sendByte(result);
    1480:	8c 81       	ldd	r24, Y+4	; 0x04
    1482:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
}
    1486:	2e 96       	adiw	r28, 0x0e	; 14
    1488:	0f b6       	in	r0, 0x3f	; 63
    148a:	f8 94       	cli
    148c:	de bf       	out	0x3e, r29	; 62
    148e:	0f be       	out	0x3f, r0	; 63
    1490:	cd bf       	out	0x3d, r28	; 61
    1492:	cf 91       	pop	r28
    1494:	df 91       	pop	r29
    1496:	1f 91       	pop	r17
    1498:	0f 91       	pop	r16
    149a:	08 95       	ret

0000149c <openDoor>:

void openDoor( void )
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
	DcMotor_Rotate(CW);
    14a4:	80 e0       	ldi	r24, 0x00	; 0
    14a6:	0e 94 da 05 	call	0xbb4	; 0xbb4 <DcMotor_Rotate>
}
    14aa:	cf 91       	pop	r28
    14ac:	df 91       	pop	r29
    14ae:	08 95       	ret

000014b0 <closeDoor>:
void closeDoor( void )
{
    14b0:	df 93       	push	r29
    14b2:	cf 93       	push	r28
    14b4:	cd b7       	in	r28, 0x3d	; 61
    14b6:	de b7       	in	r29, 0x3e	; 62
	DcMotor_Rotate(A_CW);
    14b8:	81 e0       	ldi	r24, 0x01	; 1
    14ba:	0e 94 da 05 	call	0xbb4	; 0xbb4 <DcMotor_Rotate>
}
    14be:	cf 91       	pop	r28
    14c0:	df 91       	pop	r29
    14c2:	08 95       	ret

000014c4 <stopDoor>:
void stopDoor( void )
{
    14c4:	df 93       	push	r29
    14c6:	cf 93       	push	r28
    14c8:	cd b7       	in	r28, 0x3d	; 61
    14ca:	de b7       	in	r29, 0x3e	; 62
	DcMotor_Rotate(STOP);
    14cc:	82 e0       	ldi	r24, 0x02	; 2
    14ce:	0e 94 da 05 	call	0xbb4	; 0xbb4 <DcMotor_Rotate>
}
    14d2:	cf 91       	pop	r28
    14d4:	df 91       	pop	r29
    14d6:	08 95       	ret

000014d8 <EEPROM_init>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"
#include <util/delay.h>
void EEPROM_init()
{
    14d8:	df 93       	push	r29
    14da:	cf 93       	push	r28
    14dc:	cd b7       	in	r28, 0x3d	; 61
    14de:	de b7       	in	r29, 0x3e	; 62
    14e0:	2a 97       	sbiw	r28, 0x0a	; 10
    14e2:	0f b6       	in	r0, 0x3f	; 63
    14e4:	f8 94       	cli
    14e6:	de bf       	out	0x3e, r29	; 62
    14e8:	0f be       	out	0x3f, r0	; 63
    14ea:	cd bf       	out	0x3d, r28	; 61
	TWI_ConfigType config = { 400000, 0x01 };
    14ec:	ce 01       	movw	r24, r28
    14ee:	01 96       	adiw	r24, 0x01	; 1
    14f0:	9f 83       	std	Y+7, r25	; 0x07
    14f2:	8e 83       	std	Y+6, r24	; 0x06
    14f4:	ed e6       	ldi	r30, 0x6D	; 109
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	f9 87       	std	Y+9, r31	; 0x09
    14fa:	e8 87       	std	Y+8, r30	; 0x08
    14fc:	f5 e0       	ldi	r31, 0x05	; 5
    14fe:	fa 87       	std	Y+10, r31	; 0x0a
    1500:	e8 85       	ldd	r30, Y+8	; 0x08
    1502:	f9 85       	ldd	r31, Y+9	; 0x09
    1504:	00 80       	ld	r0, Z
    1506:	88 85       	ldd	r24, Y+8	; 0x08
    1508:	99 85       	ldd	r25, Y+9	; 0x09
    150a:	01 96       	adiw	r24, 0x01	; 1
    150c:	99 87       	std	Y+9, r25	; 0x09
    150e:	88 87       	std	Y+8, r24	; 0x08
    1510:	ee 81       	ldd	r30, Y+6	; 0x06
    1512:	ff 81       	ldd	r31, Y+7	; 0x07
    1514:	00 82       	st	Z, r0
    1516:	8e 81       	ldd	r24, Y+6	; 0x06
    1518:	9f 81       	ldd	r25, Y+7	; 0x07
    151a:	01 96       	adiw	r24, 0x01	; 1
    151c:	9f 83       	std	Y+7, r25	; 0x07
    151e:	8e 83       	std	Y+6, r24	; 0x06
    1520:	9a 85       	ldd	r25, Y+10	; 0x0a
    1522:	91 50       	subi	r25, 0x01	; 1
    1524:	9a 87       	std	Y+10, r25	; 0x0a
    1526:	ea 85       	ldd	r30, Y+10	; 0x0a
    1528:	ee 23       	and	r30, r30
    152a:	51 f7       	brne	.-44     	; 0x1500 <EEPROM_init+0x28>
	TWI_init(&config);
    152c:	ce 01       	movw	r24, r28
    152e:	01 96       	adiw	r24, 0x01	; 1
    1530:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <TWI_init>
}
    1534:	2a 96       	adiw	r28, 0x0a	; 10
    1536:	0f b6       	in	r0, 0x3f	; 63
    1538:	f8 94       	cli
    153a:	de bf       	out	0x3e, r29	; 62
    153c:	0f be       	out	0x3f, r0	; 63
    153e:	cd bf       	out	0x3d, r28	; 61
    1540:	cf 91       	pop	r28
    1542:	df 91       	pop	r29
    1544:	08 95       	ret

00001546 <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1546:	df 93       	push	r29
    1548:	cf 93       	push	r28
    154a:	00 d0       	rcall	.+0      	; 0x154c <EEPROM_writeByte+0x6>
    154c:	00 d0       	rcall	.+0      	; 0x154e <EEPROM_writeByte+0x8>
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    1552:	9a 83       	std	Y+2, r25	; 0x02
    1554:	89 83       	std	Y+1, r24	; 0x01
    1556:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1558:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    155c:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    1560:	88 30       	cpi	r24, 0x08	; 8
    1562:	11 f0       	breq	.+4      	; 0x1568 <EEPROM_writeByte+0x22>
        return ERROR;
    1564:	1c 82       	std	Y+4, r1	; 0x04
    1566:	28 c0       	rjmp	.+80     	; 0x15b8 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	9a 81       	ldd	r25, Y+2	; 0x02
    156c:	80 70       	andi	r24, 0x00	; 0
    156e:	97 70       	andi	r25, 0x07	; 7
    1570:	88 0f       	add	r24, r24
    1572:	89 2f       	mov	r24, r25
    1574:	88 1f       	adc	r24, r24
    1576:	99 0b       	sbc	r25, r25
    1578:	91 95       	neg	r25
    157a:	80 6a       	ori	r24, 0xA0	; 160
    157c:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1580:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    1584:	88 31       	cpi	r24, 0x18	; 24
    1586:	11 f0       	breq	.+4      	; 0x158c <EEPROM_writeByte+0x46>
        return ERROR; 
    1588:	1c 82       	std	Y+4, r1	; 0x04
    158a:	16 c0       	rjmp	.+44     	; 0x15b8 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1592:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    1596:	88 32       	cpi	r24, 0x28	; 40
    1598:	11 f0       	breq	.+4      	; 0x159e <EEPROM_writeByte+0x58>
        return ERROR;
    159a:	1c 82       	std	Y+4, r1	; 0x04
    159c:	0d c0       	rjmp	.+26     	; 0x15b8 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    159e:	8b 81       	ldd	r24, Y+3	; 0x03
    15a0:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15a4:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    15a8:	88 32       	cpi	r24, 0x28	; 40
    15aa:	11 f0       	breq	.+4      	; 0x15b0 <EEPROM_writeByte+0x6a>
        return ERROR;
    15ac:	1c 82       	std	Y+4, r1	; 0x04
    15ae:	04 c0       	rjmp	.+8      	; 0x15b8 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    15b0:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <TWI_stop>
	
    return SUCCESS;
    15b4:	81 e0       	ldi	r24, 0x01	; 1
    15b6:	8c 83       	std	Y+4, r24	; 0x04
    15b8:	8c 81       	ldd	r24, Y+4	; 0x04
}
    15ba:	0f 90       	pop	r0
    15bc:	0f 90       	pop	r0
    15be:	0f 90       	pop	r0
    15c0:	0f 90       	pop	r0
    15c2:	cf 91       	pop	r28
    15c4:	df 91       	pop	r29
    15c6:	08 95       	ret

000015c8 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    15c8:	df 93       	push	r29
    15ca:	cf 93       	push	r28
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <EEPROM_readByte+0x6>
    15ce:	00 d0       	rcall	.+0      	; 0x15d0 <EEPROM_readByte+0x8>
    15d0:	0f 92       	push	r0
    15d2:	cd b7       	in	r28, 0x3d	; 61
    15d4:	de b7       	in	r29, 0x3e	; 62
    15d6:	9a 83       	std	Y+2, r25	; 0x02
    15d8:	89 83       	std	Y+1, r24	; 0x01
    15da:	7c 83       	std	Y+4, r23	; 0x04
    15dc:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    15de:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    15e2:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    15e6:	88 30       	cpi	r24, 0x08	; 8
    15e8:	11 f0       	breq	.+4      	; 0x15ee <EEPROM_readByte+0x26>
        return ERROR;
    15ea:	1d 82       	std	Y+5, r1	; 0x05
    15ec:	44 c0       	rjmp	.+136    	; 0x1676 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    15ee:	89 81       	ldd	r24, Y+1	; 0x01
    15f0:	9a 81       	ldd	r25, Y+2	; 0x02
    15f2:	80 70       	andi	r24, 0x00	; 0
    15f4:	97 70       	andi	r25, 0x07	; 7
    15f6:	88 0f       	add	r24, r24
    15f8:	89 2f       	mov	r24, r25
    15fa:	88 1f       	adc	r24, r24
    15fc:	99 0b       	sbc	r25, r25
    15fe:	91 95       	neg	r25
    1600:	80 6a       	ori	r24, 0xA0	; 160
    1602:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1606:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    160a:	88 31       	cpi	r24, 0x18	; 24
    160c:	11 f0       	breq	.+4      	; 0x1612 <EEPROM_readByte+0x4a>
        return ERROR;
    160e:	1d 82       	std	Y+5, r1	; 0x05
    1610:	32 c0       	rjmp	.+100    	; 0x1676 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1612:	89 81       	ldd	r24, Y+1	; 0x01
    1614:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1618:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    161c:	88 32       	cpi	r24, 0x28	; 40
    161e:	11 f0       	breq	.+4      	; 0x1624 <EEPROM_readByte+0x5c>
        return ERROR;
    1620:	1d 82       	std	Y+5, r1	; 0x05
    1622:	29 c0       	rjmp	.+82     	; 0x1676 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1624:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1628:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    162c:	80 31       	cpi	r24, 0x10	; 16
    162e:	11 f0       	breq	.+4      	; 0x1634 <EEPROM_readByte+0x6c>
        return ERROR;
    1630:	1d 82       	std	Y+5, r1	; 0x05
    1632:	21 c0       	rjmp	.+66     	; 0x1676 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1634:	89 81       	ldd	r24, Y+1	; 0x01
    1636:	9a 81       	ldd	r25, Y+2	; 0x02
    1638:	80 70       	andi	r24, 0x00	; 0
    163a:	97 70       	andi	r25, 0x07	; 7
    163c:	88 0f       	add	r24, r24
    163e:	89 2f       	mov	r24, r25
    1640:	88 1f       	adc	r24, r24
    1642:	99 0b       	sbc	r25, r25
    1644:	91 95       	neg	r25
    1646:	81 6a       	ori	r24, 0xA1	; 161
    1648:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    164c:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    1650:	80 34       	cpi	r24, 0x40	; 64
    1652:	11 f0       	breq	.+4      	; 0x1658 <EEPROM_readByte+0x90>
        return ERROR;
    1654:	1d 82       	std	Y+5, r1	; 0x05
    1656:	0f c0       	rjmp	.+30     	; 0x1676 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1658:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <TWI_readByteWithNACK>
    165c:	eb 81       	ldd	r30, Y+3	; 0x03
    165e:	fc 81       	ldd	r31, Y+4	; 0x04
    1660:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1662:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <TWI_getStatus>
    1666:	88 35       	cpi	r24, 0x58	; 88
    1668:	11 f0       	breq	.+4      	; 0x166e <EEPROM_readByte+0xa6>
        return ERROR;
    166a:	1d 82       	std	Y+5, r1	; 0x05
    166c:	04 c0       	rjmp	.+8      	; 0x1676 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    166e:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <TWI_stop>

    return SUCCESS;
    1672:	81 e0       	ldi	r24, 0x01	; 1
    1674:	8d 83       	std	Y+5, r24	; 0x05
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1678:	0f 90       	pop	r0
    167a:	0f 90       	pop	r0
    167c:	0f 90       	pop	r0
    167e:	0f 90       	pop	r0
    1680:	0f 90       	pop	r0
    1682:	cf 91       	pop	r28
    1684:	df 91       	pop	r29
    1686:	08 95       	ret

00001688 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1688:	df 93       	push	r29
    168a:	cf 93       	push	r28
    168c:	00 d0       	rcall	.+0      	; 0x168e <GPIO_setupPinDirection+0x6>
    168e:	00 d0       	rcall	.+0      	; 0x1690 <GPIO_setupPinDirection+0x8>
    1690:	0f 92       	push	r0
    1692:	cd b7       	in	r28, 0x3d	; 61
    1694:	de b7       	in	r29, 0x3e	; 62
    1696:	89 83       	std	Y+1, r24	; 0x01
    1698:	6a 83       	std	Y+2, r22	; 0x02
    169a:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    169c:	8a 81       	ldd	r24, Y+2	; 0x02
    169e:	88 30       	cpi	r24, 0x08	; 8
    16a0:	08 f0       	brcs	.+2      	; 0x16a4 <GPIO_setupPinDirection+0x1c>
    16a2:	d5 c0       	rjmp	.+426    	; 0x184e <GPIO_setupPinDirection+0x1c6>
    16a4:	89 81       	ldd	r24, Y+1	; 0x01
    16a6:	84 30       	cpi	r24, 0x04	; 4
    16a8:	08 f0       	brcs	.+2      	; 0x16ac <GPIO_setupPinDirection+0x24>
    16aa:	d1 c0       	rjmp	.+418    	; 0x184e <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	28 2f       	mov	r18, r24
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	3d 83       	std	Y+5, r19	; 0x05
    16b4:	2c 83       	std	Y+4, r18	; 0x04
    16b6:	8c 81       	ldd	r24, Y+4	; 0x04
    16b8:	9d 81       	ldd	r25, Y+5	; 0x05
    16ba:	81 30       	cpi	r24, 0x01	; 1
    16bc:	91 05       	cpc	r25, r1
    16be:	09 f4       	brne	.+2      	; 0x16c2 <GPIO_setupPinDirection+0x3a>
    16c0:	43 c0       	rjmp	.+134    	; 0x1748 <GPIO_setupPinDirection+0xc0>
    16c2:	2c 81       	ldd	r18, Y+4	; 0x04
    16c4:	3d 81       	ldd	r19, Y+5	; 0x05
    16c6:	22 30       	cpi	r18, 0x02	; 2
    16c8:	31 05       	cpc	r19, r1
    16ca:	2c f4       	brge	.+10     	; 0x16d6 <GPIO_setupPinDirection+0x4e>
    16cc:	8c 81       	ldd	r24, Y+4	; 0x04
    16ce:	9d 81       	ldd	r25, Y+5	; 0x05
    16d0:	00 97       	sbiw	r24, 0x00	; 0
    16d2:	71 f0       	breq	.+28     	; 0x16f0 <GPIO_setupPinDirection+0x68>
    16d4:	bc c0       	rjmp	.+376    	; 0x184e <GPIO_setupPinDirection+0x1c6>
    16d6:	2c 81       	ldd	r18, Y+4	; 0x04
    16d8:	3d 81       	ldd	r19, Y+5	; 0x05
    16da:	22 30       	cpi	r18, 0x02	; 2
    16dc:	31 05       	cpc	r19, r1
    16de:	09 f4       	brne	.+2      	; 0x16e2 <GPIO_setupPinDirection+0x5a>
    16e0:	5f c0       	rjmp	.+190    	; 0x17a0 <GPIO_setupPinDirection+0x118>
    16e2:	8c 81       	ldd	r24, Y+4	; 0x04
    16e4:	9d 81       	ldd	r25, Y+5	; 0x05
    16e6:	83 30       	cpi	r24, 0x03	; 3
    16e8:	91 05       	cpc	r25, r1
    16ea:	09 f4       	brne	.+2      	; 0x16ee <GPIO_setupPinDirection+0x66>
    16ec:	85 c0       	rjmp	.+266    	; 0x17f8 <GPIO_setupPinDirection+0x170>
    16ee:	af c0       	rjmp	.+350    	; 0x184e <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    16f0:	8b 81       	ldd	r24, Y+3	; 0x03
    16f2:	81 30       	cpi	r24, 0x01	; 1
    16f4:	a1 f4       	brne	.+40     	; 0x171e <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    16f6:	aa e3       	ldi	r26, 0x3A	; 58
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	ea e3       	ldi	r30, 0x3A	; 58
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	48 2f       	mov	r20, r24
    1702:	8a 81       	ldd	r24, Y+2	; 0x02
    1704:	28 2f       	mov	r18, r24
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	90 e0       	ldi	r25, 0x00	; 0
    170c:	02 2e       	mov	r0, r18
    170e:	02 c0       	rjmp	.+4      	; 0x1714 <GPIO_setupPinDirection+0x8c>
    1710:	88 0f       	add	r24, r24
    1712:	99 1f       	adc	r25, r25
    1714:	0a 94       	dec	r0
    1716:	e2 f7       	brpl	.-8      	; 0x1710 <GPIO_setupPinDirection+0x88>
    1718:	84 2b       	or	r24, r20
    171a:	8c 93       	st	X, r24
    171c:	98 c0       	rjmp	.+304    	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    171e:	aa e3       	ldi	r26, 0x3A	; 58
    1720:	b0 e0       	ldi	r27, 0x00	; 0
    1722:	ea e3       	ldi	r30, 0x3A	; 58
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	48 2f       	mov	r20, r24
    172a:	8a 81       	ldd	r24, Y+2	; 0x02
    172c:	28 2f       	mov	r18, r24
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	81 e0       	ldi	r24, 0x01	; 1
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	02 2e       	mov	r0, r18
    1736:	02 c0       	rjmp	.+4      	; 0x173c <GPIO_setupPinDirection+0xb4>
    1738:	88 0f       	add	r24, r24
    173a:	99 1f       	adc	r25, r25
    173c:	0a 94       	dec	r0
    173e:	e2 f7       	brpl	.-8      	; 0x1738 <GPIO_setupPinDirection+0xb0>
    1740:	80 95       	com	r24
    1742:	84 23       	and	r24, r20
    1744:	8c 93       	st	X, r24
    1746:	83 c0       	rjmp	.+262    	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1748:	8b 81       	ldd	r24, Y+3	; 0x03
    174a:	81 30       	cpi	r24, 0x01	; 1
    174c:	a1 f4       	brne	.+40     	; 0x1776 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    174e:	a7 e3       	ldi	r26, 0x37	; 55
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	e7 e3       	ldi	r30, 0x37	; 55
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	48 2f       	mov	r20, r24
    175a:	8a 81       	ldd	r24, Y+2	; 0x02
    175c:	28 2f       	mov	r18, r24
    175e:	30 e0       	ldi	r19, 0x00	; 0
    1760:	81 e0       	ldi	r24, 0x01	; 1
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	02 2e       	mov	r0, r18
    1766:	02 c0       	rjmp	.+4      	; 0x176c <GPIO_setupPinDirection+0xe4>
    1768:	88 0f       	add	r24, r24
    176a:	99 1f       	adc	r25, r25
    176c:	0a 94       	dec	r0
    176e:	e2 f7       	brpl	.-8      	; 0x1768 <GPIO_setupPinDirection+0xe0>
    1770:	84 2b       	or	r24, r20
    1772:	8c 93       	st	X, r24
    1774:	6c c0       	rjmp	.+216    	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1776:	a7 e3       	ldi	r26, 0x37	; 55
    1778:	b0 e0       	ldi	r27, 0x00	; 0
    177a:	e7 e3       	ldi	r30, 0x37	; 55
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	80 81       	ld	r24, Z
    1780:	48 2f       	mov	r20, r24
    1782:	8a 81       	ldd	r24, Y+2	; 0x02
    1784:	28 2f       	mov	r18, r24
    1786:	30 e0       	ldi	r19, 0x00	; 0
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	02 2e       	mov	r0, r18
    178e:	02 c0       	rjmp	.+4      	; 0x1794 <GPIO_setupPinDirection+0x10c>
    1790:	88 0f       	add	r24, r24
    1792:	99 1f       	adc	r25, r25
    1794:	0a 94       	dec	r0
    1796:	e2 f7       	brpl	.-8      	; 0x1790 <GPIO_setupPinDirection+0x108>
    1798:	80 95       	com	r24
    179a:	84 23       	and	r24, r20
    179c:	8c 93       	st	X, r24
    179e:	57 c0       	rjmp	.+174    	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    17a0:	8b 81       	ldd	r24, Y+3	; 0x03
    17a2:	81 30       	cpi	r24, 0x01	; 1
    17a4:	a1 f4       	brne	.+40     	; 0x17ce <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    17a6:	a4 e3       	ldi	r26, 0x34	; 52
    17a8:	b0 e0       	ldi	r27, 0x00	; 0
    17aa:	e4 e3       	ldi	r30, 0x34	; 52
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	48 2f       	mov	r20, r24
    17b2:	8a 81       	ldd	r24, Y+2	; 0x02
    17b4:	28 2f       	mov	r18, r24
    17b6:	30 e0       	ldi	r19, 0x00	; 0
    17b8:	81 e0       	ldi	r24, 0x01	; 1
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	02 2e       	mov	r0, r18
    17be:	02 c0       	rjmp	.+4      	; 0x17c4 <GPIO_setupPinDirection+0x13c>
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	0a 94       	dec	r0
    17c6:	e2 f7       	brpl	.-8      	; 0x17c0 <GPIO_setupPinDirection+0x138>
    17c8:	84 2b       	or	r24, r20
    17ca:	8c 93       	st	X, r24
    17cc:	40 c0       	rjmp	.+128    	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    17ce:	a4 e3       	ldi	r26, 0x34	; 52
    17d0:	b0 e0       	ldi	r27, 0x00	; 0
    17d2:	e4 e3       	ldi	r30, 0x34	; 52
    17d4:	f0 e0       	ldi	r31, 0x00	; 0
    17d6:	80 81       	ld	r24, Z
    17d8:	48 2f       	mov	r20, r24
    17da:	8a 81       	ldd	r24, Y+2	; 0x02
    17dc:	28 2f       	mov	r18, r24
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	02 2e       	mov	r0, r18
    17e6:	02 c0       	rjmp	.+4      	; 0x17ec <GPIO_setupPinDirection+0x164>
    17e8:	88 0f       	add	r24, r24
    17ea:	99 1f       	adc	r25, r25
    17ec:	0a 94       	dec	r0
    17ee:	e2 f7       	brpl	.-8      	; 0x17e8 <GPIO_setupPinDirection+0x160>
    17f0:	80 95       	com	r24
    17f2:	84 23       	and	r24, r20
    17f4:	8c 93       	st	X, r24
    17f6:	2b c0       	rjmp	.+86     	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    17f8:	8b 81       	ldd	r24, Y+3	; 0x03
    17fa:	81 30       	cpi	r24, 0x01	; 1
    17fc:	a1 f4       	brne	.+40     	; 0x1826 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    17fe:	a1 e3       	ldi	r26, 0x31	; 49
    1800:	b0 e0       	ldi	r27, 0x00	; 0
    1802:	e1 e3       	ldi	r30, 0x31	; 49
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	48 2f       	mov	r20, r24
    180a:	8a 81       	ldd	r24, Y+2	; 0x02
    180c:	28 2f       	mov	r18, r24
    180e:	30 e0       	ldi	r19, 0x00	; 0
    1810:	81 e0       	ldi	r24, 0x01	; 1
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	02 2e       	mov	r0, r18
    1816:	02 c0       	rjmp	.+4      	; 0x181c <GPIO_setupPinDirection+0x194>
    1818:	88 0f       	add	r24, r24
    181a:	99 1f       	adc	r25, r25
    181c:	0a 94       	dec	r0
    181e:	e2 f7       	brpl	.-8      	; 0x1818 <GPIO_setupPinDirection+0x190>
    1820:	84 2b       	or	r24, r20
    1822:	8c 93       	st	X, r24
    1824:	14 c0       	rjmp	.+40     	; 0x184e <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1826:	a1 e3       	ldi	r26, 0x31	; 49
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	e1 e3       	ldi	r30, 0x31	; 49
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	48 2f       	mov	r20, r24
    1832:	8a 81       	ldd	r24, Y+2	; 0x02
    1834:	28 2f       	mov	r18, r24
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	02 2e       	mov	r0, r18
    183e:	02 c0       	rjmp	.+4      	; 0x1844 <GPIO_setupPinDirection+0x1bc>
    1840:	88 0f       	add	r24, r24
    1842:	99 1f       	adc	r25, r25
    1844:	0a 94       	dec	r0
    1846:	e2 f7       	brpl	.-8      	; 0x1840 <GPIO_setupPinDirection+0x1b8>
    1848:	80 95       	com	r24
    184a:	84 23       	and	r24, r20
    184c:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    184e:	0f 90       	pop	r0
    1850:	0f 90       	pop	r0
    1852:	0f 90       	pop	r0
    1854:	0f 90       	pop	r0
    1856:	0f 90       	pop	r0
    1858:	cf 91       	pop	r28
    185a:	df 91       	pop	r29
    185c:	08 95       	ret

0000185e <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    185e:	df 93       	push	r29
    1860:	cf 93       	push	r28
    1862:	00 d0       	rcall	.+0      	; 0x1864 <GPIO_writePin+0x6>
    1864:	00 d0       	rcall	.+0      	; 0x1866 <GPIO_writePin+0x8>
    1866:	0f 92       	push	r0
    1868:	cd b7       	in	r28, 0x3d	; 61
    186a:	de b7       	in	r29, 0x3e	; 62
    186c:	89 83       	std	Y+1, r24	; 0x01
    186e:	6a 83       	std	Y+2, r22	; 0x02
    1870:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	88 30       	cpi	r24, 0x08	; 8
    1876:	08 f0       	brcs	.+2      	; 0x187a <GPIO_writePin+0x1c>
    1878:	d5 c0       	rjmp	.+426    	; 0x1a24 <GPIO_writePin+0x1c6>
    187a:	89 81       	ldd	r24, Y+1	; 0x01
    187c:	84 30       	cpi	r24, 0x04	; 4
    187e:	08 f0       	brcs	.+2      	; 0x1882 <GPIO_writePin+0x24>
    1880:	d1 c0       	rjmp	.+418    	; 0x1a24 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1882:	89 81       	ldd	r24, Y+1	; 0x01
    1884:	28 2f       	mov	r18, r24
    1886:	30 e0       	ldi	r19, 0x00	; 0
    1888:	3d 83       	std	Y+5, r19	; 0x05
    188a:	2c 83       	std	Y+4, r18	; 0x04
    188c:	8c 81       	ldd	r24, Y+4	; 0x04
    188e:	9d 81       	ldd	r25, Y+5	; 0x05
    1890:	81 30       	cpi	r24, 0x01	; 1
    1892:	91 05       	cpc	r25, r1
    1894:	09 f4       	brne	.+2      	; 0x1898 <GPIO_writePin+0x3a>
    1896:	43 c0       	rjmp	.+134    	; 0x191e <GPIO_writePin+0xc0>
    1898:	2c 81       	ldd	r18, Y+4	; 0x04
    189a:	3d 81       	ldd	r19, Y+5	; 0x05
    189c:	22 30       	cpi	r18, 0x02	; 2
    189e:	31 05       	cpc	r19, r1
    18a0:	2c f4       	brge	.+10     	; 0x18ac <GPIO_writePin+0x4e>
    18a2:	8c 81       	ldd	r24, Y+4	; 0x04
    18a4:	9d 81       	ldd	r25, Y+5	; 0x05
    18a6:	00 97       	sbiw	r24, 0x00	; 0
    18a8:	71 f0       	breq	.+28     	; 0x18c6 <GPIO_writePin+0x68>
    18aa:	bc c0       	rjmp	.+376    	; 0x1a24 <GPIO_writePin+0x1c6>
    18ac:	2c 81       	ldd	r18, Y+4	; 0x04
    18ae:	3d 81       	ldd	r19, Y+5	; 0x05
    18b0:	22 30       	cpi	r18, 0x02	; 2
    18b2:	31 05       	cpc	r19, r1
    18b4:	09 f4       	brne	.+2      	; 0x18b8 <GPIO_writePin+0x5a>
    18b6:	5f c0       	rjmp	.+190    	; 0x1976 <GPIO_writePin+0x118>
    18b8:	8c 81       	ldd	r24, Y+4	; 0x04
    18ba:	9d 81       	ldd	r25, Y+5	; 0x05
    18bc:	83 30       	cpi	r24, 0x03	; 3
    18be:	91 05       	cpc	r25, r1
    18c0:	09 f4       	brne	.+2      	; 0x18c4 <GPIO_writePin+0x66>
    18c2:	85 c0       	rjmp	.+266    	; 0x19ce <GPIO_writePin+0x170>
    18c4:	af c0       	rjmp	.+350    	; 0x1a24 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    18c6:	8b 81       	ldd	r24, Y+3	; 0x03
    18c8:	81 30       	cpi	r24, 0x01	; 1
    18ca:	a1 f4       	brne	.+40     	; 0x18f4 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    18cc:	ab e3       	ldi	r26, 0x3B	; 59
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	eb e3       	ldi	r30, 0x3B	; 59
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	48 2f       	mov	r20, r24
    18d8:	8a 81       	ldd	r24, Y+2	; 0x02
    18da:	28 2f       	mov	r18, r24
    18dc:	30 e0       	ldi	r19, 0x00	; 0
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	02 2e       	mov	r0, r18
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <GPIO_writePin+0x8c>
    18e6:	88 0f       	add	r24, r24
    18e8:	99 1f       	adc	r25, r25
    18ea:	0a 94       	dec	r0
    18ec:	e2 f7       	brpl	.-8      	; 0x18e6 <GPIO_writePin+0x88>
    18ee:	84 2b       	or	r24, r20
    18f0:	8c 93       	st	X, r24
    18f2:	98 c0       	rjmp	.+304    	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    18f4:	ab e3       	ldi	r26, 0x3B	; 59
    18f6:	b0 e0       	ldi	r27, 0x00	; 0
    18f8:	eb e3       	ldi	r30, 0x3B	; 59
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	48 2f       	mov	r20, r24
    1900:	8a 81       	ldd	r24, Y+2	; 0x02
    1902:	28 2f       	mov	r18, r24
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	02 2e       	mov	r0, r18
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <GPIO_writePin+0xb4>
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	0a 94       	dec	r0
    1914:	e2 f7       	brpl	.-8      	; 0x190e <GPIO_writePin+0xb0>
    1916:	80 95       	com	r24
    1918:	84 23       	and	r24, r20
    191a:	8c 93       	st	X, r24
    191c:	83 c0       	rjmp	.+262    	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	81 30       	cpi	r24, 0x01	; 1
    1922:	a1 f4       	brne	.+40     	; 0x194c <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1924:	a8 e3       	ldi	r26, 0x38	; 56
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e8 e3       	ldi	r30, 0x38	; 56
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	48 2f       	mov	r20, r24
    1930:	8a 81       	ldd	r24, Y+2	; 0x02
    1932:	28 2f       	mov	r18, r24
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	81 e0       	ldi	r24, 0x01	; 1
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	02 2e       	mov	r0, r18
    193c:	02 c0       	rjmp	.+4      	; 0x1942 <GPIO_writePin+0xe4>
    193e:	88 0f       	add	r24, r24
    1940:	99 1f       	adc	r25, r25
    1942:	0a 94       	dec	r0
    1944:	e2 f7       	brpl	.-8      	; 0x193e <GPIO_writePin+0xe0>
    1946:	84 2b       	or	r24, r20
    1948:	8c 93       	st	X, r24
    194a:	6c c0       	rjmp	.+216    	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    194c:	a8 e3       	ldi	r26, 0x38	; 56
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e8 e3       	ldi	r30, 0x38	; 56
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	48 2f       	mov	r20, r24
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 2e       	mov	r0, r18
    1964:	02 c0       	rjmp	.+4      	; 0x196a <GPIO_writePin+0x10c>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <GPIO_writePin+0x108>
    196e:	80 95       	com	r24
    1970:	84 23       	and	r24, r20
    1972:	8c 93       	st	X, r24
    1974:	57 c0       	rjmp	.+174    	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1976:	8b 81       	ldd	r24, Y+3	; 0x03
    1978:	81 30       	cpi	r24, 0x01	; 1
    197a:	a1 f4       	brne	.+40     	; 0x19a4 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    197c:	a5 e3       	ldi	r26, 0x35	; 53
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e5 e3       	ldi	r30, 0x35	; 53
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	48 2f       	mov	r20, r24
    1988:	8a 81       	ldd	r24, Y+2	; 0x02
    198a:	28 2f       	mov	r18, r24
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	02 2e       	mov	r0, r18
    1994:	02 c0       	rjmp	.+4      	; 0x199a <GPIO_writePin+0x13c>
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	0a 94       	dec	r0
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <GPIO_writePin+0x138>
    199e:	84 2b       	or	r24, r20
    19a0:	8c 93       	st	X, r24
    19a2:	40 c0       	rjmp	.+128    	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    19a4:	a5 e3       	ldi	r26, 0x35	; 53
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	e5 e3       	ldi	r30, 0x35	; 53
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	48 2f       	mov	r20, r24
    19b0:	8a 81       	ldd	r24, Y+2	; 0x02
    19b2:	28 2f       	mov	r18, r24
    19b4:	30 e0       	ldi	r19, 0x00	; 0
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	02 2e       	mov	r0, r18
    19bc:	02 c0       	rjmp	.+4      	; 0x19c2 <GPIO_writePin+0x164>
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	0a 94       	dec	r0
    19c4:	e2 f7       	brpl	.-8      	; 0x19be <GPIO_writePin+0x160>
    19c6:	80 95       	com	r24
    19c8:	84 23       	and	r24, r20
    19ca:	8c 93       	st	X, r24
    19cc:	2b c0       	rjmp	.+86     	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    19ce:	8b 81       	ldd	r24, Y+3	; 0x03
    19d0:	81 30       	cpi	r24, 0x01	; 1
    19d2:	a1 f4       	brne	.+40     	; 0x19fc <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    19d4:	a2 e3       	ldi	r26, 0x32	; 50
    19d6:	b0 e0       	ldi	r27, 0x00	; 0
    19d8:	e2 e3       	ldi	r30, 0x32	; 50
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	48 2f       	mov	r20, r24
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	28 2f       	mov	r18, r24
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	02 2e       	mov	r0, r18
    19ec:	02 c0       	rjmp	.+4      	; 0x19f2 <GPIO_writePin+0x194>
    19ee:	88 0f       	add	r24, r24
    19f0:	99 1f       	adc	r25, r25
    19f2:	0a 94       	dec	r0
    19f4:	e2 f7       	brpl	.-8      	; 0x19ee <GPIO_writePin+0x190>
    19f6:	84 2b       	or	r24, r20
    19f8:	8c 93       	st	X, r24
    19fa:	14 c0       	rjmp	.+40     	; 0x1a24 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    19fc:	a2 e3       	ldi	r26, 0x32	; 50
    19fe:	b0 e0       	ldi	r27, 0x00	; 0
    1a00:	e2 e3       	ldi	r30, 0x32	; 50
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	80 81       	ld	r24, Z
    1a06:	48 2f       	mov	r20, r24
    1a08:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	81 e0       	ldi	r24, 0x01	; 1
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	02 2e       	mov	r0, r18
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <GPIO_writePin+0x1bc>
    1a16:	88 0f       	add	r24, r24
    1a18:	99 1f       	adc	r25, r25
    1a1a:	0a 94       	dec	r0
    1a1c:	e2 f7       	brpl	.-8      	; 0x1a16 <GPIO_writePin+0x1b8>
    1a1e:	80 95       	com	r24
    1a20:	84 23       	and	r24, r20
    1a22:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	0f 90       	pop	r0
    1a2e:	cf 91       	pop	r28
    1a30:	df 91       	pop	r29
    1a32:	08 95       	ret

00001a34 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	00 d0       	rcall	.+0      	; 0x1a3a <GPIO_readPin+0x6>
    1a3a:	00 d0       	rcall	.+0      	; 0x1a3c <GPIO_readPin+0x8>
    1a3c:	0f 92       	push	r0
    1a3e:	cd b7       	in	r28, 0x3d	; 61
    1a40:	de b7       	in	r29, 0x3e	; 62
    1a42:	8a 83       	std	Y+2, r24	; 0x02
    1a44:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1a46:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1a48:	8b 81       	ldd	r24, Y+3	; 0x03
    1a4a:	88 30       	cpi	r24, 0x08	; 8
    1a4c:	08 f0       	brcs	.+2      	; 0x1a50 <GPIO_readPin+0x1c>
    1a4e:	84 c0       	rjmp	.+264    	; 0x1b58 <GPIO_readPin+0x124>
    1a50:	8a 81       	ldd	r24, Y+2	; 0x02
    1a52:	84 30       	cpi	r24, 0x04	; 4
    1a54:	08 f0       	brcs	.+2      	; 0x1a58 <GPIO_readPin+0x24>
    1a56:	80 c0       	rjmp	.+256    	; 0x1b58 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1a58:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5a:	28 2f       	mov	r18, r24
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	3d 83       	std	Y+5, r19	; 0x05
    1a60:	2c 83       	std	Y+4, r18	; 0x04
    1a62:	4c 81       	ldd	r20, Y+4	; 0x04
    1a64:	5d 81       	ldd	r21, Y+5	; 0x05
    1a66:	41 30       	cpi	r20, 0x01	; 1
    1a68:	51 05       	cpc	r21, r1
    1a6a:	79 f1       	breq	.+94     	; 0x1aca <GPIO_readPin+0x96>
    1a6c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a6e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a70:	82 30       	cpi	r24, 0x02	; 2
    1a72:	91 05       	cpc	r25, r1
    1a74:	34 f4       	brge	.+12     	; 0x1a82 <GPIO_readPin+0x4e>
    1a76:	2c 81       	ldd	r18, Y+4	; 0x04
    1a78:	3d 81       	ldd	r19, Y+5	; 0x05
    1a7a:	21 15       	cp	r18, r1
    1a7c:	31 05       	cpc	r19, r1
    1a7e:	69 f0       	breq	.+26     	; 0x1a9a <GPIO_readPin+0x66>
    1a80:	6b c0       	rjmp	.+214    	; 0x1b58 <GPIO_readPin+0x124>
    1a82:	4c 81       	ldd	r20, Y+4	; 0x04
    1a84:	5d 81       	ldd	r21, Y+5	; 0x05
    1a86:	42 30       	cpi	r20, 0x02	; 2
    1a88:	51 05       	cpc	r21, r1
    1a8a:	b9 f1       	breq	.+110    	; 0x1afa <GPIO_readPin+0xc6>
    1a8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a90:	83 30       	cpi	r24, 0x03	; 3
    1a92:	91 05       	cpc	r25, r1
    1a94:	09 f4       	brne	.+2      	; 0x1a98 <GPIO_readPin+0x64>
    1a96:	49 c0       	rjmp	.+146    	; 0x1b2a <GPIO_readPin+0xf6>
    1a98:	5f c0       	rjmp	.+190    	; 0x1b58 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1a9a:	e9 e3       	ldi	r30, 0x39	; 57
    1a9c:	f0 e0       	ldi	r31, 0x00	; 0
    1a9e:	80 81       	ld	r24, Z
    1aa0:	28 2f       	mov	r18, r24
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	88 2f       	mov	r24, r24
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	a9 01       	movw	r20, r18
    1aac:	02 c0       	rjmp	.+4      	; 0x1ab2 <GPIO_readPin+0x7e>
    1aae:	55 95       	asr	r21
    1ab0:	47 95       	ror	r20
    1ab2:	8a 95       	dec	r24
    1ab4:	e2 f7       	brpl	.-8      	; 0x1aae <GPIO_readPin+0x7a>
    1ab6:	ca 01       	movw	r24, r20
    1ab8:	81 70       	andi	r24, 0x01	; 1
    1aba:	90 70       	andi	r25, 0x00	; 0
    1abc:	88 23       	and	r24, r24
    1abe:	19 f0       	breq	.+6      	; 0x1ac6 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	89 83       	std	Y+1, r24	; 0x01
    1ac4:	49 c0       	rjmp	.+146    	; 0x1b58 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ac6:	19 82       	std	Y+1, r1	; 0x01
    1ac8:	47 c0       	rjmp	.+142    	; 0x1b58 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1aca:	e6 e3       	ldi	r30, 0x36	; 54
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 81       	ld	r24, Z
    1ad0:	28 2f       	mov	r18, r24
    1ad2:	30 e0       	ldi	r19, 0x00	; 0
    1ad4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad6:	88 2f       	mov	r24, r24
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	a9 01       	movw	r20, r18
    1adc:	02 c0       	rjmp	.+4      	; 0x1ae2 <GPIO_readPin+0xae>
    1ade:	55 95       	asr	r21
    1ae0:	47 95       	ror	r20
    1ae2:	8a 95       	dec	r24
    1ae4:	e2 f7       	brpl	.-8      	; 0x1ade <GPIO_readPin+0xaa>
    1ae6:	ca 01       	movw	r24, r20
    1ae8:	81 70       	andi	r24, 0x01	; 1
    1aea:	90 70       	andi	r25, 0x00	; 0
    1aec:	88 23       	and	r24, r24
    1aee:	19 f0       	breq	.+6      	; 0x1af6 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1af0:	81 e0       	ldi	r24, 0x01	; 1
    1af2:	89 83       	std	Y+1, r24	; 0x01
    1af4:	31 c0       	rjmp	.+98     	; 0x1b58 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1af6:	19 82       	std	Y+1, r1	; 0x01
    1af8:	2f c0       	rjmp	.+94     	; 0x1b58 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1afa:	e3 e3       	ldi	r30, 0x33	; 51
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	80 81       	ld	r24, Z
    1b00:	28 2f       	mov	r18, r24
    1b02:	30 e0       	ldi	r19, 0x00	; 0
    1b04:	8b 81       	ldd	r24, Y+3	; 0x03
    1b06:	88 2f       	mov	r24, r24
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	a9 01       	movw	r20, r18
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <GPIO_readPin+0xde>
    1b0e:	55 95       	asr	r21
    1b10:	47 95       	ror	r20
    1b12:	8a 95       	dec	r24
    1b14:	e2 f7       	brpl	.-8      	; 0x1b0e <GPIO_readPin+0xda>
    1b16:	ca 01       	movw	r24, r20
    1b18:	81 70       	andi	r24, 0x01	; 1
    1b1a:	90 70       	andi	r25, 0x00	; 0
    1b1c:	88 23       	and	r24, r24
    1b1e:	19 f0       	breq	.+6      	; 0x1b26 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	89 83       	std	Y+1, r24	; 0x01
    1b24:	19 c0       	rjmp	.+50     	; 0x1b58 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b26:	19 82       	std	Y+1, r1	; 0x01
    1b28:	17 c0       	rjmp	.+46     	; 0x1b58 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1b2a:	e0 e3       	ldi	r30, 0x30	; 48
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	28 2f       	mov	r18, r24
    1b32:	30 e0       	ldi	r19, 0x00	; 0
    1b34:	8b 81       	ldd	r24, Y+3	; 0x03
    1b36:	88 2f       	mov	r24, r24
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	a9 01       	movw	r20, r18
    1b3c:	02 c0       	rjmp	.+4      	; 0x1b42 <GPIO_readPin+0x10e>
    1b3e:	55 95       	asr	r21
    1b40:	47 95       	ror	r20
    1b42:	8a 95       	dec	r24
    1b44:	e2 f7       	brpl	.-8      	; 0x1b3e <GPIO_readPin+0x10a>
    1b46:	ca 01       	movw	r24, r20
    1b48:	81 70       	andi	r24, 0x01	; 1
    1b4a:	90 70       	andi	r25, 0x00	; 0
    1b4c:	88 23       	and	r24, r24
    1b4e:	19 f0       	breq	.+6      	; 0x1b56 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	89 83       	std	Y+1, r24	; 0x01
    1b54:	01 c0       	rjmp	.+2      	; 0x1b58 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b56:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1b58:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b5a:	0f 90       	pop	r0
    1b5c:	0f 90       	pop	r0
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	cf 91       	pop	r28
    1b66:	df 91       	pop	r29
    1b68:	08 95       	ret

00001b6a <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1b6a:	df 93       	push	r29
    1b6c:	cf 93       	push	r28
    1b6e:	00 d0       	rcall	.+0      	; 0x1b70 <GPIO_setupPortDirection+0x6>
    1b70:	00 d0       	rcall	.+0      	; 0x1b72 <GPIO_setupPortDirection+0x8>
    1b72:	cd b7       	in	r28, 0x3d	; 61
    1b74:	de b7       	in	r29, 0x3e	; 62
    1b76:	89 83       	std	Y+1, r24	; 0x01
    1b78:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b7a:	89 81       	ldd	r24, Y+1	; 0x01
    1b7c:	84 30       	cpi	r24, 0x04	; 4
    1b7e:	90 f5       	brcc	.+100    	; 0x1be4 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1b80:	89 81       	ldd	r24, Y+1	; 0x01
    1b82:	28 2f       	mov	r18, r24
    1b84:	30 e0       	ldi	r19, 0x00	; 0
    1b86:	3c 83       	std	Y+4, r19	; 0x04
    1b88:	2b 83       	std	Y+3, r18	; 0x03
    1b8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b8e:	81 30       	cpi	r24, 0x01	; 1
    1b90:	91 05       	cpc	r25, r1
    1b92:	d1 f0       	breq	.+52     	; 0x1bc8 <GPIO_setupPortDirection+0x5e>
    1b94:	2b 81       	ldd	r18, Y+3	; 0x03
    1b96:	3c 81       	ldd	r19, Y+4	; 0x04
    1b98:	22 30       	cpi	r18, 0x02	; 2
    1b9a:	31 05       	cpc	r19, r1
    1b9c:	2c f4       	brge	.+10     	; 0x1ba8 <GPIO_setupPortDirection+0x3e>
    1b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba2:	00 97       	sbiw	r24, 0x00	; 0
    1ba4:	61 f0       	breq	.+24     	; 0x1bbe <GPIO_setupPortDirection+0x54>
    1ba6:	1e c0       	rjmp	.+60     	; 0x1be4 <GPIO_setupPortDirection+0x7a>
    1ba8:	2b 81       	ldd	r18, Y+3	; 0x03
    1baa:	3c 81       	ldd	r19, Y+4	; 0x04
    1bac:	22 30       	cpi	r18, 0x02	; 2
    1bae:	31 05       	cpc	r19, r1
    1bb0:	81 f0       	breq	.+32     	; 0x1bd2 <GPIO_setupPortDirection+0x68>
    1bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb4:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb6:	83 30       	cpi	r24, 0x03	; 3
    1bb8:	91 05       	cpc	r25, r1
    1bba:	81 f0       	breq	.+32     	; 0x1bdc <GPIO_setupPortDirection+0x72>
    1bbc:	13 c0       	rjmp	.+38     	; 0x1be4 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1bbe:	ea e3       	ldi	r30, 0x3A	; 58
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc4:	80 83       	st	Z, r24
    1bc6:	0e c0       	rjmp	.+28     	; 0x1be4 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1bc8:	e7 e3       	ldi	r30, 0x37	; 55
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bce:	80 83       	st	Z, r24
    1bd0:	09 c0       	rjmp	.+18     	; 0x1be4 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1bd2:	e4 e3       	ldi	r30, 0x34	; 52
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd8:	80 83       	st	Z, r24
    1bda:	04 c0       	rjmp	.+8      	; 0x1be4 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1bdc:	e1 e3       	ldi	r30, 0x31	; 49
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	80 83       	st	Z, r24
			break;
		}
	}
}
    1be4:	0f 90       	pop	r0
    1be6:	0f 90       	pop	r0
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1bf2:	df 93       	push	r29
    1bf4:	cf 93       	push	r28
    1bf6:	00 d0       	rcall	.+0      	; 0x1bf8 <GPIO_writePort+0x6>
    1bf8:	00 d0       	rcall	.+0      	; 0x1bfa <GPIO_writePort+0x8>
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62
    1bfe:	89 83       	std	Y+1, r24	; 0x01
    1c00:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c02:	89 81       	ldd	r24, Y+1	; 0x01
    1c04:	84 30       	cpi	r24, 0x04	; 4
    1c06:	90 f5       	brcc	.+100    	; 0x1c6c <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1c08:	89 81       	ldd	r24, Y+1	; 0x01
    1c0a:	28 2f       	mov	r18, r24
    1c0c:	30 e0       	ldi	r19, 0x00	; 0
    1c0e:	3c 83       	std	Y+4, r19	; 0x04
    1c10:	2b 83       	std	Y+3, r18	; 0x03
    1c12:	8b 81       	ldd	r24, Y+3	; 0x03
    1c14:	9c 81       	ldd	r25, Y+4	; 0x04
    1c16:	81 30       	cpi	r24, 0x01	; 1
    1c18:	91 05       	cpc	r25, r1
    1c1a:	d1 f0       	breq	.+52     	; 0x1c50 <GPIO_writePort+0x5e>
    1c1c:	2b 81       	ldd	r18, Y+3	; 0x03
    1c1e:	3c 81       	ldd	r19, Y+4	; 0x04
    1c20:	22 30       	cpi	r18, 0x02	; 2
    1c22:	31 05       	cpc	r19, r1
    1c24:	2c f4       	brge	.+10     	; 0x1c30 <GPIO_writePort+0x3e>
    1c26:	8b 81       	ldd	r24, Y+3	; 0x03
    1c28:	9c 81       	ldd	r25, Y+4	; 0x04
    1c2a:	00 97       	sbiw	r24, 0x00	; 0
    1c2c:	61 f0       	breq	.+24     	; 0x1c46 <GPIO_writePort+0x54>
    1c2e:	1e c0       	rjmp	.+60     	; 0x1c6c <GPIO_writePort+0x7a>
    1c30:	2b 81       	ldd	r18, Y+3	; 0x03
    1c32:	3c 81       	ldd	r19, Y+4	; 0x04
    1c34:	22 30       	cpi	r18, 0x02	; 2
    1c36:	31 05       	cpc	r19, r1
    1c38:	81 f0       	breq	.+32     	; 0x1c5a <GPIO_writePort+0x68>
    1c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c3e:	83 30       	cpi	r24, 0x03	; 3
    1c40:	91 05       	cpc	r25, r1
    1c42:	81 f0       	breq	.+32     	; 0x1c64 <GPIO_writePort+0x72>
    1c44:	13 c0       	rjmp	.+38     	; 0x1c6c <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1c46:	eb e3       	ldi	r30, 0x3B	; 59
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c4c:	80 83       	st	Z, r24
    1c4e:	0e c0       	rjmp	.+28     	; 0x1c6c <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1c50:	e8 e3       	ldi	r30, 0x38	; 56
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	8a 81       	ldd	r24, Y+2	; 0x02
    1c56:	80 83       	st	Z, r24
    1c58:	09 c0       	rjmp	.+18     	; 0x1c6c <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1c5a:	e5 e3       	ldi	r30, 0x35	; 53
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c60:	80 83       	st	Z, r24
    1c62:	04 c0       	rjmp	.+8      	; 0x1c6c <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1c64:	e2 e3       	ldi	r30, 0x32	; 50
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6a:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c6c:	0f 90       	pop	r0
    1c6e:	0f 90       	pop	r0
    1c70:	0f 90       	pop	r0
    1c72:	0f 90       	pop	r0
    1c74:	cf 91       	pop	r28
    1c76:	df 91       	pop	r29
    1c78:	08 95       	ret

00001c7a <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	00 d0       	rcall	.+0      	; 0x1c80 <GPIO_readPort+0x6>
    1c80:	00 d0       	rcall	.+0      	; 0x1c82 <GPIO_readPort+0x8>
    1c82:	cd b7       	in	r28, 0x3d	; 61
    1c84:	de b7       	in	r29, 0x3e	; 62
    1c86:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1c88:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8c:	84 30       	cpi	r24, 0x04	; 4
    1c8e:	90 f5       	brcc	.+100    	; 0x1cf4 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1c90:	8a 81       	ldd	r24, Y+2	; 0x02
    1c92:	28 2f       	mov	r18, r24
    1c94:	30 e0       	ldi	r19, 0x00	; 0
    1c96:	3c 83       	std	Y+4, r19	; 0x04
    1c98:	2b 83       	std	Y+3, r18	; 0x03
    1c9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c9e:	81 30       	cpi	r24, 0x01	; 1
    1ca0:	91 05       	cpc	r25, r1
    1ca2:	d1 f0       	breq	.+52     	; 0x1cd8 <GPIO_readPort+0x5e>
    1ca4:	2b 81       	ldd	r18, Y+3	; 0x03
    1ca6:	3c 81       	ldd	r19, Y+4	; 0x04
    1ca8:	22 30       	cpi	r18, 0x02	; 2
    1caa:	31 05       	cpc	r19, r1
    1cac:	2c f4       	brge	.+10     	; 0x1cb8 <GPIO_readPort+0x3e>
    1cae:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb0:	9c 81       	ldd	r25, Y+4	; 0x04
    1cb2:	00 97       	sbiw	r24, 0x00	; 0
    1cb4:	61 f0       	breq	.+24     	; 0x1cce <GPIO_readPort+0x54>
    1cb6:	1e c0       	rjmp	.+60     	; 0x1cf4 <GPIO_readPort+0x7a>
    1cb8:	2b 81       	ldd	r18, Y+3	; 0x03
    1cba:	3c 81       	ldd	r19, Y+4	; 0x04
    1cbc:	22 30       	cpi	r18, 0x02	; 2
    1cbe:	31 05       	cpc	r19, r1
    1cc0:	81 f0       	breq	.+32     	; 0x1ce2 <GPIO_readPort+0x68>
    1cc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc4:	9c 81       	ldd	r25, Y+4	; 0x04
    1cc6:	83 30       	cpi	r24, 0x03	; 3
    1cc8:	91 05       	cpc	r25, r1
    1cca:	81 f0       	breq	.+32     	; 0x1cec <GPIO_readPort+0x72>
    1ccc:	13 c0       	rjmp	.+38     	; 0x1cf4 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1cce:	e9 e3       	ldi	r30, 0x39	; 57
    1cd0:	f0 e0       	ldi	r31, 0x00	; 0
    1cd2:	80 81       	ld	r24, Z
    1cd4:	89 83       	std	Y+1, r24	; 0x01
    1cd6:	0e c0       	rjmp	.+28     	; 0x1cf4 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1cd8:	e6 e3       	ldi	r30, 0x36	; 54
    1cda:	f0 e0       	ldi	r31, 0x00	; 0
    1cdc:	80 81       	ld	r24, Z
    1cde:	89 83       	std	Y+1, r24	; 0x01
    1ce0:	09 c0       	rjmp	.+18     	; 0x1cf4 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1ce2:	e3 e3       	ldi	r30, 0x33	; 51
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	89 83       	std	Y+1, r24	; 0x01
    1cea:	04 c0       	rjmp	.+8      	; 0x1cf4 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1cec:	e0 e3       	ldi	r30, 0x30	; 48
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cf6:	0f 90       	pop	r0
    1cf8:	0f 90       	pop	r0
    1cfa:	0f 90       	pop	r0
    1cfc:	0f 90       	pop	r0
    1cfe:	cf 91       	pop	r28
    1d00:	df 91       	pop	r29
    1d02:	08 95       	ret

00001d04 <TWI_init>:

#include "common_macros.h"
#include <avr/io.h>

void TWI_init( TWI_ConfigType* config )
{
    1d04:	0f 93       	push	r16
    1d06:	1f 93       	push	r17
    1d08:	df 93       	push	r29
    1d0a:	cf 93       	push	r28
    1d0c:	00 d0       	rcall	.+0      	; 0x1d0e <TWI_init+0xa>
    1d0e:	cd b7       	in	r28, 0x3d	; 61
    1d10:	de b7       	in	r29, 0x3e	; 62
    1d12:	9a 83       	std	Y+2, r25	; 0x02
    1d14:	89 83       	std	Y+1, r24	; 0x01
	 * F_SCL = (F_CPU)/(16 + 2 * (TWBR) * 4 ^ (TWPS))
	 * TWPS  =00
	 * F_SCL = F_CPU / (16 + 2 * TWBR)
	 * TWBR = (F_CPU/F_SCL-16)/(2)
	 */
	TWBR = (F_CPU / config->bitRate - 16)/(2);
    1d16:	00 e2       	ldi	r16, 0x20	; 32
    1d18:	10 e0       	ldi	r17, 0x00	; 0
    1d1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1e:	20 81       	ld	r18, Z
    1d20:	31 81       	ldd	r19, Z+1	; 0x01
    1d22:	42 81       	ldd	r20, Z+2	; 0x02
    1d24:	53 81       	ldd	r21, Z+3	; 0x03
    1d26:	80 e4       	ldi	r24, 0x40	; 64
    1d28:	92 e4       	ldi	r25, 0x42	; 66
    1d2a:	af e0       	ldi	r26, 0x0F	; 15
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	bc 01       	movw	r22, r24
    1d30:	cd 01       	movw	r24, r26
    1d32:	0e 94 50 10 	call	0x20a0	; 0x20a0 <__udivmodsi4>
    1d36:	da 01       	movw	r26, r20
    1d38:	c9 01       	movw	r24, r18
    1d3a:	40 97       	sbiw	r24, 0x10	; 16
    1d3c:	a1 09       	sbc	r26, r1
    1d3e:	b1 09       	sbc	r27, r1
    1d40:	b6 95       	lsr	r27
    1d42:	a7 95       	ror	r26
    1d44:	97 95       	ror	r25
    1d46:	87 95       	ror	r24
    1d48:	f8 01       	movw	r30, r16
    1d4a:	80 83       	st	Z, r24
	TWSR = 0x00;
    1d4c:	e1 e2       	ldi	r30, 0x21	; 33
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = (config->address) << 1;
    1d52:	a2 e2       	ldi	r26, 0x22	; 34
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	e9 81       	ldd	r30, Y+1	; 0x01
    1d58:	fa 81       	ldd	r31, Y+2	; 0x02
    1d5a:	84 81       	ldd	r24, Z+4	; 0x04
    1d5c:	88 0f       	add	r24, r24
    1d5e:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1d60:	e6 e5       	ldi	r30, 0x56	; 86
    1d62:	f0 e0       	ldi	r31, 0x00	; 0
    1d64:	84 e0       	ldi	r24, 0x04	; 4
    1d66:	80 83       	st	Z, r24
}
    1d68:	0f 90       	pop	r0
    1d6a:	0f 90       	pop	r0
    1d6c:	cf 91       	pop	r28
    1d6e:	df 91       	pop	r29
    1d70:	1f 91       	pop	r17
    1d72:	0f 91       	pop	r16
    1d74:	08 95       	ret

00001d76 <TWI_start>:

void TWI_start(void)
{
    1d76:	df 93       	push	r29
    1d78:	cf 93       	push	r28
    1d7a:	cd b7       	in	r28, 0x3d	; 61
    1d7c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1d7e:	e6 e5       	ldi	r30, 0x56	; 86
    1d80:	f0 e0       	ldi	r31, 0x00	; 0
    1d82:	84 ea       	ldi	r24, 0xA4	; 164
    1d84:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d86:	e6 e5       	ldi	r30, 0x56	; 86
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	88 23       	and	r24, r24
    1d8e:	dc f7       	brge	.-10     	; 0x1d86 <TWI_start+0x10>
}
    1d90:	cf 91       	pop	r28
    1d92:	df 91       	pop	r29
    1d94:	08 95       	ret

00001d96 <TWI_stop>:

void TWI_stop(void)
{
    1d96:	df 93       	push	r29
    1d98:	cf 93       	push	r28
    1d9a:	cd b7       	in	r28, 0x3d	; 61
    1d9c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1d9e:	e6 e5       	ldi	r30, 0x56	; 86
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	84 e9       	ldi	r24, 0x94	; 148
    1da4:	80 83       	st	Z, r24
}
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	08 95       	ret

00001dac <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1dac:	df 93       	push	r29
    1dae:	cf 93       	push	r28
    1db0:	0f 92       	push	r0
    1db2:	cd b7       	in	r28, 0x3d	; 61
    1db4:	de b7       	in	r29, 0x3e	; 62
    1db6:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1db8:	e3 e2       	ldi	r30, 0x23	; 35
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	89 81       	ldd	r24, Y+1	; 0x01
    1dbe:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1dc0:	e6 e5       	ldi	r30, 0x56	; 86
    1dc2:	f0 e0       	ldi	r31, 0x00	; 0
    1dc4:	84 e8       	ldi	r24, 0x84	; 132
    1dc6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1dc8:	e6 e5       	ldi	r30, 0x56	; 86
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	80 81       	ld	r24, Z
    1dce:	88 23       	and	r24, r24
    1dd0:	dc f7       	brge	.-10     	; 0x1dc8 <TWI_writeByte+0x1c>
}
    1dd2:	0f 90       	pop	r0
    1dd4:	cf 91       	pop	r28
    1dd6:	df 91       	pop	r29
    1dd8:	08 95       	ret

00001dda <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1dda:	df 93       	push	r29
    1ddc:	cf 93       	push	r28
    1dde:	cd b7       	in	r28, 0x3d	; 61
    1de0:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1de2:	e6 e5       	ldi	r30, 0x56	; 86
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	84 ec       	ldi	r24, 0xC4	; 196
    1de8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1dea:	e6 e5       	ldi	r30, 0x56	; 86
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	88 23       	and	r24, r24
    1df2:	dc f7       	brge	.-10     	; 0x1dea <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1df4:	e3 e2       	ldi	r30, 0x23	; 35
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	80 81       	ld	r24, Z
}
    1dfa:	cf 91       	pop	r28
    1dfc:	df 91       	pop	r29
    1dfe:	08 95       	ret

00001e00 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1e00:	df 93       	push	r29
    1e02:	cf 93       	push	r28
    1e04:	cd b7       	in	r28, 0x3d	; 61
    1e06:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1e08:	e6 e5       	ldi	r30, 0x56	; 86
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	84 e8       	ldi	r24, 0x84	; 132
    1e0e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1e10:	e6 e5       	ldi	r30, 0x56	; 86
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	88 23       	and	r24, r24
    1e18:	dc f7       	brge	.-10     	; 0x1e10 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1e1a:	e3 e2       	ldi	r30, 0x23	; 35
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	80 81       	ld	r24, Z
}
    1e20:	cf 91       	pop	r28
    1e22:	df 91       	pop	r29
    1e24:	08 95       	ret

00001e26 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1e26:	df 93       	push	r29
    1e28:	cf 93       	push	r28
    1e2a:	0f 92       	push	r0
    1e2c:	cd b7       	in	r28, 0x3d	; 61
    1e2e:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1e30:	e1 e2       	ldi	r30, 0x21	; 33
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	88 7f       	andi	r24, 0xF8	; 248
    1e38:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1e3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e3c:	0f 90       	pop	r0
    1e3e:	cf 91       	pop	r28
    1e40:	df 91       	pop	r29
    1e42:	08 95       	ret

00001e44 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init( UART_ConfigType* config )
{
    1e44:	df 93       	push	r29
    1e46:	cf 93       	push	r28
    1e48:	00 d0       	rcall	.+0      	; 0x1e4a <UART_init+0x6>
    1e4a:	00 d0       	rcall	.+0      	; 0x1e4c <UART_init+0x8>
    1e4c:	00 d0       	rcall	.+0      	; 0x1e4e <UART_init+0xa>
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
    1e52:	9c 83       	std	Y+4, r25	; 0x04
    1e54:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1e56:	1a 82       	std	Y+2, r1	; 0x02
    1e58:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    1e5a:	eb e2       	ldi	r30, 0x2B	; 43
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	82 e0       	ldi	r24, 0x02	; 2
    1e60:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 initially and i will change it later while i select the data bits.
	 * RXB8 & TXB8 not used for 8-bit data mode /////////
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1e62:	ea e2       	ldi	r30, 0x2A	; 42
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	88 e1       	ldi	r24, 0x18	; 24
    1e68:	80 83       	st	Z, r24
	 * USBS    = inserted according to configurations
	 * UCSZ1:0 = 11 For 8-bit data mode /////////////////////
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	/* Insert the value of parity type in bits 5:4, and number of stop bits according to configurations.*/
	UCSRC = (1<<URSEL) | ((UCSRC&~(0x30))|((config->parity)<<4)) | ((config->stopBits)<<USBS);
    1e6a:	a0 e4       	ldi	r26, 0x40	; 64
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	e0 e4       	ldi	r30, 0x40	; 64
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	80 81       	ld	r24, Z
    1e74:	28 2f       	mov	r18, r24
    1e76:	2f 7c       	andi	r18, 0xCF	; 207
    1e78:	eb 81       	ldd	r30, Y+3	; 0x03
    1e7a:	fc 81       	ldd	r31, Y+4	; 0x04
    1e7c:	83 81       	ldd	r24, Z+3	; 0x03
    1e7e:	88 2f       	mov	r24, r24
    1e80:	90 e0       	ldi	r25, 0x00	; 0
    1e82:	82 95       	swap	r24
    1e84:	92 95       	swap	r25
    1e86:	90 7f       	andi	r25, 0xF0	; 240
    1e88:	98 27       	eor	r25, r24
    1e8a:	80 7f       	andi	r24, 0xF0	; 240
    1e8c:	98 27       	eor	r25, r24
    1e8e:	82 2b       	or	r24, r18
    1e90:	28 2f       	mov	r18, r24
    1e92:	20 68       	ori	r18, 0x80	; 128
    1e94:	eb 81       	ldd	r30, Y+3	; 0x03
    1e96:	fc 81       	ldd	r31, Y+4	; 0x04
    1e98:	84 81       	ldd	r24, Z+4	; 0x04
    1e9a:	88 2f       	mov	r24, r24
    1e9c:	90 e0       	ldi	r25, 0x00	; 0
    1e9e:	88 0f       	add	r24, r24
    1ea0:	99 1f       	adc	r25, r25
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	88 0f       	add	r24, r24
    1ea8:	99 1f       	adc	r25, r25
    1eaa:	82 2b       	or	r24, r18
    1eac:	8c 93       	st	X, r24

	/* Configure registers according to required data bits*/
	switch(config->dataLength)
    1eae:	eb 81       	ldd	r30, Y+3	; 0x03
    1eb0:	fc 81       	ldd	r31, Y+4	; 0x04
    1eb2:	82 81       	ldd	r24, Z+2	; 0x02
    1eb4:	28 2f       	mov	r18, r24
    1eb6:	30 e0       	ldi	r19, 0x00	; 0
    1eb8:	3e 83       	std	Y+6, r19	; 0x06
    1eba:	2d 83       	std	Y+5, r18	; 0x05
    1ebc:	8d 81       	ldd	r24, Y+5	; 0x05
    1ebe:	9e 81       	ldd	r25, Y+6	; 0x06
    1ec0:	99 23       	and	r25, r25
    1ec2:	34 f1       	brlt	.+76     	; 0x1f10 <UART_init+0xcc>
    1ec4:	2d 81       	ldd	r18, Y+5	; 0x05
    1ec6:	3e 81       	ldd	r19, Y+6	; 0x06
    1ec8:	24 30       	cpi	r18, 0x04	; 4
    1eca:	31 05       	cpc	r19, r1
    1ecc:	34 f0       	brlt	.+12     	; 0x1eda <UART_init+0x96>
    1ece:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ed2:	84 30       	cpi	r24, 0x04	; 4
    1ed4:	91 05       	cpc	r25, r1
    1ed6:	71 f0       	breq	.+28     	; 0x1ef4 <UART_init+0xb0>
    1ed8:	1b c0       	rjmp	.+54     	; 0x1f10 <UART_init+0xcc>
	case BITS_5:
	case BITS_6:
	case BITS_7:
	case BITS_8:
		/* Keep UCSZ2 at UCSRB register 0 as it is and insert number of bits on UCSRC register at first 2 bits.*/
		UCSRC = (UCSRC&~(0x03))|(config->dataLength);
    1eda:	a0 e4       	ldi	r26, 0x40	; 64
    1edc:	b0 e0       	ldi	r27, 0x00	; 0
    1ede:	e0 e4       	ldi	r30, 0x40	; 64
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	80 81       	ld	r24, Z
    1ee4:	98 2f       	mov	r25, r24
    1ee6:	9c 7f       	andi	r25, 0xFC	; 252
    1ee8:	eb 81       	ldd	r30, Y+3	; 0x03
    1eea:	fc 81       	ldd	r31, Y+4	; 0x04
    1eec:	82 81       	ldd	r24, Z+2	; 0x02
    1eee:	89 2b       	or	r24, r25
    1ef0:	8c 93       	st	X, r24
    1ef2:	0e c0       	rjmp	.+28     	; 0x1f10 <UART_init+0xcc>
		break;
	case BITS_9:
		/* Set UCSZ2 at UCSRB register to 1 and insert 0b11 at first 2 bits.*/
		UCSRB |= (1<<UCSZ2);
    1ef4:	aa e2       	ldi	r26, 0x2A	; 42
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	ea e2       	ldi	r30, 0x2A	; 42
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	84 60       	ori	r24, 0x04	; 4
    1f00:	8c 93       	st	X, r24
		UCSRC |= 0x03;
    1f02:	a0 e4       	ldi	r26, 0x40	; 64
    1f04:	b0 e0       	ldi	r27, 0x00	; 0
    1f06:	e0 e4       	ldi	r30, 0x40	; 64
    1f08:	f0 e0       	ldi	r31, 0x00	; 0
    1f0a:	80 81       	ld	r24, Z
    1f0c:	83 60       	ori	r24, 0x03	; 3
    1f0e:	8c 93       	st	X, r24
		break;
	}
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (config->bitRate * 8UL))) - 1);
    1f10:	eb 81       	ldd	r30, Y+3	; 0x03
    1f12:	fc 81       	ldd	r31, Y+4	; 0x04
    1f14:	80 81       	ld	r24, Z
    1f16:	91 81       	ldd	r25, Z+1	; 0x01
    1f18:	cc 01       	movw	r24, r24
    1f1a:	a0 e0       	ldi	r26, 0x00	; 0
    1f1c:	b0 e0       	ldi	r27, 0x00	; 0
    1f1e:	88 0f       	add	r24, r24
    1f20:	99 1f       	adc	r25, r25
    1f22:	aa 1f       	adc	r26, r26
    1f24:	bb 1f       	adc	r27, r27
    1f26:	88 0f       	add	r24, r24
    1f28:	99 1f       	adc	r25, r25
    1f2a:	aa 1f       	adc	r26, r26
    1f2c:	bb 1f       	adc	r27, r27
    1f2e:	88 0f       	add	r24, r24
    1f30:	99 1f       	adc	r25, r25
    1f32:	aa 1f       	adc	r26, r26
    1f34:	bb 1f       	adc	r27, r27
    1f36:	9c 01       	movw	r18, r24
    1f38:	ad 01       	movw	r20, r26
    1f3a:	80 e4       	ldi	r24, 0x40	; 64
    1f3c:	92 e4       	ldi	r25, 0x42	; 66
    1f3e:	af e0       	ldi	r26, 0x0F	; 15
    1f40:	b0 e0       	ldi	r27, 0x00	; 0
    1f42:	bc 01       	movw	r22, r24
    1f44:	cd 01       	movw	r24, r26
    1f46:	0e 94 50 10 	call	0x20a0	; 0x20a0 <__udivmodsi4>
    1f4a:	da 01       	movw	r26, r20
    1f4c:	c9 01       	movw	r24, r18
    1f4e:	01 97       	sbiw	r24, 0x01	; 1
    1f50:	9a 83       	std	Y+2, r25	; 0x02
    1f52:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    1f54:	e0 e4       	ldi	r30, 0x40	; 64
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5c:	89 2f       	mov	r24, r25
    1f5e:	99 27       	eor	r25, r25
    1f60:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    1f62:	e9 e2       	ldi	r30, 0x29	; 41
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	89 81       	ldd	r24, Y+1	; 0x01
    1f68:	80 83       	st	Z, r24
}
    1f6a:	26 96       	adiw	r28, 0x06	; 6
    1f6c:	0f b6       	in	r0, 0x3f	; 63
    1f6e:	f8 94       	cli
    1f70:	de bf       	out	0x3e, r29	; 62
    1f72:	0f be       	out	0x3f, r0	; 63
    1f74:	cd bf       	out	0x3d, r28	; 61
    1f76:	cf 91       	pop	r28
    1f78:	df 91       	pop	r29
    1f7a:	08 95       	ret

00001f7c <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    1f7c:	df 93       	push	r29
    1f7e:	cf 93       	push	r28
    1f80:	0f 92       	push	r0
    1f82:	cd b7       	in	r28, 0x3d	; 61
    1f84:	de b7       	in	r29, 0x3e	; 62
    1f86:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1f88:	eb e2       	ldi	r30, 0x2B	; 43
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	80 81       	ld	r24, Z
    1f8e:	88 2f       	mov	r24, r24
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	80 72       	andi	r24, 0x20	; 32
    1f94:	90 70       	andi	r25, 0x00	; 0
    1f96:	00 97       	sbiw	r24, 0x00	; 0
    1f98:	b9 f3       	breq	.-18     	; 0x1f88 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    1f9a:	ec e2       	ldi	r30, 0x2C	; 44
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	89 81       	ldd	r24, Y+1	; 0x01
    1fa0:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1fa2:	0f 90       	pop	r0
    1fa4:	cf 91       	pop	r28
    1fa6:	df 91       	pop	r29
    1fa8:	08 95       	ret

00001faa <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1faa:	df 93       	push	r29
    1fac:	cf 93       	push	r28
    1fae:	cd b7       	in	r28, 0x3d	; 61
    1fb0:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1fb2:	eb e2       	ldi	r30, 0x2B	; 43
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	80 81       	ld	r24, Z
    1fb8:	88 23       	and	r24, r24
    1fba:	dc f7       	brge	.-10     	; 0x1fb2 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    1fbc:	ec e2       	ldi	r30, 0x2C	; 44
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	80 81       	ld	r24, Z
}
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1fc8:	df 93       	push	r29
    1fca:	cf 93       	push	r28
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <UART_sendString+0x6>
    1fce:	0f 92       	push	r0
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62
    1fd4:	9b 83       	std	Y+3, r25	; 0x03
    1fd6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1fd8:	19 82       	std	Y+1, r1	; 0x01
    1fda:	0e c0       	rjmp	.+28     	; 0x1ff8 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1fdc:	89 81       	ldd	r24, Y+1	; 0x01
    1fde:	28 2f       	mov	r18, r24
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe4:	9b 81       	ldd	r25, Y+3	; 0x03
    1fe6:	fc 01       	movw	r30, r24
    1fe8:	e2 0f       	add	r30, r18
    1fea:	f3 1f       	adc	r31, r19
    1fec:	80 81       	ld	r24, Z
    1fee:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <UART_sendByte>
		i++;
    1ff2:	89 81       	ldd	r24, Y+1	; 0x01
    1ff4:	8f 5f       	subi	r24, 0xFF	; 255
    1ff6:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	28 2f       	mov	r18, r24
    1ffc:	30 e0       	ldi	r19, 0x00	; 0
    1ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    2000:	9b 81       	ldd	r25, Y+3	; 0x03
    2002:	fc 01       	movw	r30, r24
    2004:	e2 0f       	add	r30, r18
    2006:	f3 1f       	adc	r31, r19
    2008:	80 81       	ld	r24, Z
    200a:	88 23       	and	r24, r24
    200c:	39 f7       	brne	.-50     	; 0x1fdc <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    200e:	0f 90       	pop	r0
    2010:	0f 90       	pop	r0
    2012:	0f 90       	pop	r0
    2014:	cf 91       	pop	r28
    2016:	df 91       	pop	r29
    2018:	08 95       	ret

0000201a <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    201a:	0f 93       	push	r16
    201c:	1f 93       	push	r17
    201e:	df 93       	push	r29
    2020:	cf 93       	push	r28
    2022:	00 d0       	rcall	.+0      	; 0x2024 <UART_receiveString+0xa>
    2024:	0f 92       	push	r0
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62
    202a:	9b 83       	std	Y+3, r25	; 0x03
    202c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    202e:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    2030:	89 81       	ldd	r24, Y+1	; 0x01
    2032:	28 2f       	mov	r18, r24
    2034:	30 e0       	ldi	r19, 0x00	; 0
    2036:	8a 81       	ldd	r24, Y+2	; 0x02
    2038:	9b 81       	ldd	r25, Y+3	; 0x03
    203a:	8c 01       	movw	r16, r24
    203c:	02 0f       	add	r16, r18
    203e:	13 1f       	adc	r17, r19
    2040:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    2044:	f8 01       	movw	r30, r16
    2046:	80 83       	st	Z, r24
    2048:	0f c0       	rjmp	.+30     	; 0x2068 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    204a:	89 81       	ldd	r24, Y+1	; 0x01
    204c:	8f 5f       	subi	r24, 0xFF	; 255
    204e:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    2050:	89 81       	ldd	r24, Y+1	; 0x01
    2052:	28 2f       	mov	r18, r24
    2054:	30 e0       	ldi	r19, 0x00	; 0
    2056:	8a 81       	ldd	r24, Y+2	; 0x02
    2058:	9b 81       	ldd	r25, Y+3	; 0x03
    205a:	8c 01       	movw	r16, r24
    205c:	02 0f       	add	r16, r18
    205e:	13 1f       	adc	r17, r19
    2060:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <UART_recieveByte>
    2064:	f8 01       	movw	r30, r16
    2066:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	28 2f       	mov	r18, r24
    206c:	30 e0       	ldi	r19, 0x00	; 0
    206e:	8a 81       	ldd	r24, Y+2	; 0x02
    2070:	9b 81       	ldd	r25, Y+3	; 0x03
    2072:	fc 01       	movw	r30, r24
    2074:	e2 0f       	add	r30, r18
    2076:	f3 1f       	adc	r31, r19
    2078:	80 81       	ld	r24, Z
    207a:	83 32       	cpi	r24, 0x23	; 35
    207c:	31 f7       	brne	.-52     	; 0x204a <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    207e:	89 81       	ldd	r24, Y+1	; 0x01
    2080:	28 2f       	mov	r18, r24
    2082:	30 e0       	ldi	r19, 0x00	; 0
    2084:	8a 81       	ldd	r24, Y+2	; 0x02
    2086:	9b 81       	ldd	r25, Y+3	; 0x03
    2088:	fc 01       	movw	r30, r24
    208a:	e2 0f       	add	r30, r18
    208c:	f3 1f       	adc	r31, r19
    208e:	10 82       	st	Z, r1
}
    2090:	0f 90       	pop	r0
    2092:	0f 90       	pop	r0
    2094:	0f 90       	pop	r0
    2096:	cf 91       	pop	r28
    2098:	df 91       	pop	r29
    209a:	1f 91       	pop	r17
    209c:	0f 91       	pop	r16
    209e:	08 95       	ret

000020a0 <__udivmodsi4>:
    20a0:	a1 e2       	ldi	r26, 0x21	; 33
    20a2:	1a 2e       	mov	r1, r26
    20a4:	aa 1b       	sub	r26, r26
    20a6:	bb 1b       	sub	r27, r27
    20a8:	fd 01       	movw	r30, r26
    20aa:	0d c0       	rjmp	.+26     	; 0x20c6 <__udivmodsi4_ep>

000020ac <__udivmodsi4_loop>:
    20ac:	aa 1f       	adc	r26, r26
    20ae:	bb 1f       	adc	r27, r27
    20b0:	ee 1f       	adc	r30, r30
    20b2:	ff 1f       	adc	r31, r31
    20b4:	a2 17       	cp	r26, r18
    20b6:	b3 07       	cpc	r27, r19
    20b8:	e4 07       	cpc	r30, r20
    20ba:	f5 07       	cpc	r31, r21
    20bc:	20 f0       	brcs	.+8      	; 0x20c6 <__udivmodsi4_ep>
    20be:	a2 1b       	sub	r26, r18
    20c0:	b3 0b       	sbc	r27, r19
    20c2:	e4 0b       	sbc	r30, r20
    20c4:	f5 0b       	sbc	r31, r21

000020c6 <__udivmodsi4_ep>:
    20c6:	66 1f       	adc	r22, r22
    20c8:	77 1f       	adc	r23, r23
    20ca:	88 1f       	adc	r24, r24
    20cc:	99 1f       	adc	r25, r25
    20ce:	1a 94       	dec	r1
    20d0:	69 f7       	brne	.-38     	; 0x20ac <__udivmodsi4_loop>
    20d2:	60 95       	com	r22
    20d4:	70 95       	com	r23
    20d6:	80 95       	com	r24
    20d8:	90 95       	com	r25
    20da:	9b 01       	movw	r18, r22
    20dc:	ac 01       	movw	r20, r24
    20de:	bd 01       	movw	r22, r26
    20e0:	cf 01       	movw	r24, r30
    20e2:	08 95       	ret

000020e4 <__prologue_saves__>:
    20e4:	2f 92       	push	r2
    20e6:	3f 92       	push	r3
    20e8:	4f 92       	push	r4
    20ea:	5f 92       	push	r5
    20ec:	6f 92       	push	r6
    20ee:	7f 92       	push	r7
    20f0:	8f 92       	push	r8
    20f2:	9f 92       	push	r9
    20f4:	af 92       	push	r10
    20f6:	bf 92       	push	r11
    20f8:	cf 92       	push	r12
    20fa:	df 92       	push	r13
    20fc:	ef 92       	push	r14
    20fe:	ff 92       	push	r15
    2100:	0f 93       	push	r16
    2102:	1f 93       	push	r17
    2104:	cf 93       	push	r28
    2106:	df 93       	push	r29
    2108:	cd b7       	in	r28, 0x3d	; 61
    210a:	de b7       	in	r29, 0x3e	; 62
    210c:	ca 1b       	sub	r28, r26
    210e:	db 0b       	sbc	r29, r27
    2110:	0f b6       	in	r0, 0x3f	; 63
    2112:	f8 94       	cli
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	cd bf       	out	0x3d, r28	; 61
    211a:	09 94       	ijmp

0000211c <__epilogue_restores__>:
    211c:	2a 88       	ldd	r2, Y+18	; 0x12
    211e:	39 88       	ldd	r3, Y+17	; 0x11
    2120:	48 88       	ldd	r4, Y+16	; 0x10
    2122:	5f 84       	ldd	r5, Y+15	; 0x0f
    2124:	6e 84       	ldd	r6, Y+14	; 0x0e
    2126:	7d 84       	ldd	r7, Y+13	; 0x0d
    2128:	8c 84       	ldd	r8, Y+12	; 0x0c
    212a:	9b 84       	ldd	r9, Y+11	; 0x0b
    212c:	aa 84       	ldd	r10, Y+10	; 0x0a
    212e:	b9 84       	ldd	r11, Y+9	; 0x09
    2130:	c8 84       	ldd	r12, Y+8	; 0x08
    2132:	df 80       	ldd	r13, Y+7	; 0x07
    2134:	ee 80       	ldd	r14, Y+6	; 0x06
    2136:	fd 80       	ldd	r15, Y+5	; 0x05
    2138:	0c 81       	ldd	r16, Y+4	; 0x04
    213a:	1b 81       	ldd	r17, Y+3	; 0x03
    213c:	aa 81       	ldd	r26, Y+2	; 0x02
    213e:	b9 81       	ldd	r27, Y+1	; 0x01
    2140:	ce 0f       	add	r28, r30
    2142:	d1 1d       	adc	r29, r1
    2144:	0f b6       	in	r0, 0x3f	; 63
    2146:	f8 94       	cli
    2148:	de bf       	out	0x3e, r29	; 62
    214a:	0f be       	out	0x3f, r0	; 63
    214c:	cd bf       	out	0x3d, r28	; 61
    214e:	ed 01       	movw	r28, r26
    2150:	08 95       	ret

00002152 <_exit>:
    2152:	f8 94       	cli

00002154 <__stop_program>:
    2154:	ff cf       	rjmp	.-2      	; 0x2154 <__stop_program>
