[ START MERGED ]
ResetxRBI_c_i ResetxRBI_c
uFifo/AERfifo_0_1/rRst ResetxRBI_c_i
uFifo/AERfifo_0_1/invout_0 FifoEmptyxS
uFifo/AERfifo_0_1/invout_1 FifoFullxS
shiftRegister_1/CN PC2xSIO_c
[ END MERGED ]
[ START CLIPPED ]
uFifo/AERfifo_0_1/scuba_vlo
uFifo/AERfifo_0_1/scuba_vhi
uClockGen/LOCK
uClockGen/CLKOK2
uClockGen/CLKOK
uClockGen/CLKOS
uFifo/AERfifo_0_1/co0_7
uFifo/AERfifo_0_1/af_set_cmp_ci_a/S1
uFifo/AERfifo_0_1/af_set_cmp_ci_a/S0
uFifo/AERfifo_0_1/cmp_ci_3
uFifo/AERfifo_0_1/co0_6
uFifo/AERfifo_0_1/af_set_ctr_cia/S1
uFifo/AERfifo_0_1/af_set_ctr_cia/S0
uFifo/AERfifo_0_1/af_set_ctr_ci
uFifo/AERfifo_0_1/a2/S1
uFifo/AERfifo_0_1/a2/COUT
uFifo/AERfifo_0_1/ae_set_d_c
uFifo/AERfifo_0_1/co1_5
uFifo/AERfifo_0_1/co0_5
uFifo/AERfifo_0_1/ae_set_cmp_ci_a/S1
uFifo/AERfifo_0_1/ae_set_cmp_ci_a/S0
uFifo/AERfifo_0_1/cmp_ci_2
uFifo/AERfifo_0_1/co2_2
uFifo/AERfifo_0_1/co1_4
uFifo/AERfifo_0_1/co0_4
uFifo/AERfifo_0_1/ae_set_ctr_cia/S1
uFifo/AERfifo_0_1/ae_set_ctr_cia/S0
uFifo/AERfifo_0_1/ae_set_ctr_ci
uFifo/AERfifo_0_1/a1/S1
uFifo/AERfifo_0_1/a1/COUT
uFifo/AERfifo_0_1/full_cmp_ci_a/S1
uFifo/AERfifo_0_1/full_cmp_ci_a/S0
uFifo/AERfifo_0_1/a0/S1
uFifo/AERfifo_0_1/a0/COUT
uFifo/AERfifo_0_1/empty_cmp_ci_a/S1
uFifo/AERfifo_0_1/empty_cmp_ci_a/S0
uFifo/AERfifo_0_1/co2_1
uFifo/AERfifo_0_1/r_gctr_cia/S1
uFifo/AERfifo_0_1/r_gctr_cia/S0
uFifo/AERfifo_0_1/co2
uFifo/AERfifo_0_1/w_gctr_cia/S1
uFifo/AERfifo_0_1/w_gctr_cia/S0
uFifo/AERfifo_0_1/af_setcount_3
uFifo/AERfifo_0_1/iaf_setcount_3
uFifo/AERfifo_0_1/af_setcount_2
uFifo/AERfifo_0_1/iaf_setcount_2
uFifo/AERfifo_0_1/af_setcount_1
uFifo/AERfifo_0_1/iaf_setcount_1
uFifo/AERfifo_0_1/af_setcount_0
uFifo/AERfifo_0_1/iaf_setcount_0
uFifo/AERfifo_0_1/iae_setcount_5
uFifo/AERfifo_0_1/ae_setcount_4
uFifo/AERfifo_0_1/iae_setcount_4
uFifo/AERfifo_0_1/ae_setcount_3
uFifo/AERfifo_0_1/iae_setcount_3
uFifo/AERfifo_0_1/ae_setcount_2
uFifo/AERfifo_0_1/iae_setcount_2
uFifo/AERfifo_0_1/ae_setcount_1
uFifo/AERfifo_0_1/iae_setcount_1
uFifo/AERfifo_0_1/ae_setcount_0
uFifo/AERfifo_0_1/iae_setcount_0
uFifo/AERfifo_0_1/ae_set_cmp_clr
uFifo/AERfifo_0_1/ae_set_cmp_set
uFifo/AERfifo_0_1/ae_setcount_5
uFifo/AlmostFull
uFifo/AlmostEmpty
uFifo/AERfifo_0_1/ae_set_d
uFifo/AERfifo_0_1/a3/S1
uFifo/AERfifo_0_1/af_set
uFifo/AERfifo_0_1/a3/COUT
uFifo/AERfifo_0_1/iaf_setcount_5
uFifo/AERfifo_0_1/iaf_setcount_4
uFifo/AERfifo_0_1/co2_3
uFifo/AERfifo_0_1/co1_6
uFifo/AERfifo_0_1/af_setcount_5
uFifo/AERfifo_0_1/af_set_c
uFifo/AERfifo_0_1/co1_7
uFifo/AERfifo_0_1/af_set_cmp_clr
uFifo/AERfifo_0_1/af_set_cmp_set
uFifo/AERfifo_0_1/af_setcount_4
uEarlyPaketTimer/CountxDP_cry_0_S0[0]
uEarlyPaketTimer/N_1
uEarlyPaketTimer/CountxDP_cry_0_COUT[19]
uEventCounter/CountxDP_cry_0_COUT[7]
uEventCounter/CountxDP_cry_0_S0_0[0]
uEventCounter/N_1
uTimestampCounter/CountxDP_cry_s1_0_COUT[13]
uTimestampCounter/CountxDP_cry_s1_0_S0[0]
uTimestampCounter/N_1
uSynchronizerStateMachine_1/CounterxDP_s_0_S1[13]
uSynchronizerStateMachine_1/CounterxDP_s_0_COUT[13]
uSynchronizerStateMachine_1/CounterxDP_cry_0_S0[0]
uSynchronizerStateMachine_1/N_1
uSynchronizerStateMachine_1/DividerxDP_cry_0_COUT[5]
uSynchronizerStateMachine_1/DividerxDP_cry_0_S0[0]
uSynchronizerStateMachine_1/N_2
monitorStateMachine_1/TimestampOverflowxDP_s_0_S1[15]
monitorStateMachine_1/TimestampOverflowxDP_s_0_COUT[15]
monitorStateMachine_1/TimestampOverflowxDP_cry_0_S0[0]
monitorStateMachine_1/N_1
monitorStateMachine_1/CountxDP_s_0_S1[7]
monitorStateMachine_1/CountxDP_s_0_COUT[7]
monitorStateMachine_1/CountxDP_cry_0_S0_1[0]
monitorStateMachine_1/N_2
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[31]
ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT[31]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[29]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[29]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[25]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[25]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[21]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[21]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[17]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[17]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[15]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[15]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[13]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[13]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[11]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[11]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[9]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[9]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[7]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[7]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[5]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[5]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[3]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[3]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[1]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[1]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[0]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[0]
ADCStateMachine_1/N_1
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[31]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_COUT[31]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[27]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[27]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[23]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[23]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[19]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[19]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[16]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[16]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[14]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[14]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[12]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[12]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[10]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[10]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[8]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[8]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[6]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[6]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[4]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[4]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[3]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[3]
ADCStateMachine_1/N_2
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[31]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_COUT[31]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[29]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[29]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[25]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[25]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[21]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[21]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[17]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[17]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[15]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[15]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[13]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[13]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[11]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[11]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[9]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[9]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[7]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[7]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[5]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[5]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[3]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[3]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[1]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[1]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[0]
ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[0]
ADCStateMachine_1/N_3
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT
ADCStateMachine_1/un1_DividerRowxDP_cry_15_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_15_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_13_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_13_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_11_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_11_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_9_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_9_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_7_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_7_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_5_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_5_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_3_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_3_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_1_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_1_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0
ADCStateMachine_1/N_4
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT
ADCStateMachine_1/un1_DividerRowxDP_1_cry_15_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_15_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_13_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_13_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_11_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_11_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_9_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_9_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_7_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_7_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_5_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_5_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_3_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_3_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_1_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_1_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0
ADCStateMachine_1/N_5
ADCStateMachine_1/DividerColxDP_cry_0_COUT[31]
ADCStateMachine_1/DividerColxDP_cry_0_S0[0]
ADCStateMachine_1/N_6
ADCStateMachine_1/DividerRowxDP_cry_0_COUT[15]
ADCStateMachine_1/DividerRowxDP_cry_0_S0[0]
ADCStateMachine_1/N_7
ADCStateMachine_1/CountRowxDP_s_0_S1[7]
ADCStateMachine_1/CountRowxDP_s_0_COUT[7]
ADCStateMachine_1/CountRowxDP_cry_0_S0[0]
ADCStateMachine_1/N_8
ADCStateMachine_1/CountColxDP_s_0_S1[17]
ADCStateMachine_1/CountColxDP_s_0_COUT[17]
ADCStateMachine_1/CountColxDP_cry_0_S0[0]
ADCStateMachine_1/N_9
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.0.0.97 -- WARNING: Map write only section -- Mon Mar 31 12:35:47 2014

SYSCONFIG PERSISTENT=OFF CONFIG_MODE=SPI DONE_OD=ON DONE_EX=OFF MCCLK_FREQ=2.5 CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF COMPRESS_CONFIG=OFF ENABLE_NDR=OFF CONFIG_IOVOLTAGE=2.5 STRTUP=EXTERNAL ;
LOCATE COMP "FX2FifoDataxDIO[0]" SITE "T2" ;
LOCATE COMP "FX2FifoInFullxSBI" SITE "E14" ;
LOCATE COMP "AERMonitorAddressxDI[9]" SITE "H3" ;
LOCATE COMP "AERMonitorAddressxDI[8]" SITE "J3" ;
LOCATE COMP "AERMonitorAddressxDI[7]" SITE "G3" ;
LOCATE COMP "AERMonitorAddressxDI[6]" SITE "F3" ;
LOCATE COMP "AERMonitorAddressxDI[5]" SITE "F2" ;
LOCATE COMP "AERMonitorAddressxDI[4]" SITE "F1" ;
LOCATE COMP "AERMonitorAddressxDI[3]" SITE "G2" ;
LOCATE COMP "AERMonitorAddressxDI[2]" SITE "G1" ;
LOCATE COMP "AERMonitorAddressxDI[1]" SITE "H2" ;
LOCATE COMP "AERMonitorAddressxDI[0]" SITE "H1" ;
LOCATE COMP "AERMonitorACKxSBO" SITE "C8" ;
LOCATE COMP "AERMonitorREQxABI" SITE "B9" ;
LOCATE COMP "LED3xSO" SITE "B3" ;
LOCATE COMP "LED2xSO" SITE "A12" ;
LOCATE COMP "LED1xSO" SITE "C3" ;
LOCATE COMP "CDVSTestApsTxGatexSO" SITE "A9" ;
LOCATE COMP "CDVSTestBiasBitOutxSI" SITE "A8" ;
LOCATE COMP "CDVSTestBiasDiagSelxSO" SITE "D7" ;
LOCATE COMP "CDVSTestColMode1xSO" SITE "C11" ;
LOCATE COMP "CDVSTestColMode0xSO" SITE "B11" ;
LOCATE COMP "CDVSTestChipResetxRBO" SITE "E11" ;
LOCATE COMP "CDVSTestBiasEnablexEO" SITE "D8" ;
LOCATE COMP "CDVSTestSRColInxSO" SITE "D12" ;
LOCATE COMP "CDVSTestSRRowInxSO" SITE "C9" ;
LOCATE COMP "CDVSTestSRColClockxSO" SITE "D11" ;
LOCATE COMP "CDVSTestSRRowClockxSO" SITE "D9" ;
LOCATE COMP "ADCstbyxEO" SITE "C10" ;
LOCATE COMP "ADCoexEBO" SITE "D10" ;
LOCATE COMP "ADCwordxDI[9]" SITE "J15" ;
LOCATE COMP "ADCwordxDI[8]" SITE "H16" ;
LOCATE COMP "ADCwordxDI[7]" SITE "G15" ;
LOCATE COMP "ADCwordxDI[6]" SITE "G16" ;
LOCATE COMP "ADCwordxDI[5]" SITE "F15" ;
LOCATE COMP "ADCwordxDI[4]" SITE "F16" ;
LOCATE COMP "ADCwordxDI[3]" SITE "E15" ;
LOCATE COMP "ADCwordxDI[2]" SITE "E16" ;
LOCATE COMP "ADCwordxDI[1]" SITE "D16" ;
LOCATE COMP "ADCwordxDI[0]" SITE "C16" ;
LOCATE COMP "ADCclockxCO" SITE "B10" ;
LOCATE COMP "PE3xSI" SITE "J16" ;
LOCATE COMP "PE2xSI" SITE "R14" ;
LOCATE COMP "PA7xSIO" SITE "R16" ;
LOCATE COMP "PA3xSIO" SITE "K16" ;
LOCATE COMP "PA1xSIO" SITE "T14" ;
LOCATE COMP "PA0xSIO" SITE "R15" ;
LOCATE COMP "PC3xSIO" SITE "P15" ;
LOCATE COMP "PC2xSIO" SITE "P16" ;
LOCATE COMP "PC1xSIO" SITE "P14" ;
LOCATE COMP "PC0xSIO" SITE "T15" ;
LOCATE COMP "SynchOutxSBO" SITE "A15" ;
LOCATE COMP "Sync1xABI" SITE "A13" ;
LOCATE COMP "ResetxRBI" SITE "C13" ;
LOCATE COMP "IfClockxCI" SITE "K3" ;
LOCATE COMP "FX2FifoAddressxDO[1]" SITE "H14" ;
LOCATE COMP "FX2FifoAddressxDO[0]" SITE "F14" ;
LOCATE COMP "FX2FifoPktEndxSBO" SITE "L14" ;
LOCATE COMP "FX2FifoReadxEBO" SITE "K14" ;
LOCATE COMP "FX2FifoWritexEBO" SITE "H13" ;
LOCATE COMP "FX2FifoChipSelectxEBO" SITE "B14" ;
LOCATE COMP "FX2FifoDataxDIO[15]" SITE "M1" ;
LOCATE COMP "FX2FifoDataxDIO[14]" SITE "L5" ;
LOCATE COMP "FX2FifoDataxDIO[13]" SITE "P3" ;
LOCATE COMP "FX2FifoDataxDIO[12]" SITE "L4" ;
LOCATE COMP "FX2FifoDataxDIO[11]" SITE "K2" ;
LOCATE COMP "FX2FifoDataxDIO[10]" SITE "R1" ;
LOCATE COMP "FX2FifoDataxDIO[9]" SITE "K1" ;
LOCATE COMP "FX2FifoDataxDIO[8]" SITE "N1" ;
LOCATE COMP "FX2FifoDataxDIO[7]" SITE "P2" ;
LOCATE COMP "FX2FifoDataxDIO[6]" SITE "P1" ;
LOCATE COMP "FX2FifoDataxDIO[5]" SITE "R3" ;
LOCATE COMP "FX2FifoDataxDIO[4]" SITE "R2" ;
LOCATE COMP "FX2FifoDataxDIO[3]" SITE "M2" ;
LOCATE COMP "FX2FifoDataxDIO[2]" SITE "L2" ;
LOCATE COMP "FX2FifoDataxDIO[1]" SITE "T3" ;
FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
USE PRIMARY NET "ClockxC_c" ;
FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
USE PRIMARY NET "IfClockxCI_c" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
