-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calc is
generic (
    C_M_AXI_BUF_R_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_BUF_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BUF_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUF_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUF_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUF_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUF_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUF_R_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_IN_PARMS_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_IN_PARMS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUF_R_TARGET_ADDR : INTEGER := 0;
    C_M_AXI_BUF_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_BUF_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BUF_R_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_buf_r_AWVALID : OUT STD_LOGIC;
    m_axi_buf_r_AWREADY : IN STD_LOGIC;
    m_axi_buf_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ADDR_WIDTH-1 downto 0);
    m_axi_buf_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ID_WIDTH-1 downto 0);
    m_axi_buf_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_buf_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_buf_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_buf_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_AWUSER_WIDTH-1 downto 0);
    m_axi_buf_r_WVALID : OUT STD_LOGIC;
    m_axi_buf_r_WREADY : IN STD_LOGIC;
    m_axi_buf_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_DATA_WIDTH-1 downto 0);
    m_axi_buf_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_DATA_WIDTH/8-1 downto 0);
    m_axi_buf_r_WLAST : OUT STD_LOGIC;
    m_axi_buf_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ID_WIDTH-1 downto 0);
    m_axi_buf_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_WUSER_WIDTH-1 downto 0);
    m_axi_buf_r_ARVALID : OUT STD_LOGIC;
    m_axi_buf_r_ARREADY : IN STD_LOGIC;
    m_axi_buf_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ADDR_WIDTH-1 downto 0);
    m_axi_buf_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ID_WIDTH-1 downto 0);
    m_axi_buf_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_buf_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_buf_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_buf_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_buf_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ARUSER_WIDTH-1 downto 0);
    m_axi_buf_r_RVALID : IN STD_LOGIC;
    m_axi_buf_r_RREADY : OUT STD_LOGIC;
    m_axi_buf_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BUF_R_DATA_WIDTH-1 downto 0);
    m_axi_buf_r_RLAST : IN STD_LOGIC;
    m_axi_buf_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ID_WIDTH-1 downto 0);
    m_axi_buf_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUF_R_RUSER_WIDTH-1 downto 0);
    m_axi_buf_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_BVALID : IN STD_LOGIC;
    m_axi_buf_r_BREADY : OUT STD_LOGIC;
    m_axi_buf_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_buf_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BUF_R_ID_WIDTH-1 downto 0);
    m_axi_buf_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUF_R_BUSER_WIDTH-1 downto 0);
    s_axi_in_parms_AWVALID : IN STD_LOGIC;
    s_axi_in_parms_AWREADY : OUT STD_LOGIC;
    s_axi_in_parms_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_IN_PARMS_ADDR_WIDTH-1 downto 0);
    s_axi_in_parms_WVALID : IN STD_LOGIC;
    s_axi_in_parms_WREADY : OUT STD_LOGIC;
    s_axi_in_parms_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_IN_PARMS_DATA_WIDTH-1 downto 0);
    s_axi_in_parms_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_IN_PARMS_DATA_WIDTH/8-1 downto 0);
    s_axi_in_parms_ARVALID : IN STD_LOGIC;
    s_axi_in_parms_ARREADY : OUT STD_LOGIC;
    s_axi_in_parms_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_IN_PARMS_ADDR_WIDTH-1 downto 0);
    s_axi_in_parms_RVALID : OUT STD_LOGIC;
    s_axi_in_parms_RREADY : IN STD_LOGIC;
    s_axi_in_parms_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_IN_PARMS_DATA_WIDTH-1 downto 0);
    s_axi_in_parms_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_in_parms_BVALID : OUT STD_LOGIC;
    s_axi_in_parms_BREADY : IN STD_LOGIC;
    s_axi_in_parms_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of calc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "calc,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.250000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=176,HLS_SYN_FF=22080,HLS_SYN_LUT=24956,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (60 downto 0) := "0000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (60 downto 0) := "0000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (60 downto 0) := "0000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (60 downto 0) := "0000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (60 downto 0) := "0000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (60 downto 0) := "0000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (60 downto 0) := "0001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (60 downto 0) := "0010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (60 downto 0) := "0100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (60 downto 0) := "1000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv40_7FFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "0111111111111111111111111111111111111111";
    constant ap_const_lv40_8000000000 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal X0_V : STD_LOGIC_VECTOR (39 downto 0);
    signal Y0_V : STD_LOGIC_VECTOR (39 downto 0);
    signal X1_V : STD_LOGIC_VECTOR (39 downto 0);
    signal width_V : STD_LOGIC_VECTOR (11 downto 0);
    signal maxIter : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_r_blk_n_AW : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln84_reg_2483 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_2483_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal icmp_ln84_reg_2483_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_blk_n_B : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal icmp_ln84_reg_2483_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_AWVALID : STD_LOGIC;
    signal buf_r_AWREADY : STD_LOGIC;
    signal buf_r_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_r_WVALID : STD_LOGIC;
    signal buf_r_WREADY : STD_LOGIC;
    signal buf_r_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_r_ARREADY : STD_LOGIC;
    signal buf_r_RVALID : STD_LOGIC;
    signal buf_r_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_r_RLAST : STD_LOGIC;
    signal buf_r_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_r_BVALID : STD_LOGIC;
    signal buf_r_BREADY : STD_LOGIC;
    signal buf_r_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_r_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_r_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal index_1_reg_428 : STD_LOGIC_VECTOR (23 downto 0);
    signal i_op_assign_reg_438 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_1922 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state60_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state62_io : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state63_io : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state68_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln84_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_6_fu_1112_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal select_ln340_21_fu_1534_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_mandel_calc_fu_489_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_mandel_calc_fu_449_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_449_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_457_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_457_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_465_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_465_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_473_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_473_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_481_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_481_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_489_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_489_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_497_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_497_ap_done : STD_LOGIC;
    signal grp_mandel_calc_fu_505_ap_ready : STD_LOGIC;
    signal grp_mandel_calc_fu_505_ap_done : STD_LOGIC;
    signal ap_block_state58_on_subcall_done : BOOLEAN;
    signal trunc_ln1192_5_fu_812_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal maxIter_read_reg_1934 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y0_V_read_reg_1943 : STD_LOGIC_VECTOR (39 downto 0);
    signal X0_V_read_reg_1948 : STD_LOGIC_VECTOR (39 downto 0);
    signal mem_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_1961 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal select_ln340_24_fu_1744_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_465_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1192_fu_792_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln703_fu_824_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_29_fu_543_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal height_V_reg_1966 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal p_Result_s_reg_1971 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1917_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln700_reg_1978 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal icmp_ln73_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_1984 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1991 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_449_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1192_6_fu_816_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln703_5_fu_1066_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln1118_fu_627_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1118_reg_1996 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_fu_630_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln1118_reg_2003 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln703_fu_634_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln703_reg_2015 : STD_LOGIC_VECTOR (51 downto 0);
    signal rhs_V_4_fu_637_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal rhs_V_4_reg_2027 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_46_reg_2032 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_V_reg_2035 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal mem_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2044 : STD_LOGIC_VECTOR (51 downto 0);
    signal add_ln703_4_fu_1020_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln340_23_fu_1674_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_497_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1116_1_fu_682_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_686_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_1838_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_47_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2054 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_701_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_mandel_calc_fu_473_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1116_2_fu_697_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln340_20_fu_1464_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln703_3_fu_974_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln1148_fu_527_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln785_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_reg_2059 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2064 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1909_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln703_7_fu_1158_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1192_1_fu_796_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_16_fu_1820_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2074 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln703_2_fu_928_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_457_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1192_2_fu_800_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mem_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2079 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1192_3_fu_804_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_505_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_19_fu_1394_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal mem_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2084 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1310_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1192_4_fu_808_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal width_V_read_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_2099 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln340_22_fu_1604_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_481_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1116_fu_657_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_661_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_2129 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_2129_pp0_iter1_reg : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1116_3_fu_712_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_716_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mem_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2139 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_731_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1116_4_fu_727_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_2149 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_746_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1116_5_fu_742_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln87_fu_1775_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal reg_2159 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_2159_pp0_iter1_reg : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1116_6_fu_757_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_761_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mem_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2169 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1116_7_fu_772_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_776_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mem_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_2174 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1192_7_fu_820_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln786_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_reg_2202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_2207 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_2219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2235 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_2247 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_reg_2253 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_2_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_2_reg_2258 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_2263 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_2275 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_3_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_3_reg_2281 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_3_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_3_reg_2286 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2291 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_2303 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_4_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_4_reg_2309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_4_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_4_reg_2314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_2319 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_2331 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_5_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_5_reg_2337 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_5_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_5_reg_2342 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2359 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_6_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_6_reg_2365 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_6_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_6_reg_2370 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_2375 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_7_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_7_reg_2393 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_7_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_7_reg_2398 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_2483_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_2483_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_2483_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_2483_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal reg_2502 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state60 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal mem_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_0_ce0 : STD_LOGIC;
    signal mem_0_we0 : STD_LOGIC;
    signal mem_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_1_ce0 : STD_LOGIC;
    signal mem_1_we0 : STD_LOGIC;
    signal mem_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_2_ce0 : STD_LOGIC;
    signal mem_2_we0 : STD_LOGIC;
    signal mem_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_3_ce0 : STD_LOGIC;
    signal mem_3_we0 : STD_LOGIC;
    signal mem_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_4_ce0 : STD_LOGIC;
    signal mem_4_we0 : STD_LOGIC;
    signal mem_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_5_ce0 : STD_LOGIC;
    signal mem_5_we0 : STD_LOGIC;
    signal mem_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_6_ce0 : STD_LOGIC;
    signal mem_6_we0 : STD_LOGIC;
    signal mem_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_7_ce0 : STD_LOGIC;
    signal mem_7_we0 : STD_LOGIC;
    signal mem_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mandel_calc_fu_449_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_449_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_457_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_457_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_465_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_465_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_473_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_473_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_473_x_in_V : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_481_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_481_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_489_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_489_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_489_x_in_V : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_497_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_497_ap_idle : STD_LOGIC;
    signal grp_mandel_calc_fu_497_x_in_V : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_mandel_calc_fu_505_ap_start : STD_LOGIC;
    signal grp_mandel_calc_fu_505_ap_idle : STD_LOGIC;
    signal indvars_iv_reg_374 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_30_reg_384 : STD_LOGIC_VECTOR (39 downto 0);
    signal t_V_1_reg_394 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_0_reg_405 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_1_0_reg_417 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal icmp_ln70_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mandel_calc_fu_449_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_mandel_calc_fu_457_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_465_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_473_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_481_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_489_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_497_ap_start_reg : STD_LOGIC := '0';
    signal grp_mandel_calc_fu_505_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln79_fu_1752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_1_fu_1789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_2_fu_1807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal rhs_V_fu_517_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_530_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_530_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal xor_ln786_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_586_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal y_V_fu_1851_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal height_V_fu_617_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_fu_630_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal rhs_V_4_fu_637_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_646_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_661_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_661_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_fu_676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_686_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_686_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_1_fu_691_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_701_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_701_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_2_fu_706_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_716_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_716_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_3_fu_721_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_731_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_731_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_4_fu_736_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_746_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_746_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_5_fu_751_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_761_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_761_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln700_6_fu_766_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_776_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_776_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln1192_fu_836_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_9_fu_848_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_1_fu_870_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_s_fu_894_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_2_fu_916_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_10_fu_940_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_3_fu_962_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_11_fu_986_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_4_fu_1008_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_12_fu_1032_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_5_fu_1054_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_13_fu_1078_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_6_fu_1100_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_14_fu_1124_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_7_fu_1146_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_15_fu_1170_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln785_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_1212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1240_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1247_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1254_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_12_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1254_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_6_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_1_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1310_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1240_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1247_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_7_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_2_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_579_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_10_fu_1387_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_8_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_3_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_1450_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_11_fu_1457_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln340_26_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_1450_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_11_fu_1457_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_9_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_12_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_4_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1520_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_12_fu_1527_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln340_29_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1520_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_12_fu_1527_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_10_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_13_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_17_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_5_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_30_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_31_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_13_fu_1590_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_13_fu_1597_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_11_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_14_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_6_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_32_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_33_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1660_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_14_fu_1667_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_12_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_17_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_15_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_19_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_7_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_11_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_34_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_35_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_15_fu_1730_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln388_15_fu_1737_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal lshr_ln1_fu_1779_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln87_fu_1817_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_16_fu_1820_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1820_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1838_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal shl_ln_fu_604_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_3_fu_1834_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal lhs_V_fu_513_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1838_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln215_fu_601_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_fu_517_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Result_23_fu_1855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_fu_1843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1909_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1254_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_586_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1917_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1917_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_530_ap_start : STD_LOGIC;
    signal grp_fu_530_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_530_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_661_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_686_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_701_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_716_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_731_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_746_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_761_p00 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_776_p00 : STD_LOGIC_VECTOR (51 downto 0);

    component mandel_calc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_in_V : IN STD_LOGIC_VECTOR (39 downto 0);
        y_in_V : IN STD_LOGIC_VECTOR (39 downto 0);
        maxIter : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_sdiv_41ns_13eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component calc_mul_12ns_40sfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component calc_mux_832_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_mem_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_in_parms_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        X0_V : OUT STD_LOGIC_VECTOR (39 downto 0);
        Y0_V : OUT STD_LOGIC_VECTOR (39 downto 0);
        X1_V : OUT STD_LOGIC_VECTOR (39 downto 0);
        width_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        maxIter : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_buf_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_TARGET_ADDR : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    calc_in_parms_s_axi_U : component calc_in_parms_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_IN_PARMS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_IN_PARMS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_in_parms_AWVALID,
        AWREADY => s_axi_in_parms_AWREADY,
        AWADDR => s_axi_in_parms_AWADDR,
        WVALID => s_axi_in_parms_WVALID,
        WREADY => s_axi_in_parms_WREADY,
        WDATA => s_axi_in_parms_WDATA,
        WSTRB => s_axi_in_parms_WSTRB,
        ARVALID => s_axi_in_parms_ARVALID,
        ARREADY => s_axi_in_parms_ARREADY,
        ARADDR => s_axi_in_parms_ARADDR,
        RVALID => s_axi_in_parms_RVALID,
        RREADY => s_axi_in_parms_RREADY,
        RDATA => s_axi_in_parms_RDATA,
        RRESP => s_axi_in_parms_RRESP,
        BVALID => s_axi_in_parms_BVALID,
        BREADY => s_axi_in_parms_BREADY,
        BRESP => s_axi_in_parms_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        X0_V => X0_V,
        Y0_V => Y0_V,
        X1_V => X1_V,
        width_V => width_V,
        maxIter => maxIter);

    calc_buf_r_m_axi_U : component calc_buf_r_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BUF_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BUF_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BUF_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BUF_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BUF_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BUF_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BUF_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BUF_R_BUSER_WIDTH,
        C_TARGET_ADDR => C_M_AXI_BUF_R_TARGET_ADDR,
        C_USER_VALUE => C_M_AXI_BUF_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BUF_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BUF_R_CACHE_VALUE)
    port map (
        AWVALID => m_axi_buf_r_AWVALID,
        AWREADY => m_axi_buf_r_AWREADY,
        AWADDR => m_axi_buf_r_AWADDR,
        AWID => m_axi_buf_r_AWID,
        AWLEN => m_axi_buf_r_AWLEN,
        AWSIZE => m_axi_buf_r_AWSIZE,
        AWBURST => m_axi_buf_r_AWBURST,
        AWLOCK => m_axi_buf_r_AWLOCK,
        AWCACHE => m_axi_buf_r_AWCACHE,
        AWPROT => m_axi_buf_r_AWPROT,
        AWQOS => m_axi_buf_r_AWQOS,
        AWREGION => m_axi_buf_r_AWREGION,
        AWUSER => m_axi_buf_r_AWUSER,
        WVALID => m_axi_buf_r_WVALID,
        WREADY => m_axi_buf_r_WREADY,
        WDATA => m_axi_buf_r_WDATA,
        WSTRB => m_axi_buf_r_WSTRB,
        WLAST => m_axi_buf_r_WLAST,
        WID => m_axi_buf_r_WID,
        WUSER => m_axi_buf_r_WUSER,
        ARVALID => m_axi_buf_r_ARVALID,
        ARREADY => m_axi_buf_r_ARREADY,
        ARADDR => m_axi_buf_r_ARADDR,
        ARID => m_axi_buf_r_ARID,
        ARLEN => m_axi_buf_r_ARLEN,
        ARSIZE => m_axi_buf_r_ARSIZE,
        ARBURST => m_axi_buf_r_ARBURST,
        ARLOCK => m_axi_buf_r_ARLOCK,
        ARCACHE => m_axi_buf_r_ARCACHE,
        ARPROT => m_axi_buf_r_ARPROT,
        ARQOS => m_axi_buf_r_ARQOS,
        ARREGION => m_axi_buf_r_ARREGION,
        ARUSER => m_axi_buf_r_ARUSER,
        RVALID => m_axi_buf_r_RVALID,
        RREADY => m_axi_buf_r_RREADY,
        RDATA => m_axi_buf_r_RDATA,
        RLAST => m_axi_buf_r_RLAST,
        RID => m_axi_buf_r_RID,
        RUSER => m_axi_buf_r_RUSER,
        RRESP => m_axi_buf_r_RRESP,
        BVALID => m_axi_buf_r_BVALID,
        BREADY => m_axi_buf_r_BREADY,
        BRESP => m_axi_buf_r_BRESP,
        BID => m_axi_buf_r_BID,
        BUSER => m_axi_buf_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => buf_r_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => buf_r_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => buf_r_RDATA,
        I_RID => buf_r_RID,
        I_RUSER => buf_r_RUSER,
        I_RRESP => buf_r_RRESP,
        I_RLAST => buf_r_RLAST,
        I_AWVALID => buf_r_AWVALID,
        I_AWREADY => buf_r_AWREADY,
        I_AWADDR => buf_r_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => buf_r_WVALID,
        I_WREADY => buf_r_WREADY,
        I_WDATA => buf_r_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv2_3,
        I_BVALID => buf_r_BVALID,
        I_BREADY => buf_r_BREADY,
        I_BRESP => buf_r_BRESP,
        I_BID => buf_r_BID,
        I_BUSER => buf_r_BUSER);

    mem_0_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_0_address0,
        ce0 => mem_0_ce0,
        we0 => mem_0_we0,
        d0 => mem_0_d0,
        q0 => mem_0_q0);

    mem_1_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_1_address0,
        ce0 => mem_1_ce0,
        we0 => mem_1_we0,
        d0 => mem_1_d0,
        q0 => mem_1_q0);

    mem_2_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_2_address0,
        ce0 => mem_2_ce0,
        we0 => mem_2_we0,
        d0 => mem_2_d0,
        q0 => mem_2_q0);

    mem_3_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_3_address0,
        ce0 => mem_3_ce0,
        we0 => mem_3_we0,
        d0 => mem_3_d0,
        q0 => mem_3_q0);

    mem_4_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_4_address0,
        ce0 => mem_4_ce0,
        we0 => mem_4_we0,
        d0 => mem_4_d0,
        q0 => mem_4_q0);

    mem_5_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_5_address0,
        ce0 => mem_5_ce0,
        we0 => mem_5_we0,
        d0 => mem_5_d0,
        q0 => mem_5_q0);

    mem_6_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_6_address0,
        ce0 => mem_6_ce0,
        we0 => mem_6_we0,
        d0 => mem_6_d0,
        q0 => mem_6_q0);

    mem_7_U : component calc_mem_0
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => mem_7_address0,
        ce0 => mem_7_ce0,
        we0 => mem_7_we0,
        d0 => mem_7_d0,
        q0 => mem_7_q0);

    grp_mandel_calc_fu_449 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_449_ap_start,
        ap_done => grp_mandel_calc_fu_449_ap_done,
        ap_idle => grp_mandel_calc_fu_449_ap_idle,
        ap_ready => grp_mandel_calc_fu_449_ap_ready,
        x_in_V => reg_2084,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_449_ap_return);

    grp_mandel_calc_fu_457 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_457_ap_start,
        ap_done => grp_mandel_calc_fu_457_ap_done,
        ap_idle => grp_mandel_calc_fu_457_ap_idle,
        ap_ready => grp_mandel_calc_fu_457_ap_ready,
        x_in_V => reg_2064,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_457_ap_return);

    grp_mandel_calc_fu_465 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_465_ap_start,
        ap_done => grp_mandel_calc_fu_465_ap_done,
        ap_idle => grp_mandel_calc_fu_465_ap_idle,
        ap_ready => grp_mandel_calc_fu_465_ap_ready,
        x_in_V => reg_2079,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_465_ap_return);

    grp_mandel_calc_fu_473 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_473_ap_start,
        ap_done => grp_mandel_calc_fu_473_ap_done,
        ap_idle => grp_mandel_calc_fu_473_ap_idle,
        ap_ready => grp_mandel_calc_fu_473_ap_ready,
        x_in_V => grp_mandel_calc_fu_473_x_in_V,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_473_ap_return);

    grp_mandel_calc_fu_481 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_481_ap_start,
        ap_done => grp_mandel_calc_fu_481_ap_done,
        ap_idle => grp_mandel_calc_fu_481_ap_idle,
        ap_ready => grp_mandel_calc_fu_481_ap_ready,
        x_in_V => reg_1922,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_481_ap_return);

    grp_mandel_calc_fu_489 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_489_ap_start,
        ap_done => grp_mandel_calc_fu_489_ap_done,
        ap_idle => grp_mandel_calc_fu_489_ap_idle,
        ap_ready => grp_mandel_calc_fu_489_ap_ready,
        x_in_V => grp_mandel_calc_fu_489_x_in_V,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_489_ap_return);

    grp_mandel_calc_fu_497 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_497_ap_start,
        ap_done => grp_mandel_calc_fu_497_ap_done,
        ap_idle => grp_mandel_calc_fu_497_ap_idle,
        ap_ready => grp_mandel_calc_fu_497_ap_ready,
        x_in_V => grp_mandel_calc_fu_497_x_in_V,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_497_ap_return);

    grp_mandel_calc_fu_505 : component mandel_calc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mandel_calc_fu_505_ap_start,
        ap_done => grp_mandel_calc_fu_505_ap_done,
        ap_idle => grp_mandel_calc_fu_505_ap_idle,
        ap_ready => grp_mandel_calc_fu_505_ap_ready,
        x_in_V => reg_1961,
        y_in_V => p_Val2_30_reg_384,
        maxIter => maxIter_read_reg_1934,
        ap_return => grp_mandel_calc_fu_505_ap_return);

    calc_sdiv_41ns_13eOg_U13 : component calc_sdiv_41ns_13eOg
    generic map (
        ID => 1,
        NUM_STAGE => 45,
        din0_WIDTH => 41,
        din1_WIDTH => 13,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_530_ap_start,
        done => grp_fu_530_ap_done,
        din0 => grp_fu_530_p0,
        din1 => grp_fu_530_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_530_p2);

    calc_mul_12ns_40sfYi_U14 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_661_p0,
        din1 => grp_fu_661_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_661_p2);

    calc_mul_12ns_40sfYi_U15 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_686_p0,
        din1 => grp_fu_686_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_686_p2);

    calc_mul_12ns_40sfYi_U16 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_701_p0,
        din1 => grp_fu_701_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_701_p2);

    calc_mul_12ns_40sfYi_U17 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_716_p0,
        din1 => grp_fu_716_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_716_p2);

    calc_mul_12ns_40sfYi_U18 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_731_p0,
        din1 => grp_fu_731_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_731_p2);

    calc_mul_12ns_40sfYi_U19 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_746_p0,
        din1 => grp_fu_746_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_746_p2);

    calc_mul_12ns_40sfYi_U20 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_761_p0,
        din1 => grp_fu_761_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_761_p2);

    calc_mul_12ns_40sfYi_U21 : component calc_mul_12ns_40sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 12,
        din1_WIDTH => 40,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_776_p0,
        din1 => grp_fu_776_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_776_p2);

    calc_mux_832_16_1_1_U22 : component calc_mux_832_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 32,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_16_fu_1820_p1,
        din1 => tmp_16_fu_1820_p2,
        din2 => tmp_16_fu_1820_p3,
        din3 => tmp_16_fu_1820_p4,
        din4 => tmp_16_fu_1820_p5,
        din5 => tmp_16_fu_1820_p6,
        din6 => tmp_16_fu_1820_p7,
        din7 => tmp_16_fu_1820_p8,
        din8 => tmp_16_fu_1820_p9,
        dout => tmp_16_fu_1820_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state60)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state60);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_449_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_449_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_449_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_449_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_449_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_457_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_457_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_457_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_457_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_457_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_465_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_465_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_465_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_465_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_465_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_473_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_473_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_473_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_473_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_473_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_481_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_481_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_481_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_481_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_481_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_489_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_489_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_489_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_489_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_489_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_497_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_497_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_497_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_497_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_497_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mandel_calc_fu_505_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mandel_calc_fu_505_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_mandel_calc_fu_505_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mandel_calc_fu_505_ap_ready = ap_const_logic_1)) then 
                    grp_mandel_calc_fu_505_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_op_assign_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                i_op_assign_reg_438 <= ap_const_lv12_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                i_op_assign_reg_438 <= grp_fu_646_p2;
            end if; 
        end if;
    end process;

    index_0_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                index_0_reg_405 <= reg_2099(24 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                index_0_reg_405 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    index_1_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                index_1_reg_428 <= index_0_reg_405;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                index_1_reg_428 <= grp_fu_1917_p2(24 - 1 downto 0);
            end if; 
        end if;
    end process;

    indvars_iv_reg_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                indvars_iv_reg_374 <= grp_fu_1917_p2(24 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                indvars_iv_reg_374 <= zext_ln1118_fu_627_p1;
            end if; 
        end if;
    end process;

    p_Val2_30_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                p_Val2_30_reg_384 <= grp_fu_1909_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                p_Val2_30_reg_384 <= Y0_V_read_reg_1943;
            end if; 
        end if;
    end process;

    reg_1922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_1922 <= trunc_ln1192_5_fu_812_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_1922 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_489_ap_return),40));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_1922 <= select_ln340_21_fu_1534_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_1922 <= add_ln703_6_fu_1112_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_1922 <= zext_ln87_1_fu_1789_p1(40 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_1961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                reg_1961 <= p_Val2_29_fu_543_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_1961 <= add_ln703_fu_824_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_1961 <= trunc_ln1192_fu_792_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_1961 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_465_ap_return),40));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_1961 <= select_ln340_24_fu_1744_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_1961 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_4_q0),40));
            end if; 
        end if;
    end process;

    reg_1991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_1991 <= add_ln703_5_fu_1066_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_1991 <= trunc_ln1192_6_fu_816_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_1991 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_449_ap_return),40));
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_1991 <= zext_ln87_1_fu_1789_p1(40 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_2044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reg_2044 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1838_p2),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2044 <= grp_fu_686_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2044 <= zext_ln1116_1_fu_682_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_2044 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_497_ap_return),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2044 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_23_fu_1674_p3),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_2044 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_4_fu_1020_p2),52));
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2044 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_0_q0),52));
            end if; 
        end if;
    end process;

    reg_2054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                reg_2054 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1148_fu_527_p1),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_2054 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_3_fu_974_p2),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2054 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_20_fu_1464_p3),52));
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2054 <= zext_ln1116_2_fu_697_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_2054 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_473_ap_return),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2054 <= grp_fu_701_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_2054 <= zext_ln87_1_fu_1789_p1(52 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_2064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2064 <= trunc_ln1192_1_fu_796_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_2064 <= add_ln703_7_fu_1158_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2064 <= grp_fu_1909_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2064 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_5_q0),40));
            end if; 
        end if;
    end process;

    reg_2074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2074 <= trunc_ln1192_2_fu_800_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_2074 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_457_ap_return),40));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                reg_2074 <= add_ln703_2_fu_928_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln84_reg_2483_pp0_iter1_reg = ap_const_lv1_0))) then 
                reg_2074 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1820_p10),40));
            end if; 
        end if;
    end process;

    reg_2079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2079 <= select_ln340_19_fu_1394_p3;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_2079 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_505_ap_return),40));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2079 <= trunc_ln1192_3_fu_804_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2079 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_6_q0),40));
            end if; 
        end if;
    end process;

    reg_2084_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2084 <= trunc_ln1192_4_fu_808_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2084 <= grp_fu_1310_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2084 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_7_q0),40));
            end if; 
        end if;
    end process;

    reg_2099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2099 <= grp_fu_661_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2099 <= zext_ln1116_fu_657_p1;
            elsif (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                reg_2099 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mandel_calc_fu_481_ap_return),52));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                reg_2099 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_22_fu_1604_p3),52));
            elsif (((ap_const_logic_1 = ap_CS_fsm_state55) or ((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49)))) then 
                reg_2099 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1917_p2),52));
            end if; 
        end if;
    end process;

    reg_2129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2129 <= grp_fu_716_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2129 <= zext_ln1116_3_fu_712_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_2129 <= zext_ln87_2_fu_1807_p1(52 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_2139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2139 <= zext_ln1116_4_fu_727_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2139 <= grp_fu_731_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2139 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_2_q0),52));
            end if; 
        end if;
    end process;

    reg_2149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2149 <= zext_ln1116_5_fu_742_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2149 <= grp_fu_746_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_2149 <= zext_ln87_1_fu_1789_p1(52 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_2159_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2159 <= grp_fu_761_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2159 <= zext_ln1116_6_fu_757_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_2159 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln87_fu_1775_p1),52));
            end if; 
        end if;
    end process;

    reg_2169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2169 <= grp_fu_776_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2169 <= zext_ln1116_7_fu_772_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2169 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_3_q0),52));
            end if; 
        end if;
    end process;

    reg_2174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                reg_2174 <= trunc_ln1192_7_fu_820_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_reg_2483 = ap_const_lv1_0))) then 
                reg_2174 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mem_1_q0),40));
            end if; 
        end if;
    end process;

    reg_2502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
                reg_2502 <= tmp_V_1_0_reg_417(11 downto 3);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_0))) then 
                reg_2502 <= zext_ln87_1_fu_1789_p1(9 - 1 downto 0);
            end if; 
        end if;
    end process;

    t_V_1_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                t_V_1_reg_394 <= line_V_reg_2035;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                t_V_1_reg_394 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    tmp_V_1_0_reg_417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln70_fu_641_p2 = ap_const_lv1_0))) then 
                tmp_V_1_0_reg_417 <= ap_const_lv12_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                tmp_V_1_0_reg_417 <= add_ln700_reg_1978;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                X0_V_read_reg_1948 <= X0_V;
                Y0_V_read_reg_1943 <= Y0_V;
                maxIter_read_reg_1934 <= maxIter;
                width_V_read_reg_2089 <= width_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then
                add_ln700_reg_1978 <= grp_fu_1917_p2(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                height_V_reg_1966 <= height_V_fu_617_p1(13 downto 2);
                rhs_V_4_reg_2027 <= rhs_V_4_fu_637_p1;
                sext_ln1118_reg_2003 <= sext_ln1118_fu_630_p1;
                sext_ln703_reg_2015 <= sext_ln703_fu_634_p1;
                    zext_ln1118_reg_1996(11 downto 0) <= zext_ln1118_fu_627_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                icmp_ln785_1_reg_2225 <= icmp_ln785_1_fu_904_p2;
                icmp_ln785_2_reg_2253 <= icmp_ln785_2_fu_950_p2;
                icmp_ln785_3_reg_2281 <= icmp_ln785_3_fu_996_p2;
                icmp_ln785_4_reg_2309 <= icmp_ln785_4_fu_1042_p2;
                icmp_ln785_5_reg_2337 <= icmp_ln785_5_fu_1088_p2;
                icmp_ln785_6_reg_2365 <= icmp_ln785_6_fu_1134_p2;
                icmp_ln785_7_reg_2393 <= icmp_ln785_7_fu_1180_p2;
                icmp_ln785_reg_2059 <= icmp_ln785_fu_858_p2;
                icmp_ln786_1_reg_2230 <= icmp_ln786_1_fu_910_p2;
                icmp_ln786_2_reg_2258 <= icmp_ln786_2_fu_956_p2;
                icmp_ln786_3_reg_2286 <= icmp_ln786_3_fu_1002_p2;
                icmp_ln786_4_reg_2314 <= icmp_ln786_4_fu_1048_p2;
                icmp_ln786_5_reg_2342 <= icmp_ln786_5_fu_1094_p2;
                icmp_ln786_6_reg_2370 <= icmp_ln786_6_fu_1140_p2;
                icmp_ln786_7_reg_2398 <= icmp_ln786_7_fu_1186_p2;
                icmp_ln786_reg_2202 <= icmp_ln786_fu_864_p2;
                tmp_46_reg_2032 <= add_ln1192_fu_836_p2(51 downto 51);
                tmp_47_reg_2049 <= add_ln703_fu_824_p2(39 downto 39);
                tmp_48_reg_2207 <= add_ln1192_1_fu_870_p2(51 downto 51);
                tmp_49_reg_2219 <= grp_fu_1917_p2(39 downto 39);
                tmp_50_reg_2235 <= add_ln1192_2_fu_916_p2(51 downto 51);
                tmp_51_reg_2247 <= add_ln703_2_fu_928_p2(39 downto 39);
                tmp_52_reg_2263 <= add_ln1192_3_fu_962_p2(51 downto 51);
                tmp_53_reg_2275 <= add_ln703_3_fu_974_p2(39 downto 39);
                tmp_54_reg_2291 <= add_ln1192_4_fu_1008_p2(51 downto 51);
                tmp_55_reg_2303 <= add_ln703_4_fu_1020_p2(39 downto 39);
                tmp_56_reg_2319 <= add_ln1192_5_fu_1054_p2(51 downto 51);
                tmp_57_reg_2331 <= add_ln703_5_fu_1066_p2(39 downto 39);
                tmp_58_reg_2347 <= add_ln1192_6_fu_1100_p2(51 downto 51);
                tmp_59_reg_2359 <= add_ln703_6_fu_1112_p2(39 downto 39);
                tmp_60_reg_2375 <= add_ln1192_7_fu_1146_p2(51 downto 51);
                tmp_61_reg_2387 <= add_ln703_7_fu_1158_p2(39 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln84_reg_2483 <= icmp_ln84_fu_1763_p2;
                icmp_ln84_reg_2483_pp0_iter1_reg <= icmp_ln84_reg_2483;
                reg_2129_pp0_iter1_reg <= reg_2129;
                reg_2159_pp0_iter1_reg <= reg_2159;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln84_reg_2483_pp0_iter2_reg <= icmp_ln84_reg_2483_pp0_iter1_reg;
                icmp_ln84_reg_2483_pp0_iter3_reg <= icmp_ln84_reg_2483_pp0_iter2_reg;
                icmp_ln84_reg_2483_pp0_iter4_reg <= icmp_ln84_reg_2483_pp0_iter3_reg;
                icmp_ln84_reg_2483_pp0_iter5_reg <= icmp_ln84_reg_2483_pp0_iter4_reg;
                icmp_ln84_reg_2483_pp0_iter6_reg <= icmp_ln84_reg_2483_pp0_iter5_reg;
                icmp_ln84_reg_2483_pp0_iter7_reg <= icmp_ln84_reg_2483_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                line_V_reg_2035 <= grp_fu_646_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                p_Result_21_reg_1984 <= grp_fu_530_p2(39 downto 39);
                p_Result_s_reg_1971 <= grp_fu_530_p2(40 downto 40);
            end if;
        end if;
    end process;
    zext_ln1118_reg_1996(23 downto 12) <= "000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter8, icmp_ln84_fu_1763_p2, ap_CS_fsm_state58, ap_block_state58_on_subcall_done, ap_enable_reg_pp0_iter1, ap_CS_fsm_state49, icmp_ln73_fu_652_p2, ap_CS_fsm_state48, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter7, icmp_ln70_fu_641_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((icmp_ln70_fu_641_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state49 => 
                if (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln84_fu_1763_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1192_1_fu_870_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2044));
    add_ln1192_2_fu_916_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2054));
    add_ln1192_3_fu_962_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2129));
    add_ln1192_4_fu_1008_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2139));
    add_ln1192_5_fu_1054_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2149));
    add_ln1192_6_fu_1100_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2159));
    add_ln1192_7_fu_1146_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2169));
    add_ln1192_fu_836_p2 <= std_logic_vector(signed(sext_ln703_reg_2015) + signed(reg_2099));
    add_ln703_2_fu_928_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_2074));
    add_ln703_3_fu_974_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_2079));
    add_ln703_4_fu_1020_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_2084));
    add_ln703_5_fu_1066_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_1922));
    add_ln703_6_fu_1112_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_1991));
    add_ln703_7_fu_1158_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_2174));
    add_ln703_fu_824_p2 <= std_logic_vector(signed(X0_V_read_reg_1948) + signed(reg_1961));
    and_ln785_1_fu_1271_p2 <= (xor_ln785_11_fu_1266_p2 and or_ln785_6_fu_1262_p2);
    and_ln785_2_fu_1341_p2 <= (xor_ln785_12_fu_1336_p2 and or_ln785_7_fu_1332_p2);
    and_ln785_3_fu_1411_p2 <= (xor_ln785_13_fu_1406_p2 and or_ln785_8_fu_1402_p2);
    and_ln785_4_fu_1481_p2 <= (xor_ln785_14_fu_1476_p2 and or_ln785_9_fu_1472_p2);
    and_ln785_5_fu_1551_p2 <= (xor_ln785_15_fu_1546_p2 and or_ln785_10_fu_1542_p2);
    and_ln785_6_fu_1621_p2 <= (xor_ln785_16_fu_1616_p2 and or_ln785_11_fu_1612_p2);
    and_ln785_7_fu_1691_p2 <= (xor_ln785_17_fu_1686_p2 and or_ln785_12_fu_1682_p2);
    and_ln785_fu_1201_p2 <= (xor_ln785_fu_1196_p2 and or_ln785_fu_1192_p2);
    and_ln786_13_fu_1287_p2 <= (tmp_48_reg_2207 and or_ln786_1_fu_1282_p2);
    and_ln786_14_fu_1357_p2 <= (tmp_50_reg_2235 and or_ln786_2_fu_1352_p2);
    and_ln786_15_fu_1427_p2 <= (tmp_52_reg_2263 and or_ln786_3_fu_1422_p2);
    and_ln786_16_fu_1497_p2 <= (tmp_54_reg_2291 and or_ln786_4_fu_1492_p2);
    and_ln786_17_fu_1567_p2 <= (tmp_56_reg_2319 and or_ln786_5_fu_1562_p2);
    and_ln786_18_fu_1637_p2 <= (tmp_58_reg_2347 and or_ln786_6_fu_1632_p2);
    and_ln786_19_fu_1707_p2 <= (tmp_60_reg_2375 and or_ln786_7_fu_1702_p2);
    and_ln786_fu_1217_p2 <= (tmp_46_reg_2032 and or_ln786_fu_1212_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(59);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state69 <= ap_CS_fsm(60);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln84_reg_2483_pp0_iter7_reg, buf_r_BVALID)
    begin
                ap_block_pp0_stage0_01001 <= ((buf_r_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, icmp_ln84_reg_2483_pp0_iter7_reg, buf_r_BVALID, ap_block_state62_io, ap_block_state63_io)
    begin
                ap_block_pp0_stage0_11001 <= (((buf_r_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state63_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state62_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, icmp_ln84_reg_2483_pp0_iter7_reg, buf_r_BVALID, ap_block_state62_io, ap_block_state63_io)
    begin
                ap_block_pp0_stage0_subdone <= (((buf_r_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state63_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state62_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_state58_on_subcall_done_assign_proc : process(grp_mandel_calc_fu_449_ap_done, grp_mandel_calc_fu_457_ap_done, grp_mandel_calc_fu_465_ap_done, grp_mandel_calc_fu_473_ap_done, grp_mandel_calc_fu_481_ap_done, grp_mandel_calc_fu_489_ap_done, grp_mandel_calc_fu_497_ap_done, grp_mandel_calc_fu_505_ap_done)
    begin
                ap_block_state58_on_subcall_done <= ((grp_mandel_calc_fu_505_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_497_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_489_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_481_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_473_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_465_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_457_ap_done = ap_const_logic_0) or (grp_mandel_calc_fu_449_ap_done = ap_const_logic_0));
    end process;

        ap_block_state60_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state62_io_assign_proc : process(icmp_ln84_reg_2483_pp0_iter1_reg, buf_r_AWREADY)
    begin
                ap_block_state62_io <= ((buf_r_AWREADY = ap_const_logic_0) and (icmp_ln84_reg_2483_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state62_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state63_io_assign_proc : process(icmp_ln84_reg_2483_pp0_iter2_reg, buf_r_WREADY)
    begin
                ap_block_state63_io <= ((buf_r_WREADY = ap_const_logic_0) and (icmp_ln84_reg_2483_pp0_iter2_reg = ap_const_lv1_0));
    end process;

        ap_block_state63_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state68_pp0_stage0_iter8_assign_proc : process(icmp_ln84_reg_2483_pp0_iter7_reg, buf_r_BVALID)
    begin
                ap_block_state68_pp0_stage0_iter8 <= ((buf_r_BVALID = ap_const_logic_0) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state60_assign_proc : process(icmp_ln84_fu_1763_p2)
    begin
        if ((icmp_ln84_fu_1763_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state60 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state60 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state48, icmp_ln70_fu_641_p2)
    begin
        if (((icmp_ln70_fu_641_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48, icmp_ln70_fu_641_p2)
    begin
        if (((icmp_ln70_fu_641_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    buf_r_AWADDR <= reg_2129_pp0_iter1_reg(32 - 1 downto 0);

    buf_r_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln84_reg_2483_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter1_reg = ap_const_lv1_0))) then 
            buf_r_AWVALID <= ap_const_logic_1;
        else 
            buf_r_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    buf_r_BREADY_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln84_reg_2483_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0))) then 
            buf_r_BREADY <= ap_const_logic_1;
        else 
            buf_r_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    buf_r_WDATA <= reg_2074(16 - 1 downto 0);

    buf_r_WVALID_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln84_reg_2483_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter2_reg = ap_const_lv1_0))) then 
            buf_r_WVALID <= ap_const_logic_1;
        else 
            buf_r_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    buf_r_blk_n_AW_assign_proc : process(m_axi_buf_r_AWREADY, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln84_reg_2483_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            buf_r_blk_n_AW <= m_axi_buf_r_AWREADY;
        else 
            buf_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    buf_r_blk_n_B_assign_proc : process(m_axi_buf_r_BVALID, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, icmp_ln84_reg_2483_pp0_iter7_reg)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            buf_r_blk_n_B <= m_axi_buf_r_BVALID;
        else 
            buf_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    buf_r_blk_n_W_assign_proc : process(m_axi_buf_r_WREADY, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, icmp_ln84_reg_2483_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln84_reg_2483_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            buf_r_blk_n_W <= m_axi_buf_r_WREADY;
        else 
            buf_r_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1240_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state47, or_ln340_19_fu_1222_p2, xor_ln340_2_fu_565_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1240_p0 <= or_ln340_19_fu_1222_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_1240_p0 <= xor_ln340_2_fu_565_p2;
        else 
            grp_fu_1240_p0 <= "X";
        end if; 
    end process;

    grp_fu_1240_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (grp_fu_1240_p0(0) = '1') else 
        reg_1961;

    grp_fu_1247_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state47, and_ln786_fu_1217_p2, underflow_fu_560_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1247_p0 <= and_ln786_fu_1217_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_1247_p0 <= underflow_fu_560_p2;
        else 
            grp_fu_1247_p0 <= "X";
        end if; 
    end process;

    grp_fu_1247_p3 <= 
        ap_const_lv40_8000000000 when (grp_fu_1247_p0(0) = '1') else 
        reg_1961;

    grp_fu_1254_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state69, or_ln340_21_fu_1292_p2, xor_ln340_12_fu_1875_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1254_p0 <= xor_ln340_12_fu_1875_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1254_p0 <= or_ln340_21_fu_1292_p2;
        else 
            grp_fu_1254_p0 <= "X";
        end if; 
    end process;


    grp_fu_1254_p2_assign_proc : process(ap_CS_fsm_state56, reg_2099, ap_CS_fsm_state69, y_V_fu_1851_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1254_p2 <= y_V_fu_1851_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1254_p2 <= reg_2099(40 - 1 downto 0);
        else 
            grp_fu_1254_p2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1254_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (grp_fu_1254_p0(0) = '1') else 
        grp_fu_1254_p2;

    grp_fu_1310_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state47, or_ln340_20_fu_1234_p2, or_ln340_fu_574_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1310_p0 <= or_ln340_20_fu_1234_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_1310_p0 <= or_ln340_fu_574_p2;
        else 
            grp_fu_1310_p0 <= "X";
        end if; 
    end process;

    grp_fu_1310_p3 <= 
        grp_fu_1240_p3 when (grp_fu_1310_p0(0) = '1') else 
        grp_fu_1247_p3;

    grp_fu_1838_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state47, ap_CS_fsm_state69, shl_ln_fu_604_p3, lhs_V_3_fu_1834_p1, lhs_V_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1838_p0 <= lhs_V_3_fu_1834_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_1838_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_604_p3),41));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_1838_p0 <= lhs_V_fu_513_p1;
        else 
            grp_fu_1838_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1838_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state47, rhs_V_4_reg_2027, ap_CS_fsm_state69, zext_ln215_fu_601_p1, rhs_V_fu_517_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1838_p1 <= rhs_V_4_reg_2027;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln215_fu_601_p1),41));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_1838_p1 <= rhs_V_fu_517_p1;
        else 
            grp_fu_1838_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1838_p2 <= std_logic_vector(unsigned(grp_fu_1838_p0) - unsigned(grp_fu_1838_p1));

    grp_fu_1909_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state69, or_ln340_22_fu_1304_p2, or_ln340_27_fu_1887_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1909_p0 <= or_ln340_27_fu_1887_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1909_p0 <= or_ln340_22_fu_1304_p2;
        else 
            grp_fu_1909_p0 <= "X";
        end if; 
    end process;

    grp_fu_1909_p3 <= 
        grp_fu_1254_p3 when (grp_fu_1909_p0(0) = '1') else 
        grp_fu_586_p3;

    grp_fu_1917_p0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state55, X0_V_read_reg_1948, ap_CS_fsm_state49, icmp_ln73_fu_652_p2, zext_ln1118_reg_1996, ap_enable_reg_pp0_iter0, ap_CS_fsm_state69)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1917_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv24_1),40));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_1917_p0 <= X0_V_read_reg_1948;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) or ((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49)))) then 
            grp_fu_1917_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln1118_reg_1996),40));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
            grp_fu_1917_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv12_8),40));
        else 
            grp_fu_1917_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1917_p1_assign_proc : process(ap_block_pp0_stage0, index_1_reg_428, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state55, ap_CS_fsm_state49, icmp_ln73_fu_652_p2, reg_2064, ap_enable_reg_pp0_iter0, ap_CS_fsm_state69, indvars_iv_reg_374, index_0_reg_405, tmp_V_1_0_reg_417)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_reg_374),40));
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_reg_428),40));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_1917_p1 <= reg_2064;
        elsif (((icmp_ln73_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            grp_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_0_reg_405),40));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln73_fu_652_p2 = ap_const_lv1_0))) then 
            grp_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_1_0_reg_417),40));
        else 
            grp_fu_1917_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1917_p2 <= std_logic_vector(signed(grp_fu_1917_p0) + signed(grp_fu_1917_p1));

    grp_fu_530_ap_start_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_530_ap_start <= ap_const_logic_1;
        else 
            grp_fu_530_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_530_p0 <= reg_2044(41 - 1 downto 0);
    grp_fu_530_p1 <= grp_fu_530_p10(13 - 1 downto 0);
    grp_fu_530_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_V_read_reg_2089),41));

    grp_fu_586_p0_assign_proc : process(ap_CS_fsm_state56, ap_CS_fsm_state69, and_ln786_13_fu_1287_p2, underflow_7_fu_1869_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_586_p0 <= underflow_7_fu_1869_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_586_p0 <= and_ln786_13_fu_1287_p2;
        else 
            grp_fu_586_p0 <= "X";
        end if; 
    end process;


    grp_fu_586_p2_assign_proc : process(ap_CS_fsm_state56, reg_2099, ap_CS_fsm_state69, y_V_fu_1851_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_fu_586_p2 <= y_V_fu_1851_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_586_p2 <= reg_2099(40 - 1 downto 0);
        else 
            grp_fu_586_p2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_586_p3 <= 
        ap_const_lv40_8000000000 when (grp_fu_586_p0(0) = '1') else 
        grp_fu_586_p2;

    grp_fu_646_p0_assign_proc : process(ap_block_pp0_stage0, i_op_assign_reg_438, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state48, ap_enable_reg_pp0_iter0, t_V_1_reg_394)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_646_p0 <= i_op_assign_reg_438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_646_p0 <= t_V_1_reg_394;
        else 
            grp_fu_646_p0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_646_p2 <= std_logic_vector(unsigned(grp_fu_646_p0) + unsigned(ap_const_lv12_1));
    grp_fu_661_p0 <= grp_fu_661_p00(12 - 1 downto 0);
    grp_fu_661_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_1_0_reg_417),52));
    grp_fu_661_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_686_p0 <= grp_fu_686_p00(12 - 1 downto 0);
    grp_fu_686_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_fu_676_p2),52));
    grp_fu_686_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_701_p0 <= grp_fu_701_p00(12 - 1 downto 0);
    grp_fu_701_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_1_fu_691_p2),52));
    grp_fu_701_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_716_p0 <= grp_fu_716_p00(12 - 1 downto 0);
    grp_fu_716_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_2_fu_706_p2),52));
    grp_fu_716_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_731_p0 <= grp_fu_731_p00(12 - 1 downto 0);
    grp_fu_731_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_3_fu_721_p2),52));
    grp_fu_731_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_746_p0 <= grp_fu_746_p00(12 - 1 downto 0);
    grp_fu_746_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_4_fu_736_p2),52));
    grp_fu_746_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_761_p0 <= grp_fu_761_p00(12 - 1 downto 0);
    grp_fu_761_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_5_fu_751_p2),52));
    grp_fu_761_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_fu_776_p0 <= grp_fu_776_p00(12 - 1 downto 0);
    grp_fu_776_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_6_fu_766_p2),52));
    grp_fu_776_p1 <= sext_ln1118_reg_2003(40 - 1 downto 0);
    grp_mandel_calc_fu_449_ap_start <= grp_mandel_calc_fu_449_ap_start_reg;
    grp_mandel_calc_fu_457_ap_start <= grp_mandel_calc_fu_457_ap_start_reg;
    grp_mandel_calc_fu_465_ap_start <= grp_mandel_calc_fu_465_ap_start_reg;
    grp_mandel_calc_fu_473_ap_start <= grp_mandel_calc_fu_473_ap_start_reg;
    grp_mandel_calc_fu_473_x_in_V <= reg_2054(40 - 1 downto 0);
    grp_mandel_calc_fu_481_ap_start <= grp_mandel_calc_fu_481_ap_start_reg;
    grp_mandel_calc_fu_489_ap_start <= grp_mandel_calc_fu_489_ap_start_reg;
    grp_mandel_calc_fu_489_x_in_V <= reg_2099(40 - 1 downto 0);
    grp_mandel_calc_fu_497_ap_start <= grp_mandel_calc_fu_497_ap_start_reg;
    grp_mandel_calc_fu_497_x_in_V <= reg_2044(40 - 1 downto 0);
    grp_mandel_calc_fu_505_ap_start <= grp_mandel_calc_fu_505_ap_start_reg;
    height_V_fu_617_p1 <= grp_fu_1838_p2(14 - 1 downto 0);
    icmp_ln70_fu_641_p2 <= "1" when (t_V_1_reg_394 = height_V_reg_1966) else "0";
    icmp_ln73_fu_652_p2 <= "1" when (tmp_V_1_0_reg_417 = width_V_read_reg_2089) else "0";
    icmp_ln785_1_fu_904_p2 <= "0" when (tmp_s_fu_894_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_2_fu_950_p2 <= "0" when (tmp_10_fu_940_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_3_fu_996_p2 <= "0" when (tmp_11_fu_986_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_4_fu_1042_p2 <= "0" when (tmp_12_fu_1032_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_5_fu_1088_p2 <= "0" when (tmp_13_fu_1078_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_6_fu_1134_p2 <= "0" when (tmp_14_fu_1124_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_7_fu_1180_p2 <= "0" when (tmp_15_fu_1170_p4 = ap_const_lv12_0) else "1";
    icmp_ln785_fu_858_p2 <= "0" when (tmp_9_fu_848_p4 = ap_const_lv12_0) else "1";
    icmp_ln786_1_fu_910_p2 <= "0" when (tmp_s_fu_894_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_2_fu_956_p2 <= "0" when (tmp_10_fu_940_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_3_fu_1002_p2 <= "0" when (tmp_11_fu_986_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_4_fu_1048_p2 <= "0" when (tmp_12_fu_1032_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_5_fu_1094_p2 <= "0" when (tmp_13_fu_1078_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_6_fu_1140_p2 <= "0" when (tmp_14_fu_1124_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_7_fu_1186_p2 <= "0" when (tmp_15_fu_1170_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln786_fu_864_p2 <= "0" when (tmp_9_fu_848_p4 = ap_const_lv12_FFF) else "1";
    icmp_ln84_fu_1763_p2 <= "1" when (index_1_reg_428 = indvars_iv_reg_374) else "0";
        lhs_V_3_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_30_reg_384),41));

        lhs_V_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X1_V),41));

    lshr_ln1_fu_1779_p4 <= i_op_assign_reg_438(11 downto 3);

    mem_0_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_0_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_0_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_0_ce0 <= ap_const_logic_1;
        else 
            mem_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_0_d0 <= reg_1991(16 - 1 downto 0);

    mem_0_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_0_we0 <= ap_const_logic_1;
        else 
            mem_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_1_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_1_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_1_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_1_ce0 <= ap_const_logic_1;
        else 
            mem_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_1_d0 <= reg_2074(16 - 1 downto 0);

    mem_1_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_1_we0 <= ap_const_logic_1;
        else 
            mem_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_2_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_2_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_2_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_2_ce0 <= ap_const_logic_1;
        else 
            mem_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_2_d0 <= reg_1961(16 - 1 downto 0);

    mem_2_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_2_we0 <= ap_const_logic_1;
        else 
            mem_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_3_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_3_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_3_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_3_ce0 <= ap_const_logic_1;
        else 
            mem_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_3_d0 <= reg_2054(16 - 1 downto 0);

    mem_3_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_3_we0 <= ap_const_logic_1;
        else 
            mem_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_4_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_4_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_4_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_4_ce0 <= ap_const_logic_1;
        else 
            mem_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_4_d0 <= reg_2099(16 - 1 downto 0);

    mem_4_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_4_we0 <= ap_const_logic_1;
        else 
            mem_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_5_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_5_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_5_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_5_ce0 <= ap_const_logic_1;
        else 
            mem_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_5_d0 <= reg_1922(16 - 1 downto 0);

    mem_5_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_5_we0 <= ap_const_logic_1;
        else 
            mem_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_6_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_6_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_6_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_6_ce0 <= ap_const_logic_1;
        else 
            mem_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_6_d0 <= reg_2044(16 - 1 downto 0);

    mem_6_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_6_we0 <= ap_const_logic_1;
        else 
            mem_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_7_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59, zext_ln79_fu_1752_p1, zext_ln87_1_fu_1789_p1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_7_address0 <= zext_ln87_1_fu_1789_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_7_address0 <= zext_ln79_fu_1752_p1(8 - 1 downto 0);
        else 
            mem_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    mem_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mem_7_ce0 <= ap_const_logic_1;
        else 
            mem_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_7_d0 <= reg_2079(16 - 1 downto 0);

    mem_7_we0_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            mem_7_we0 <= ap_const_logic_1;
        else 
            mem_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln340_19_fu_1222_p2 <= (and_ln786_fu_1217_p2 or and_ln785_fu_1201_p2);
    or_ln340_20_fu_1234_p2 <= (xor_ln340_3_fu_1228_p2 or and_ln785_fu_1201_p2);
    or_ln340_21_fu_1292_p2 <= (and_ln786_13_fu_1287_p2 or and_ln785_1_fu_1271_p2);
    or_ln340_22_fu_1304_p2 <= (xor_ln340_4_fu_1298_p2 or and_ln785_1_fu_1271_p2);
    or_ln340_23_fu_1362_p2 <= (and_ln786_14_fu_1357_p2 or and_ln785_2_fu_1341_p2);
    or_ln340_24_fu_1374_p2 <= (xor_ln340_5_fu_1368_p2 or and_ln785_2_fu_1341_p2);
    or_ln340_25_fu_1432_p2 <= (and_ln786_15_fu_1427_p2 or and_ln785_3_fu_1411_p2);
    or_ln340_26_fu_1444_p2 <= (xor_ln340_6_fu_1438_p2 or and_ln785_3_fu_1411_p2);
    or_ln340_27_fu_1887_p2 <= (xor_ln340_8_fu_1881_p2 or p_Result_23_fu_1855_p3);
    or_ln340_28_fu_1502_p2 <= (and_ln786_16_fu_1497_p2 or and_ln785_4_fu_1481_p2);
    or_ln340_29_fu_1514_p2 <= (xor_ln340_7_fu_1508_p2 or and_ln785_4_fu_1481_p2);
    or_ln340_30_fu_1572_p2 <= (and_ln786_17_fu_1567_p2 or and_ln785_5_fu_1551_p2);
    or_ln340_31_fu_1584_p2 <= (xor_ln340_9_fu_1578_p2 or and_ln785_5_fu_1551_p2);
    or_ln340_32_fu_1642_p2 <= (and_ln786_18_fu_1637_p2 or and_ln785_6_fu_1621_p2);
    or_ln340_33_fu_1654_p2 <= (xor_ln340_10_fu_1648_p2 or and_ln785_6_fu_1621_p2);
    or_ln340_34_fu_1712_p2 <= (and_ln786_19_fu_1707_p2 or and_ln785_7_fu_1691_p2);
    or_ln340_35_fu_1724_p2 <= (xor_ln340_11_fu_1718_p2 or and_ln785_7_fu_1691_p2);
    or_ln340_fu_574_p2 <= (xor_ln340_fu_569_p2 or p_Result_21_reg_1984);
    or_ln700_1_fu_691_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_2);
    or_ln700_2_fu_706_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_3);
    or_ln700_3_fu_721_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_4);
    or_ln700_4_fu_736_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_5);
    or_ln700_5_fu_751_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_6);
    or_ln700_6_fu_766_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_7);
    or_ln700_fu_676_p2 <= (tmp_V_1_0_reg_417 or ap_const_lv12_1);
    or_ln785_10_fu_1542_p2 <= (tmp_57_reg_2331 or icmp_ln785_5_reg_2337);
    or_ln785_11_fu_1612_p2 <= (tmp_59_reg_2359 or icmp_ln785_6_reg_2365);
    or_ln785_12_fu_1682_p2 <= (tmp_61_reg_2387 or icmp_ln785_7_reg_2393);
    or_ln785_6_fu_1262_p2 <= (tmp_49_reg_2219 or icmp_ln785_1_reg_2225);
    or_ln785_7_fu_1332_p2 <= (tmp_51_reg_2247 or icmp_ln785_2_reg_2253);
    or_ln785_8_fu_1402_p2 <= (tmp_53_reg_2275 or icmp_ln785_3_reg_2281);
    or_ln785_9_fu_1472_p2 <= (tmp_55_reg_2303 or icmp_ln785_4_reg_2309);
    or_ln785_fu_1192_p2 <= (tmp_47_reg_2049 or icmp_ln785_reg_2059);
    or_ln786_1_fu_1282_p2 <= (xor_ln786_9_fu_1277_p2 or icmp_ln786_1_reg_2230);
    or_ln786_2_fu_1352_p2 <= (xor_ln786_10_fu_1347_p2 or icmp_ln786_2_reg_2258);
    or_ln786_3_fu_1422_p2 <= (xor_ln786_11_fu_1417_p2 or icmp_ln786_3_reg_2286);
    or_ln786_4_fu_1492_p2 <= (xor_ln786_12_fu_1487_p2 or icmp_ln786_4_reg_2314);
    or_ln786_5_fu_1562_p2 <= (xor_ln786_13_fu_1557_p2 or icmp_ln786_5_reg_2342);
    or_ln786_6_fu_1632_p2 <= (xor_ln786_14_fu_1627_p2 or icmp_ln786_6_reg_2370);
    or_ln786_7_fu_1702_p2 <= (xor_ln786_15_fu_1697_p2 or icmp_ln786_7_reg_2398);
    or_ln786_fu_1212_p2 <= (xor_ln786_7_fu_1207_p2 or icmp_ln786_reg_2202);
    p_Result_22_fu_1843_p3 <= grp_fu_1838_p2(40 downto 40);
    p_Result_23_fu_1855_p3 <= grp_fu_1838_p2(39 downto 39);
    p_Val2_29_fu_543_p1 <= grp_fu_530_p2(40 - 1 downto 0);
    rhs_V_4_fu_637_p0 <= grp_fu_1310_p3;
        rhs_V_4_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_637_p0),41));

    rhs_V_fu_517_p0 <= X0_V;
        rhs_V_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_517_p0),41));

    select_ln340_10_fu_579_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_23_fu_1362_p2(0) = '1') else 
        reg_2074;
    select_ln340_11_fu_1450_p2 <= reg_2054(40 - 1 downto 0);
    select_ln340_11_fu_1450_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_25_fu_1432_p2(0) = '1') else 
        select_ln340_11_fu_1450_p2;
    select_ln340_12_fu_1520_p2 <= reg_2044(40 - 1 downto 0);
    select_ln340_12_fu_1520_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_28_fu_1502_p2(0) = '1') else 
        select_ln340_12_fu_1520_p2;
    select_ln340_13_fu_1590_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_30_fu_1572_p2(0) = '1') else 
        reg_1991;
    select_ln340_14_fu_1660_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_32_fu_1642_p2(0) = '1') else 
        reg_1922;
    select_ln340_15_fu_1730_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (or_ln340_34_fu_1712_p2(0) = '1') else 
        reg_2064;
    select_ln340_19_fu_1394_p3 <= 
        select_ln340_10_fu_579_p3 when (or_ln340_24_fu_1374_p2(0) = '1') else 
        select_ln388_10_fu_1387_p3;
    select_ln340_20_fu_1464_p3 <= 
        select_ln340_11_fu_1450_p3 when (or_ln340_26_fu_1444_p2(0) = '1') else 
        select_ln388_11_fu_1457_p3;
    select_ln340_21_fu_1534_p3 <= 
        select_ln340_12_fu_1520_p3 when (or_ln340_29_fu_1514_p2(0) = '1') else 
        select_ln388_12_fu_1527_p3;
    select_ln340_22_fu_1604_p3 <= 
        select_ln340_13_fu_1590_p3 when (or_ln340_31_fu_1584_p2(0) = '1') else 
        select_ln388_13_fu_1597_p3;
    select_ln340_23_fu_1674_p3 <= 
        select_ln340_14_fu_1660_p3 when (or_ln340_33_fu_1654_p2(0) = '1') else 
        select_ln388_14_fu_1667_p3;
    select_ln340_24_fu_1744_p3 <= 
        select_ln340_15_fu_1730_p3 when (or_ln340_35_fu_1724_p2(0) = '1') else 
        select_ln388_15_fu_1737_p3;
    select_ln388_10_fu_1387_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_14_fu_1357_p2(0) = '1') else 
        reg_2074;
    select_ln388_11_fu_1457_p2 <= reg_2054(40 - 1 downto 0);
    select_ln388_11_fu_1457_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_15_fu_1427_p2(0) = '1') else 
        select_ln388_11_fu_1457_p2;
    select_ln388_12_fu_1527_p2 <= reg_2044(40 - 1 downto 0);
    select_ln388_12_fu_1527_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_16_fu_1497_p2(0) = '1') else 
        select_ln388_12_fu_1527_p2;
    select_ln388_13_fu_1597_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_17_fu_1567_p2(0) = '1') else 
        reg_1991;
    select_ln388_14_fu_1667_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_18_fu_1637_p2(0) = '1') else 
        reg_1922;
    select_ln388_15_fu_1737_p3 <= 
        ap_const_lv40_8000000000 when (and_ln786_19_fu_1707_p2(0) = '1') else 
        reg_2064;
    sext_ln1118_fu_630_p0 <= grp_fu_1310_p3;
        sext_ln1118_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_fu_630_p0),52));

        sext_ln703_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X0_V_read_reg_1948),52));

    shl_ln_fu_604_p3 <= (width_V_read_reg_2089 & ap_const_lv2_0);
    tmp_10_fu_940_p4 <= add_ln1192_2_fu_916_p2(51 downto 40);
    tmp_11_fu_986_p4 <= add_ln1192_3_fu_962_p2(51 downto 40);
    tmp_12_fu_1032_p4 <= add_ln1192_4_fu_1008_p2(51 downto 40);
    tmp_13_fu_1078_p4 <= add_ln1192_5_fu_1054_p2(51 downto 40);
    tmp_14_fu_1124_p4 <= add_ln1192_6_fu_1100_p2(51 downto 40);
    tmp_15_fu_1170_p4 <= add_ln1192_7_fu_1146_p2(51 downto 40);
    tmp_16_fu_1820_p1 <= reg_2044(16 - 1 downto 0);
    tmp_16_fu_1820_p2 <= reg_2174(16 - 1 downto 0);
    tmp_16_fu_1820_p3 <= reg_2139(16 - 1 downto 0);
    tmp_16_fu_1820_p4 <= reg_2169(16 - 1 downto 0);
    tmp_16_fu_1820_p5 <= reg_1961(16 - 1 downto 0);
    tmp_16_fu_1820_p6 <= reg_2064(16 - 1 downto 0);
    tmp_16_fu_1820_p7 <= reg_2079(16 - 1 downto 0);
    tmp_16_fu_1820_p8 <= reg_2084(16 - 1 downto 0);
    tmp_16_fu_1820_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln87_fu_1817_p0),32));
    tmp_9_fu_848_p4 <= add_ln1192_fu_836_p2(51 downto 40);
    tmp_s_fu_894_p4 <= add_ln1192_1_fu_870_p2(51 downto 40);
    trunc_ln1192_1_fu_796_p1 <= grp_fu_686_p2(40 - 1 downto 0);
    trunc_ln1192_2_fu_800_p1 <= grp_fu_701_p2(40 - 1 downto 0);
    trunc_ln1192_3_fu_804_p1 <= grp_fu_716_p2(40 - 1 downto 0);
    trunc_ln1192_4_fu_808_p1 <= grp_fu_731_p2(40 - 1 downto 0);
    trunc_ln1192_5_fu_812_p1 <= grp_fu_746_p2(40 - 1 downto 0);
    trunc_ln1192_6_fu_816_p1 <= grp_fu_761_p2(40 - 1 downto 0);
    trunc_ln1192_7_fu_820_p1 <= grp_fu_776_p2(40 - 1 downto 0);
    trunc_ln1192_fu_792_p1 <= grp_fu_661_p2(40 - 1 downto 0);
    trunc_ln87_fu_1775_p1 <= i_op_assign_reg_438(3 - 1 downto 0);
    underflow_7_fu_1869_p2 <= (xor_ln786_8_fu_1863_p2 and p_Result_22_fu_1843_p3);
    underflow_fu_560_p2 <= (xor_ln786_fu_555_p2 and p_Result_s_reg_1971);
    xor_ln340_10_fu_1648_p2 <= (ap_const_lv1_1 xor and_ln786_18_fu_1637_p2);
    xor_ln340_11_fu_1718_p2 <= (ap_const_lv1_1 xor and_ln786_19_fu_1707_p2);
    xor_ln340_12_fu_1875_p2 <= (p_Result_23_fu_1855_p3 xor p_Result_22_fu_1843_p3);
    xor_ln340_2_fu_565_p2 <= (p_Result_s_reg_1971 xor p_Result_21_reg_1984);
    xor_ln340_3_fu_1228_p2 <= (ap_const_lv1_1 xor and_ln786_fu_1217_p2);
    xor_ln340_4_fu_1298_p2 <= (ap_const_lv1_1 xor and_ln786_13_fu_1287_p2);
    xor_ln340_5_fu_1368_p2 <= (ap_const_lv1_1 xor and_ln786_14_fu_1357_p2);
    xor_ln340_6_fu_1438_p2 <= (ap_const_lv1_1 xor and_ln786_15_fu_1427_p2);
    xor_ln340_7_fu_1508_p2 <= (ap_const_lv1_1 xor and_ln786_16_fu_1497_p2);
    xor_ln340_8_fu_1881_p2 <= (p_Result_22_fu_1843_p3 xor ap_const_lv1_1);
    xor_ln340_9_fu_1578_p2 <= (ap_const_lv1_1 xor and_ln786_17_fu_1567_p2);
    xor_ln340_fu_569_p2 <= (p_Result_s_reg_1971 xor ap_const_lv1_1);
    xor_ln785_11_fu_1266_p2 <= (tmp_48_reg_2207 xor ap_const_lv1_1);
    xor_ln785_12_fu_1336_p2 <= (tmp_50_reg_2235 xor ap_const_lv1_1);
    xor_ln785_13_fu_1406_p2 <= (tmp_52_reg_2263 xor ap_const_lv1_1);
    xor_ln785_14_fu_1476_p2 <= (tmp_54_reg_2291 xor ap_const_lv1_1);
    xor_ln785_15_fu_1546_p2 <= (tmp_56_reg_2319 xor ap_const_lv1_1);
    xor_ln785_16_fu_1616_p2 <= (tmp_58_reg_2347 xor ap_const_lv1_1);
    xor_ln785_17_fu_1686_p2 <= (tmp_60_reg_2375 xor ap_const_lv1_1);
    xor_ln785_fu_1196_p2 <= (tmp_46_reg_2032 xor ap_const_lv1_1);
    xor_ln786_10_fu_1347_p2 <= (tmp_51_reg_2247 xor ap_const_lv1_1);
    xor_ln786_11_fu_1417_p2 <= (tmp_53_reg_2275 xor ap_const_lv1_1);
    xor_ln786_12_fu_1487_p2 <= (tmp_55_reg_2303 xor ap_const_lv1_1);
    xor_ln786_13_fu_1557_p2 <= (tmp_57_reg_2331 xor ap_const_lv1_1);
    xor_ln786_14_fu_1627_p2 <= (tmp_59_reg_2359 xor ap_const_lv1_1);
    xor_ln786_15_fu_1697_p2 <= (tmp_61_reg_2387 xor ap_const_lv1_1);
    xor_ln786_7_fu_1207_p2 <= (tmp_47_reg_2049 xor ap_const_lv1_1);
    xor_ln786_8_fu_1863_p2 <= (p_Result_23_fu_1855_p3 xor ap_const_lv1_1);
    xor_ln786_9_fu_1277_p2 <= (tmp_49_reg_2219 xor ap_const_lv1_1);
    xor_ln786_fu_555_p2 <= (p_Result_21_reg_1984 xor ap_const_lv1_1);
    y_V_fu_1851_p1 <= grp_fu_1838_p2(40 - 1 downto 0);
    zext_ln1116_1_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_fu_676_p2),52));
    zext_ln1116_2_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_1_fu_691_p2),52));
    zext_ln1116_3_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_2_fu_706_p2),52));
    zext_ln1116_4_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_3_fu_721_p2),52));
    zext_ln1116_5_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_4_fu_736_p2),52));
    zext_ln1116_6_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_5_fu_751_p2),52));
    zext_ln1116_7_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln700_6_fu_766_p2),52));
    zext_ln1116_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_1_0_reg_417),52));
    zext_ln1118_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_V_read_reg_2089),24));
    zext_ln1148_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_V_read_reg_2089),41));
    zext_ln215_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_V_read_reg_2089),14));
    zext_ln79_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2502),64));
    zext_ln87_1_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1779_p4),64));
    zext_ln87_2_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_reg_428),64));
    zext_ln87_fu_1817_p0 <= reg_2159_pp0_iter1_reg(3 - 1 downto 0);
end behav;
