/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az171-578
+ date
Fri Oct 27 23:12:47 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698448367
+ CACTUS_STARTTIME=1698448367
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 27 2023 (23:02:56)
Run date:          Oct 27 2023 (23:12:47+0000)
Run host:          fv-az171-578 (pid=134825)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az171-578
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088112KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b9dffa01-cfa9-4646-b450-e378c946da47, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az171-578, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088112KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00304238 sec
      iterations=10000000... time=0.0306819 sec
      iterations=100000000... time=0.306678 sec
      iterations=400000000... time=1.18757 sec
      iterations=400000000... time=0.895494 sec
      result: 2.739 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358269 sec
      iterations=10000000... time=0.032817 sec
      iterations=100000000... time=0.314192 sec
      iterations=400000000... time=1.24191 sec
      result: 10.3067 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222339 sec
      iterations=10000000... time=0.0203946 sec
      iterations=100000000... time=0.204084 sec
      iterations=500000000... time=1.05569 sec
      result: 7.57796 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001351 sec
      iterations=10000... time=0.00183079 sec
      iterations=100000... time=0.0141398 sec
      iterations=1000000... time=0.157783 sec
      iterations=7000000... time=1.08239 sec
      result: 1.54627 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000714498 sec
      iterations=10000... time=0.00612978 sec
      iterations=100000... time=0.054472 sec
      iterations=1000000... time=0.572889 sec
      iterations=2000000... time=1.13422 sec
      result: 5.6711 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=4.67e-05 sec
      iterations=1000... time=0.000341399 sec
      iterations=10000... time=0.00276489 sec
      iterations=100000... time=0.0304653 sec
      iterations=1000000... time=0.31899 sec
      iterations=3000000... time=0.897758 sec
      iterations=6000000... time=1.82993 sec
      result: 80.5802 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.099e-06 sec
      iterations=10... time=9.18e-05 sec
      iterations=100... time=0.000552498 sec
      iterations=1000... time=0.00570788 sec
      iterations=10000... time=0.0580678 sec
      iterations=100000... time=0.548862 sec
      iterations=200000... time=1.1852 sec
      result: 33.1772 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.68e-05 sec
      iterations=100000... time=0.000270499 sec
      iterations=1000000... time=0.00281479 sec
      iterations=10000000... time=0.0281825 sec
      iterations=100000000... time=0.297865 sec
      iterations=400000000... time=1.19176 sec
      result: 0.372424 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.93e-05 sec
      iterations=10000... time=0.000187099 sec
      iterations=100000... time=0.00187029 sec
      iterations=1000000... time=0.0191921 sec
      iterations=10000000... time=0.193107 sec
      iterations=60000000... time=1.16112 sec
      result: 2.41901 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8.00001e-07 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=6.06e-05 sec
      iterations=1000... time=0.000596398 sec
      iterations=10000... time=0.0114456 sec
      iterations=100000... time=0.0620242 sec
      iterations=1000000... time=0.583074 sec
      iterations=2000000... time=1.15261 sec
      result: 42.644 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=7.9499e-05 sec
      iterations=100... time=0.000903395 sec
      iterations=1000... time=0.0107794 sec
      iterations=10000... time=0.0904777 sec
      iterations=100000... time=0.946257 sec
      iterations=200000... time=1.90029 sec
      result: 20.6924 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.3e-05 sec
      iterations=10... time=0.000318198 sec
      iterations=100... time=0.00293488 sec
      iterations=1000... time=0.0258207 sec
      iterations=10000... time=0.260568 sec
      iterations=40000... time=1.01607 sec
      result: 0.0680267 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.81e-05 sec
      iterations=10... time=0.000388697 sec
      iterations=100... time=0.00419647 sec
      iterations=1000... time=0.0408137 sec
      iterations=10000... time=0.423069 sec
      iterations=30000... time=1.2799 sec
      result: 0.285186 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0153349 sec
      iterations=10... time=0.151694 sec
      iterations=70... time=1.06155 sec
      result: 0.162241 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00320169 sec
      iterations=10000000... time=0.0303617 sec
      iterations=100000000... time=0.322217 sec
      iterations=300000000... time=0.917537 sec
      iterations=600000000... time=1.89716 sec
      iterations=600000000... time=1.39517 sec
      result: 2.39046 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00333529 sec
      iterations=10000000... time=0.032068 sec
      iterations=100000000... time=0.328146 sec
      iterations=300000000... time=0.973456 sec
      iterations=600000000... time=1.93268 sec
      result: 9.93441 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00213594 sec
      iterations=10000000... time=0.019537 sec
      iterations=100000000... time=0.212123 sec
      iterations=500000000... time=1.0423 sec
      result: 7.67531 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000144199 sec
      iterations=10000... time=0.00159579 sec
      iterations=100000... time=0.0163708 sec
      iterations=1000000... time=0.161211 sec
      iterations=7000000... time=1.09264 sec
      result: 1.56091 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000484898 sec
      iterations=10000... time=0.00484303 sec
      iterations=100000... time=0.0574356 sec
      iterations=1000000... time=0.570104 sec
      iterations=2000000... time=1.19494 sec
      result: 5.97468 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.14e-05 sec
      iterations=100... time=4.465e-05 sec
      iterations=1000... time=0.000302098 sec
      iterations=10000... time=0.00308124 sec
      iterations=100000... time=0.0312478 sec
      iterations=1000000... time=0.307974 sec
      iterations=4000000... time=1.24281 sec
      result: 79.098 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=5.34e-05 sec
      iterations=100... time=0.000681347 sec
      iterations=1000... time=0.00618057 sec
      iterations=10000... time=0.0588542 sec
      iterations=100000... time=0.605784 sec
      iterations=200000... time=1.2075 sec
      result: 32.5644 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=2.82e-05 sec
      iterations=100000... time=0.000373248 sec
      iterations=1000000... time=0.00306129 sec
      iterations=10000000... time=0.03361 sec
      iterations=100000000... time=0.307658 sec
      iterations=400000000... time=1.2094 sec
      result: 0.377937 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.285e-05 sec
      iterations=10000... time=0.000272949 sec
      iterations=100000... time=0.00259454 sec
      iterations=1000000... time=0.0209519 sec
      iterations=10000000... time=0.193448 sec
      iterations=60000000... time=1.12384 sec
      result: 2.34133 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=3.65e-05 sec
      iterations=1000... time=0.000425999 sec
      iterations=10000... time=0.00454598 sec
      iterations=100000... time=0.0469882 sec
      iterations=1000000... time=0.472089 sec
      iterations=2000000... time=0.93505 sec
      iterations=4000000... time=1.87327 sec
      result: 52.4773 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.1649e-05 sec
      iterations=100... time=0.000833897 sec
      iterations=1000... time=0.00974311 sec
      iterations=10000... time=0.0945691 sec
      iterations=100000... time=0.960874 sec
      iterations=200000... time=1.90426 sec
      result: 20.6493 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6e-06 sec
      iterations=10... time=2.505e-05 sec
      iterations=100... time=0.000254949 sec
      iterations=1000... time=0.00306499 sec
      iterations=10000... time=0.0306192 sec
      iterations=100000... time=0.294883 sec
      iterations=400000... time=1.17344 sec
      result: 0.2485 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.22e-05 sec
      iterations=10... time=0.000133549 sec
      iterations=100... time=0.00131314 sec
      iterations=1000... time=0.0136675 sec
      iterations=10000... time=0.151526 sec
      iterations=70000... time=1.01579 sec
      result: 0.401894 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00180124 sec
      iterations=10... time=0.0157294 sec
      iterations=100... time=0.165633 sec
      iterations=700... time=1.19432 sec
      result: 1.44205 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct 27 23:13:47 UTC 2023
+ echo Done.
Done.
  Elapsed time: 60.5 s
