###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:34:17 2017
#  Design:            PIF2WB
#  Command:           report_timing -late > /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/place_opt_late.rpt
###############################################################
Path 1: MET (3.742 ns) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[30]/CP->D 
             View: view_NOMINAL
            Group: CLK
       Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
            Clock: (R) CLK
         Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[30]/D
            Clock: (R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.059
    Required Time:=          5.141
     Launch Clock:-          0.000
        Data Path:-          1.399
            Slack:=          3.742

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                        Flags  Arc     Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP            -      CP      R     (arrival)            47  0.000       -    0.000  
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q             -      CP->Q   R     HS65_GS_DFPRQX9       4      -   0.072    0.072  
  Counter_Burst_Transfer_add_69_28_g945_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.042   0.048    0.120  
  Counter_Burst_Transfer_add_69_28_g944_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.020   0.042    0.162  
  Counter_Burst_Transfer_add_69_28_g943_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.044    0.206  
  Counter_Burst_Transfer_add_69_28_g942_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.046    0.252  
  Counter_Burst_Transfer_add_69_28_g941_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.027   0.044    0.297  
  Counter_Burst_Transfer_add_69_28_g940_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.041    0.338  
  Counter_Burst_Transfer_add_69_28_g939_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.020   0.042    0.380  
  Counter_Burst_Transfer_add_69_28_g938_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.046    0.426  
  Counter_Burst_Transfer_add_69_28_g937_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.028   0.044    0.470  
  Counter_Burst_Transfer_add_69_28_g936_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.021   0.041    0.511  
  Counter_Burst_Transfer_add_69_28_g935_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.020   0.041    0.552  
  Counter_Burst_Transfer_add_69_28_g934_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.043    0.595  
  Counter_Burst_Transfer_add_69_28_g933_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.045    0.639  
  Counter_Burst_Transfer_add_69_28_g932_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.025   0.043    0.683  
  Counter_Burst_Transfer_add_69_28_g931_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.046    0.728  
  Counter_Burst_Transfer_add_69_28_g930_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.027   0.046    0.774  
  Counter_Burst_Transfer_add_69_28_g929_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.024   0.045    0.820  
  Counter_Burst_Transfer_add_69_28_g928_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.025   0.045    0.865  
  Counter_Burst_Transfer_add_69_28_g927_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.024   0.044    0.909  
  Counter_Burst_Transfer_add_69_28_g926_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.043    0.951  
  Counter_Burst_Transfer_add_69_28_g925_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.047    0.999  
  Counter_Burst_Transfer_add_69_28_g924_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.030   0.046    1.044  
  Counter_Burst_Transfer_add_69_28_g923_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.045    1.090  
  Counter_Burst_Transfer_add_69_28_g922_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.026   0.045    1.134  
  Counter_Burst_Transfer_add_69_28_g921_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.043    1.177  
  Counter_Burst_Transfer_add_69_28_g920_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.040    1.217  
  Counter_Burst_Transfer_add_69_28_g919_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.019   0.040    1.257  
  Counter_Burst_Transfer_add_69_28_g918_730256179/S0  -      B0->S0  F     HS65_GS_HA1X4         1  0.020   0.061    1.318  
  g2407_730256179/Z                                   -      D->Z    F     HS65_GS_AO222X4       1  0.017   0.081    1.399  
  Counter_Burst_Transfer_ADR_REG_reg[30]/D            -      D       F     HS65_GS_DFPRQX9       1  0.026   0.000    1.399  
#-------------------------------------------------------------------------------------------------------------------------

