/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_6z | celloutsig_0_8z;
  assign celloutsig_1_12z = celloutsig_1_10z | celloutsig_1_2z[1];
  assign celloutsig_1_19z = celloutsig_1_13z | celloutsig_1_1z;
  reg [11:0] _05_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 12'h000;
    else _05_ <= { in_data[43:42], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _01_[11:1], _00_ } = _05_;
  assign celloutsig_0_7z = { in_data[15:8], celloutsig_0_3z, _01_[11:1], _00_, celloutsig_0_3z } > { in_data[35:33], _01_[11:1], _00_, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[145:142] > { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z } > in_data[163:161];
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z } > { celloutsig_1_2z[7:5], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[154:149] <= in_data[167:162];
  assign celloutsig_1_1z = in_data[173:171] <= in_data[159:157];
  assign celloutsig_1_9z = { celloutsig_1_2z[7:3], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z } <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[155:148] || in_data[189:182];
  assign celloutsig_1_11z = { celloutsig_1_8z[2:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z } || in_data[191:184];
  assign celloutsig_0_6z = celloutsig_0_3z & ~(celloutsig_0_2z[5]);
  assign celloutsig_1_3z = in_data[180] & ~(celloutsig_1_2z[8]);
  assign celloutsig_0_0z = in_data[19:16] !== in_data[62:59];
  assign celloutsig_1_15z = in_data[178:168] !== { in_data[123:119], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[76:59] };
  assign celloutsig_0_8z = | in_data[89:87];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ celloutsig_1_2z[8:1];
  assign celloutsig_0_1z = { in_data[48:39], celloutsig_0_0z } << in_data[59:49];
  assign celloutsig_1_2z = in_data[176:168] << in_data[175:167];
  assign celloutsig_0_2z = celloutsig_0_1z[6:1] << in_data[16:11];
  assign celloutsig_1_16z = { celloutsig_1_8z[5:1], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z } << { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_1z } >>> in_data[171:162];
  assign celloutsig_0_14z = { _01_[10:1], _00_ } ~^ { celloutsig_0_1z[10:3], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } ~^ celloutsig_1_2z[3:0];
  assign celloutsig_1_8z = { celloutsig_1_2z[4:1], celloutsig_1_5z, celloutsig_1_0z } ~^ { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_16z[1:0], celloutsig_1_10z, celloutsig_1_6z } ~^ { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_15z };
  assign _01_[0] = _00_;
  assign { out_data[137:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
