[2025-09-17 06:57:23] START suite=qualcomm_srv trace=srv160_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2992197 heartbeat IPC: 3.342 cumulative IPC: 3.342 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5698866 cumulative IPC: 3.509 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5698866 cumulative IPC: 3.509 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5698867 heartbeat IPC: 3.695 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13833925 heartbeat IPC: 1.229 cumulative IPC: 1.229 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 22580926 heartbeat IPC: 1.143 cumulative IPC: 1.185 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 30032783 heartbeat IPC: 1.342 cumulative IPC: 1.233 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 38489387 heartbeat IPC: 1.183 cumulative IPC: 1.22 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 46159527 heartbeat IPC: 1.304 cumulative IPC: 1.236 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 53951577 heartbeat IPC: 1.283 cumulative IPC: 1.243 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 62133944 heartbeat IPC: 1.222 cumulative IPC: 1.24 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000027 cycles: 69854579 heartbeat IPC: 1.295 cumulative IPC: 1.247 (Simulation time: 00 hr 09 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000031 cycles: 77679481 heartbeat IPC: 1.278 cumulative IPC: 1.25 (Simulation time: 00 hr 11 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 79067405 cumulative IPC: 1.265 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 79067405 cumulative IPC: 1.265 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.265 instructions: 100000000 cycles: 79067405
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 7.281 Average ROB Occupancy at Mispredict: 77.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06032
BRANCH_INDIRECT: 0.1068
BRANCH_CONDITIONAL: 6.893
BRANCH_DIRECT_CALL: 0.09312
BRANCH_INDIRECT_CALL: 0.02264
BRANCH_RETURN: 0.1055


====Backend Stall Breakdown====
ROB_STALL: 8797599
LQ_STALL: 150
SQ_STALL: 2184328


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 397.23483
REPLAY_LOAD: 126.42713
NON_REPLAY_LOAD: 34.264126

== Total ==
ADDR_TRANS: 1583378
REPLAY_LOAD: 590794
NON_REPLAY_LOAD: 6623427

== Counts ==
ADDR_TRANS: 3986
REPLAY_LOAD: 4673
NON_REPLAY_LOAD: 193305

cpu0->cpu0_STLB TOTAL        ACCESS:     778994 HIT:     720472 MISS:      58522 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     778994 HIT:     720472 MISS:      58522 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 265.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2315040 HIT:    1380527 MISS:     934513 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1583348 HIT:     924822 MISS:     658526 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     203301 HIT:      39988 MISS:     163313 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     410662 HIT:     409916 MISS:        746 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     117729 HIT:       5801 MISS:     111928 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12991927 HIT:   11599116 MISS:    1392811 MSHR_MERGE:     426924
cpu0->cpu0_L1I LOAD         ACCESS:   12991927 HIT:   11599116 MISS:    1392811 MSHR_MERGE:     426924
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 26.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24190343 HIT:   21942540 MISS:    2247803 MSHR_MERGE:    1309299
cpu0->cpu0_L1D LOAD         ACCESS:   13519104 HIT:   12387484 MISS:    1131620 MSHR_MERGE:     514157
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10539126 HIT:    9541493 MISS:     997633 MSHR_MERGE:     794321
cpu0->cpu0_L1D TRANSLATION  ACCESS:     132113 HIT:      13563 MISS:     118550 MSHR_MERGE:        821
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10551901 HIT:   10131410 MISS:     420491 MSHR_MERGE:     230411
cpu0->cpu0_ITLB LOAD         ACCESS:   10551901 HIT:   10131410 MISS:     420491 MSHR_MERGE:     230411
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22813811 HIT:   21989113 MISS:     824698 MSHR_MERGE:     235784
cpu0->cpu0_DTLB LOAD         ACCESS:   22813811 HIT:   21989113 MISS:     824698 MSHR_MERGE:     235784
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 26.51 cycles
cpu0->LLC TOTAL        ACCESS:    1266691 HIT:     714894 MISS:     551797 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     658526 HIT:     329293 MISS:     329233 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     163311 HIT:      14513 MISS:     148798 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     332926 HIT:     332791 MISS:        135 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     111928 HIT:      38297 MISS:      73631 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      34453
  ROW_BUFFER_MISS:     517183
  AVG DBUS CONGESTED CYCLE: 6.476
Channel 0 WQ ROW_BUFFER_HIT:      46585
  ROW_BUFFER_MISS:     251135
  FULL:          0
Channel 0 REFRESHES ISSUED:       6589

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540691        44667        27826        13514
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          148          648         7348        12996
  STLB miss resolved @ L2C                0          210          590         3970         4565
  STLB miss resolved @ LLC                0          205         1256        18061        10247
  STLB miss resolved @ MEM                0          198         2080        16645        45203

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194625        11414       119828        28465         6513
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           54          188         2461         2190
  STLB miss resolved @ L2C                0           22          167          978          589
  STLB miss resolved @ LLC                1           65          434        11199         3859
  STLB miss resolved @ MEM                2           64          537        10369        11168
[2025-09-17 07:09:30] END   suite=qualcomm_srv trace=srv160_ap (rc=0)
