/*
 * nthw_fpga_reg_defs_eqm.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_EQM_
#define _NTHW_FPGA_REG_DEFS_EQM_

/* EQM */
#define NTHW_MOD_EQM (0x1a9081e1UL)
#define EQM_CTRL (0xa04f58b0UL)
#define EQM_CTRL_DBG_CRC_ERR (0xbe59fcc9UL)
#define EQM_CTRL_DBG_FORCE_ERR (0x1195289fUL)
#define EQM_CTRL_DBG_RMT_ERR (0x5fb0906fUL)
#define EQM_CTRL_DBG_SYNC_ERR (0xf49ef23fUL)
#define EQM_CTRL_ENABLE (0xe714200fUL)
#define EQM_CTRL_MODE (0xf3774a36UL)
#define EQM_CTRL_PP_RST (0x60d53774UL)
#define EQM_DBG (0x3edaff33UL)
#define EQM_DBG_FIFO_OF (0x29e8a88aUL)
#define EQM_DBG_LCL_EGS_QKA_OF (0x3074364UL)
#define EQM_DBG_LCL_EGS_QLVL_OF (0x47ec3248UL)
#define EQM_DBG_QBLK_CREDITS (0xcf0f2e3eUL)
#define EQM_STATUS (0xa64d64b3UL)
#define EQM_STATUS_LCL_EGS_OF_ERR (0x613933faUL)
#define EQM_STATUS_NIF_CRC_ERR (0x916ce965UL)
#define EQM_STATUS_NIF_PP_LOOP_LCK (0xffa2b3c4UL)
#define EQM_STATUS_NIF_RX_OF_ERR (0xa81de080UL)
#define EQM_STATUS_NIF_SYNC_ERR (0x2bd128e9UL)
#define EQM_STATUS_QM_CRC_ERR (0xd4dbf0f2UL)
#define EQM_STATUS_RMT_EGS_OF_ERR (0x3ce2cda4UL)
#define EQM_STATUS_RMT_ERR (0xc037b2cdUL)
#define EQM_STATUS_RMT_IGS_OF_ERR (0x26de2d2aUL)

#endif	/* _NTHW_FPGA_REG_DEFS_EQM_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
