// Seed: 2579999442
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output tri  id_2,
    output tri1 id_3,
    input  tri0 id_4,
    input  wire id_5,
    output tri  id_6,
    input  tri0 id_7,
    input  wire id_8
);
  wire id_10;
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    input tri1 id_2,
    output logic id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 id_6
);
  initial begin
    id_3 <= id_0;
  end
  module_0(
      id_4, id_5, id_6, id_6, id_5, id_2, id_6, id_1, id_2
  );
  assign id_3 = 1;
  wire id_8;
endmodule
