E:\FPGA\my.verilog.learn\class_6\prj\xulie_signal\xulie_signal.ngc 1629382269
OK
