# basic_rv32s
This project is for academic research purpose. Starting with the basic module design using VerilogHDL, RV32I is designed.  And based on the developed RV32I, it aims to implement RV32G by adding various extensions.
