

================================================================
== Vivado HLS Report for 'correlation_accel_v3_frontEnd'
================================================================
* Date:           Mon Jan 30 13:44:03 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        correlation_accel_v3
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.50|      9.65|        1.06|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |                                     |       Latency      | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |  min |     max     |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |- INIT_WEIGHT_ROM                    |  1250|         1250|         5|          -|          -|             250|    no    |
        |- COMP_SUM_OF_WEIGHT                 |     0|  17179869160|         8|          -|          -| 0 ~ 2147483645 |    no    |
        |- ACCUMULATION_LOOP_FIRST_INDEX      |     ?|            ?|        43|          1|          1|               ?|    yes   |
        |- LAST_ACCUM_LOOP_FIRST_INDEX        |    33|           33|         9|          5|          5|               6|    yes   |
        |- Loop 5                             |     ?|            ?|         ?|          -|          -| 0 ~ 2147483646 |    no    |
        | + ACCUMULATION_LOOP_FLOATING_INDEX  |     ?|            ?|        43|          1|          1|               ?|    yes   |
        | + LAST_ACCUM_LOOP                   |    34|           34|        10|          5|          5|               6|    yes   |
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43
  * Pipeline-1: initiation interval (II) = 5, depth = 9
  * Pipeline-2: initiation interval (II) = 1, depth = 43
  * Pipeline-3: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 126
* Pipeline: 4
  Pipeline-0: II = 1, D = 43, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-1: II = 5, D = 9, States = { 60 61 62 63 64 65 66 67 68 }
  Pipeline-2: II = 1, D = 43, States = { 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 }
  Pipeline-3: II = 5, D = 10, States = { 116 117 118 119 120 121 122 123 124 125 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i_i)
	7  / (exitcond_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (tmp_69_i_i)
	15  / (!tmp_69_i_i)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	7  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	60  / (tmp_6_i)
	18  / (!tmp_6_i)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	17  / true
60 --> 
	69  / (exitcond2_i)
	61  / (!exitcond2_i)
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	60  / true
69 --> 
	70  / true
70 --> 
	71  / (tmp_26_i)
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	116  / (tmp_31_i)
	74  / (!tmp_31_i)
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	73  / true
116 --> 
	126  / (exitcond_i)
	117  / (!exitcond_i)
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	116  / true
126 --> 
	70  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_127 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_indices_dest_V, i1* %in_indices_id_V, i1* %in_indices_last_V, i1* %in_indices_user_V, i4* %in_indices_strb_V, i4* %in_indices_keep_V, i32* %in_indices_data_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_128 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str68, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str68, [8 x i8]* @str68, [8 x i8]* @str68)

ST_1: stg_129 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str67, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str67, [8 x i8]* @str67, [8 x i8]* @str67)

ST_1: NUMBER_OF_INDICES_read [1/1] 0.00ns
entry:3  %NUMBER_OF_INDICES_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_INDICES)

ST_1: NUMBER_OF_DAYS_read [1/1] 0.00ns
entry:4  %NUMBER_OF_DAYS_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_DAYS)

ST_1: tmp1_keep_V_i [1/1] 0.00ns
entry:5  %tmp1_keep_V_i = alloca i4, align 1

ST_1: tmp1_strb_V_i [1/1] 0.00ns
entry:6  %tmp1_strb_V_i = alloca i4, align 1

ST_1: tmp1_user_V_i [1/1] 0.00ns
entry:7  %tmp1_user_V_i = alloca i1, align 1

ST_1: tmp1_last_V_i [1/1] 0.00ns
entry:8  %tmp1_last_V_i = alloca i1, align 1

ST_1: tmp1_id_V_i [1/1] 0.00ns
entry:9  %tmp1_id_V_i = alloca i1, align 1

ST_1: tmp1_dest_V_i [1/1] 0.00ns
entry:10  %tmp1_dest_V_i = alloca i1, align 1

ST_1: acc_return [1/1] 0.00ns
entry:11  %acc_return = alloca [6 x float], align 16

ST_1: acc_weight_returnSquare [1/1] 0.00ns
entry:12  %acc_weight_returnSquare = alloca [6 x float], align 16

ST_1: acc_weight_return [1/1] 0.00ns
entry:13  %acc_weight_return = alloca [6 x float], align 16

ST_1: acc_weight_returnA_returnB [1/1] 0.00ns
entry:14  %acc_weight_returnA_returnB = alloca [6 x float], align 16

ST_1: stg_142 [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str57, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str57, [8 x i8]* @str57, [8 x i8]* @str57)

ST_1: stg_143 [1/1] 1.86ns
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_DAYS_out, i32 %NUMBER_OF_DAYS_read)

ST_1: stg_144 [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str55, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str55, [8 x i8]* @str55, [8 x i8]* @str55)

ST_1: stg_145 [1/1] 1.86ns
entry:18  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_INDICES_out, i32 %NUMBER_OF_INDICES_read)

ST_1: stg_146 [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_out_V, [8 x i8]* @str46, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str47, [1 x i8]* @str47, [8 x i8]* @str46)

ST_1: stg_147 [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquareA_out_V, [8 x i8]* @str42, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str43, [1 x i8]* @str43, [8 x i8]* @str42)

ST_1: stg_148 [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* %sum_returnA_out_V, [8 x i8]* @str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str39, [1 x i8]* @str39, [8 x i8]* @str38)

ST_1: stg_149 [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_returnB_out, [8 x i8]* @str34, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str35, [1 x i8]* @str35, [8 x i8]* @str34)

ST_1: stg_150 [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_return_out_V, [8 x i8]* @str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str31, [1 x i8]* @str31, [8 x i8]* @str30)

ST_1: stg_151 [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquare_out_V, [8 x i8]* @str26, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str27, [1 x i8]* @str27, [8 x i8]* @str26)

ST_1: stg_152 [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* %sum_return_out_V, [8 x i8]* @str22, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str23, [1 x i8]* @str23, [8 x i8]* @str22)

ST_1: stg_153 [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_out_V, [8 x i8]* @str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str19, [1 x i8]* @str19, [8 x i8]* @str18)

ST_1: stg_154 [1/1] 2.39ns
entry:27  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

ST_1: stg_155 [1/1] 2.39ns
entry:28  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 1), align 4

ST_1: stg_156 [1/1] 1.57ns
entry:29  br label %0


 <State 2>: 5.70ns
ST_2: tmp_i_i [1/1] 0.00ns
:0  %tmp_i_i = phi float [ 1.000000e+00, %entry ], [ %tmp_i_i_14, %1 ]

ST_2: i_i_i [1/1] 0.00ns
:1  %i_i_i = phi i8 [ 2, %entry ], [ %i, %1 ]

ST_2: exitcond_i_i [1/1] 2.00ns
:2  %exitcond_i_i = icmp eq i8 %i_i_i, -4

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250)

ST_2: stg_161 [1/1] 1.57ns
:4  br i1 %exitcond_i_i, label %.preheader.i.i, label %1

ST_2: tmp_i_i_14 [4/4] 5.70ns
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000


 <State 3>: 5.70ns
ST_3: tmp_i_i_14 [3/4] 5.70ns
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000


 <State 4>: 5.70ns
ST_4: tmp_i_i_14 [2/4] 5.70ns
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000


 <State 5>: 5.70ns
ST_5: tmp_i_i_14 [1/4] 5.70ns
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000


 <State 6>: 2.39ns
ST_6: stg_166 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str10) nounwind

ST_6: tmp_70_i_i [1/1] 0.00ns
:2  %tmp_70_i_i = zext i8 %i_i_i to i64

ST_6: weight_rom_addr [1/1] 0.00ns
:3  %weight_rom_addr = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_70_i_i

ST_6: stg_169 [1/1] 2.39ns
:4  store float %tmp_i_i_14, float* %weight_rom_addr, align 4

ST_6: i [1/1] 1.72ns
:5  %i = add i8 %i_i_i, 1

ST_6: stg_171 [1/1] 0.00ns
:6  br label %0


 <State 7>: 2.52ns
ST_7: i1_i_i [1/1] 0.00ns
.preheader.i.i:0  %i1_i_i = phi i31 [ %i_1, %2 ], [ 2, %0 ]

ST_7: i1_i_cast_i [1/1] 0.00ns
.preheader.i.i:1  %i1_i_cast_i = zext i31 %i1_i_i to i32

ST_7: tmp_69_i_i [1/1] 2.52ns
.preheader.i.i:2  %tmp_69_i_i = icmp slt i32 %i1_i_cast_i, %NUMBER_OF_DAYS_read

ST_7: empty_15 [1/1] 0.00ns
.preheader.i.i:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483645, i64 0)

ST_7: stg_176 [1/1] 0.00ns
.preheader.i.i:4  br i1 %tmp_69_i_i, label %2, label %weight_rom_init.exit.i

ST_7: tmp_71_i_i [1/1] 0.00ns
:1  %tmp_71_i_i = zext i31 %i1_i_i to i64

ST_7: weight_rom_addr_1 [1/1] 0.00ns
:2  %weight_rom_addr_1 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_71_i_i

ST_7: weight_rom_load [2/2] 2.39ns
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

ST_7: weight_rom_load_1 [2/2] 2.39ns
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

ST_7: i_1 [1/1] 2.44ns
:7  %i_1 = add i31 %i1_i_i, 1

ST_7: acc_return_addr [1/1] 0.00ns
weight_rom_init.exit.i:1  %acc_return_addr = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 0

ST_7: stg_183 [1/1] 2.39ns
weight_rom_init.exit.i:2  store float 0.000000e+00, float* %acc_return_addr, align 16

ST_7: acc_weight_returnSquare_addr [1/1] 0.00ns
weight_rom_init.exit.i:3  %acc_weight_returnSquare_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 0

ST_7: stg_185 [1/1] 2.39ns
weight_rom_init.exit.i:4  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

ST_7: acc_weight_return_addr [1/1] 0.00ns
weight_rom_init.exit.i:5  %acc_weight_return_addr = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 0

ST_7: stg_187 [1/1] 2.39ns
weight_rom_init.exit.i:6  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

ST_7: acc_return_addr_1 [1/1] 0.00ns
weight_rom_init.exit.i:7  %acc_return_addr_1 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 1

ST_7: stg_189 [1/1] 2.39ns
weight_rom_init.exit.i:8  store float 0.000000e+00, float* %acc_return_addr_1, align 4

ST_7: acc_weight_returnSquare_addr_1 [1/1] 0.00ns
weight_rom_init.exit.i:9  %acc_weight_returnSquare_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 1

ST_7: stg_191 [1/1] 2.39ns
weight_rom_init.exit.i:10  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_1, align 4

ST_7: acc_weight_return_addr_1 [1/1] 0.00ns
weight_rom_init.exit.i:11  %acc_weight_return_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 1

ST_7: stg_193 [1/1] 2.39ns
weight_rom_init.exit.i:12  store float 0.000000e+00, float* %acc_weight_return_addr_1, align 4


 <State 8>: 2.39ns
ST_8: weight_rom_load [1/2] 2.39ns
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

ST_8: weight_rom_load_1 [1/2] 2.39ns
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16


 <State 9>: 7.26ns
ST_9: tmp_72_i_i [5/5] 7.26ns
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load


 <State 10>: 7.26ns
ST_10: tmp_72_i_i [4/5] 7.26ns
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load


 <State 11>: 7.26ns
ST_11: tmp_72_i_i [3/5] 7.26ns
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load


 <State 12>: 7.26ns
ST_12: tmp_72_i_i [2/5] 7.26ns
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load


 <State 13>: 7.26ns
ST_13: tmp_72_i_i [1/5] 7.26ns
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load


 <State 14>: 2.39ns
ST_14: stg_201 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str11) nounwind

ST_14: stg_202 [1/1] 2.39ns
:6  store float %tmp_72_i_i, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

ST_14: stg_203 [1/1] 0.00ns
:8  br label %.preheader.i.i


 <State 15>: 2.39ns
ST_15: sum_weight [2/2] 2.39ns
weight_rom_init.exit.i:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

ST_15: acc_return_addr_2 [1/1] 0.00ns
weight_rom_init.exit.i:13  %acc_return_addr_2 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 2

ST_15: stg_206 [1/1] 2.39ns
weight_rom_init.exit.i:14  store float 0.000000e+00, float* %acc_return_addr_2, align 8

ST_15: acc_weight_returnSquare_addr_2 [1/1] 0.00ns
weight_rom_init.exit.i:15  %acc_weight_returnSquare_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 2

ST_15: stg_208 [1/1] 2.39ns
weight_rom_init.exit.i:16  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_2, align 8

ST_15: acc_weight_return_addr_2 [1/1] 0.00ns
weight_rom_init.exit.i:17  %acc_weight_return_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 2

ST_15: stg_210 [1/1] 2.39ns
weight_rom_init.exit.i:18  store float 0.000000e+00, float* %acc_weight_return_addr_2, align 8

ST_15: acc_return_addr_3 [1/1] 0.00ns
weight_rom_init.exit.i:19  %acc_return_addr_3 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 3

ST_15: stg_212 [1/1] 2.39ns
weight_rom_init.exit.i:20  store float 0.000000e+00, float* %acc_return_addr_3, align 4

ST_15: acc_weight_returnSquare_addr_3 [1/1] 0.00ns
weight_rom_init.exit.i:21  %acc_weight_returnSquare_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 3

ST_15: stg_214 [1/1] 2.39ns
weight_rom_init.exit.i:22  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

ST_15: acc_weight_return_addr_3 [1/1] 0.00ns
weight_rom_init.exit.i:23  %acc_weight_return_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 3

ST_15: stg_216 [1/1] 2.39ns
weight_rom_init.exit.i:24  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4


 <State 16>: 2.44ns
ST_16: sum_weight [1/2] 2.39ns
weight_rom_init.exit.i:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

ST_16: acc_return_addr_4 [1/1] 0.00ns
weight_rom_init.exit.i:25  %acc_return_addr_4 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 4

ST_16: stg_219 [1/1] 2.39ns
weight_rom_init.exit.i:26  store float 0.000000e+00, float* %acc_return_addr_4, align 16

ST_16: acc_weight_returnSquare_addr_4 [1/1] 0.00ns
weight_rom_init.exit.i:27  %acc_weight_returnSquare_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 4

ST_16: stg_221 [1/1] 2.39ns
weight_rom_init.exit.i:28  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 16

ST_16: acc_weight_return_addr_4 [1/1] 0.00ns
weight_rom_init.exit.i:29  %acc_weight_return_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 4

ST_16: stg_223 [1/1] 2.39ns
weight_rom_init.exit.i:30  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 16

ST_16: acc_return_addr_5 [1/1] 0.00ns
weight_rom_init.exit.i:31  %acc_return_addr_5 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 5

ST_16: stg_225 [1/1] 2.39ns
weight_rom_init.exit.i:32  store float 0.000000e+00, float* %acc_return_addr_5, align 4

ST_16: acc_weight_returnSquare_addr_5 [1/1] 0.00ns
weight_rom_init.exit.i:33  %acc_weight_returnSquare_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 5

ST_16: stg_227 [1/1] 2.39ns
weight_rom_init.exit.i:34  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_5, align 4

ST_16: acc_weight_return_addr_5 [1/1] 0.00ns
weight_rom_init.exit.i:35  %acc_weight_return_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 5

ST_16: stg_229 [1/1] 2.39ns
weight_rom_init.exit.i:36  store float 0.000000e+00, float* %acc_weight_return_addr_5, align 4

ST_16: in_indices_data_V_read [1/1] 0.00ns
weight_rom_init.exit.i:37  %in_indices_data_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

ST_16: tmp_i [1/1] 0.00ns
weight_rom_init.exit.i:38  %tmp_i = bitcast i32 %in_indices_data_V_read to float

ST_16: tmp1_keep_V [1/1] 0.00ns
weight_rom_init.exit.i:39  %tmp1_keep_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

ST_16: stg_233 [1/1] 1.57ns
weight_rom_init.exit.i:40  store volatile i4 %tmp1_keep_V, i4* %tmp1_keep_V_i, align 4

ST_16: tmp1_strb_V [1/1] 0.00ns
weight_rom_init.exit.i:41  %tmp1_strb_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

ST_16: stg_235 [1/1] 1.57ns
weight_rom_init.exit.i:42  store volatile i4 %tmp1_strb_V, i4* %tmp1_strb_V_i, align 1

ST_16: tmp1_user_V [1/1] 0.00ns
weight_rom_init.exit.i:43  %tmp1_user_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

ST_16: stg_237 [1/1] 1.57ns
weight_rom_init.exit.i:44  store volatile i1 %tmp1_user_V, i1* %tmp1_user_V_i, align 2

ST_16: tmp1_last_V [1/1] 0.00ns
weight_rom_init.exit.i:45  %tmp1_last_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

ST_16: stg_239 [1/1] 1.57ns
weight_rom_init.exit.i:46  store volatile i1 %tmp1_last_V, i1* %tmp1_last_V_i, align 1

ST_16: tmp1_id_V [1/1] 0.00ns
weight_rom_init.exit.i:47  %tmp1_id_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

ST_16: stg_241 [1/1] 1.57ns
weight_rom_init.exit.i:48  store volatile i1 %tmp1_id_V, i1* %tmp1_id_V_i, align 4

ST_16: tmp1_dest_V [1/1] 0.00ns
weight_rom_init.exit.i:49  %tmp1_dest_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

ST_16: stg_243 [1/1] 1.57ns
weight_rom_init.exit.i:50  store volatile i1 %tmp1_dest_V, i1* %tmp1_dest_V_i, align 1

ST_16: tmp_1_i [1/1] 2.44ns
weight_rom_init.exit.i:51  %tmp_1_i = add nsw i32 %NUMBER_OF_DAYS_read, -1

ST_16: stg_245 [1/1] 1.57ns
weight_rom_init.exit.i:52  br label %3


 <State 17>: 4.62ns
ST_17: tmp_4_i [1/1] 0.00ns
:0  %tmp_4_i = phi float [ undef, %weight_rom_init.exit.i ], [ %tmp_14_i, %4 ]

ST_17: tmp_5_i [1/1] 0.00ns
:1  %tmp_5_i = phi float [ %tmp_i, %weight_rom_init.exit.i ], [ %tmp_5_i_tmp_4_i, %4 ]

ST_17: i1_i [1/1] 0.00ns
:2  %i1_i = phi i32 [ 1, %weight_rom_init.exit.i ], [ %i_3, %4 ]

ST_17: tmp_6_i [1/1] 2.52ns
:3  %tmp_6_i = icmp sgt i32 %i1_i, %tmp_1_i

ST_17: stg_250 [1/1] 1.57ns
:4  br i1 %tmp_6_i, label %.preheader104.i, label %4

ST_17: tmp [1/1] 0.00ns
:0  %tmp = trunc i32 %i1_i to i31

ST_17: tmp_7_i [1/1] 2.52ns
:4  %tmp_7_i = icmp eq i32 %i1_i, 1

ST_17: in_indices_data_V_read_1 [1/1] 0.00ns
:5  %in_indices_data_V_read_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

ST_17: in_indices_keep_V_read [1/1] 0.00ns
:6  %in_indices_keep_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

ST_17: stg_255 [1/1] 1.57ns
:7  store volatile i4 %in_indices_keep_V_read, i4* %tmp1_keep_V_i, align 4

ST_17: in_indices_strb_V_read [1/1] 0.00ns
:8  %in_indices_strb_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

ST_17: stg_257 [1/1] 1.57ns
:9  store volatile i4 %in_indices_strb_V_read, i4* %tmp1_strb_V_i, align 1

ST_17: in_indices_user_V_read [1/1] 0.00ns
:10  %in_indices_user_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

ST_17: stg_259 [1/1] 1.57ns
:11  store volatile i1 %in_indices_user_V_read, i1* %tmp1_user_V_i, align 2

ST_17: in_indices_last_V_read [1/1] 0.00ns
:12  %in_indices_last_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

ST_17: stg_261 [1/1] 1.57ns
:13  store volatile i1 %in_indices_last_V_read, i1* %tmp1_last_V_i, align 1

ST_17: in_indices_id_V_read [1/1] 0.00ns
:14  %in_indices_id_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

ST_17: stg_263 [1/1] 1.57ns
:15  store volatile i1 %in_indices_id_V_read, i1* %tmp1_id_V_i, align 4

ST_17: in_indices_dest_V_read [1/1] 0.00ns
:16  %in_indices_dest_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

ST_17: stg_265 [1/1] 1.57ns
:17  store volatile i1 %in_indices_dest_V_read, i1* %tmp1_dest_V_i, align 1

ST_17: tmp_5_i_tmp_4_i [1/1] 1.37ns
:18  %tmp_5_i_tmp_4_i = select i1 %tmp_7_i, float %tmp_5_i, float %tmp_4_i

ST_17: tmp_14_i [1/1] 0.00ns
:19  %tmp_14_i = bitcast i32 %in_indices_data_V_read_1 to float

ST_17: tmp_16_i [1/1] 0.00ns
:22  %tmp_16_i = zext i32 %i1_i to i64

ST_17: weight_rom_addr_2 [1/1] 0.00ns
:23  %weight_rom_addr_2 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_16_i

ST_17: weight [2/2] 2.39ns
:24  %weight = load float* %weight_rom_addr_2, align 4

ST_17: channel [36/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_17: i_3 [1/1] 2.44ns
:47  %i_3 = add nsw i32 %i1_i, 1


 <State 18>: 6.08ns
ST_18: tmp_15_i [16/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_18: weight [1/2] 2.39ns
:24  %weight = load float* %weight_rom_addr_2, align 4

ST_18: channel [35/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 19>: 6.08ns
ST_19: tmp_15_i [15/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_19: channel [34/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 20>: 6.08ns
ST_20: tmp_15_i [14/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_20: channel [33/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 21>: 6.08ns
ST_21: tmp_15_i [13/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_21: channel [32/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 22>: 6.08ns
ST_22: tmp_15_i [12/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_22: channel [31/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 23>: 6.08ns
ST_23: tmp_15_i [11/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_23: channel [30/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 24>: 6.08ns
ST_24: tmp_15_i [10/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_24: channel [29/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 25>: 6.08ns
ST_25: tmp_15_i [9/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_25: channel [28/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 26>: 6.08ns
ST_26: tmp_15_i [8/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_26: channel [27/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 27>: 6.08ns
ST_27: tmp_15_i [7/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_27: channel [26/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 28>: 6.08ns
ST_28: tmp_15_i [6/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_28: channel [25/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 29>: 6.08ns
ST_29: tmp_15_i [5/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_29: channel [24/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 30>: 6.08ns
ST_30: tmp_15_i [4/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_30: channel [23/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 31>: 6.08ns
ST_31: tmp_15_i [3/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_31: channel [22/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 32>: 6.08ns
ST_32: tmp_15_i [2/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_32: channel [21/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 33>: 6.08ns
ST_33: tmp_15_i [1/16] 6.08ns
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

ST_33: channel [20/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 34>: 7.09ns
ST_34: lnReturn [13/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_34: channel [19/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 35>: 7.09ns
ST_35: lnReturn [12/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_35: channel [18/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 36>: 7.09ns
ST_36: lnReturn [11/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_36: channel [17/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 37>: 7.09ns
ST_37: lnReturn [10/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_37: channel [16/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 38>: 7.09ns
ST_38: lnReturn [9/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_38: channel [15/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 39>: 7.09ns
ST_39: lnReturn [8/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_39: channel [14/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 40>: 7.09ns
ST_40: lnReturn [7/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_40: channel [13/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 41>: 7.09ns
ST_41: lnReturn [6/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_41: channel [12/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 42>: 7.09ns
ST_42: lnReturn [5/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_42: channel [11/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 43>: 7.09ns
ST_43: lnReturn [4/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_43: channel [10/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 44>: 7.09ns
ST_44: lnReturn [3/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_44: channel [9/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 45>: 7.09ns
ST_45: lnReturn [2/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_45: channel [8/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 46>: 7.09ns
ST_46: lnReturn [1/13] 7.09ns
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

ST_46: channel [7/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6


 <State 47>: 5.70ns
ST_47: channel [6/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_47: tmp_19_i [4/4] 5.70ns
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

ST_47: tmp_24_i [1/1] 2.44ns
:42  %tmp_24_i = add i31 %tmp, -1

ST_47: tmp_25_i [1/1] 0.00ns
:43  %tmp_25_i = zext i31 %tmp_24_i to i64

ST_47: lnReturnA_addr [1/1] 0.00ns
:44  %lnReturnA_addr = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_25_i

ST_47: stg_337 [1/1] 2.39ns
:45  store float %lnReturn, float* %lnReturnA_addr, align 4


 <State 48>: 5.70ns
ST_48: channel [5/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_48: tmp_19_i [3/4] 5.70ns
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn


 <State 49>: 5.70ns
ST_49: channel [4/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_49: tmp_19_i [2/4] 5.70ns
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

ST_49: tmp_22_i [4/4] 5.70ns
:37  %tmp_22_i = fmul float %lnReturn, %weight


 <State 50>: 5.70ns
ST_50: channel [3/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_50: tmp_19_i [1/4] 5.70ns
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

ST_50: tmp_22_i [3/4] 5.70ns
:37  %tmp_22_i = fmul float %lnReturn, %weight


 <State 51>: 5.70ns
ST_51: channel [2/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_51: tmp_20_i [4/4] 5.70ns
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

ST_51: tmp_22_i [2/4] 5.70ns
:37  %tmp_22_i = fmul float %lnReturn, %weight


 <State 52>: 7.01ns
ST_52: channel [1/36] 4.62ns
:25  %channel = urem i32 %i1_i, 6

ST_52: tmp_17_i [1/1] 0.00ns
:26  %tmp_17_i = zext i32 %channel to i64

ST_52: acc_return_addr_7 [1/1] 0.00ns
:27  %acc_return_addr_7 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_17_i

ST_52: acc_return_load_1 [2/2] 2.39ns
:28  %acc_return_load_1 = load float* %acc_return_addr_7, align 4

ST_52: tmp_20_i [3/4] 5.70ns
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

ST_52: acc_weight_returnSquare_addr_7 [1/1] 0.00ns
:33  %acc_weight_returnSquare_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_17_i

ST_52: tmp_22_i [1/4] 5.70ns
:37  %tmp_22_i = fmul float %lnReturn, %weight

ST_52: acc_weight_return_addr_7 [1/1] 0.00ns
:38  %acc_weight_return_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_17_i

ST_52: acc_weight_return_load_1 [2/2] 2.39ns
:39  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_7, align 4


 <State 53>: 9.65ns
ST_53: acc_return_load_1 [1/2] 2.39ns
:28  %acc_return_load_1 = load float* %acc_return_addr_7, align 4

ST_53: tmp_18_i [5/5] 7.26ns
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

ST_53: tmp_20_i [2/4] 5.70ns
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

ST_53: acc_weight_return_load_1 [1/2] 2.39ns
:39  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_7, align 4

ST_53: tmp_23_i [5/5] 7.26ns
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i


 <State 54>: 7.26ns
ST_54: tmp_18_i [4/5] 7.26ns
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

ST_54: tmp_20_i [1/4] 5.70ns
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

ST_54: acc_weight_returnSquare_load_1 [2/2] 2.39ns
:34  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_7, align 4

ST_54: tmp_23_i [4/5] 7.26ns
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i


 <State 55>: 9.65ns
ST_55: tmp_18_i [3/5] 7.26ns
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

ST_55: acc_weight_returnSquare_load_1 [1/2] 2.39ns
:34  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_7, align 4

ST_55: tmp_21_i [5/5] 7.26ns
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

ST_55: tmp_23_i [3/5] 7.26ns
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i


 <State 56>: 7.26ns
ST_56: tmp_18_i [2/5] 7.26ns
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

ST_56: tmp_21_i [4/5] 7.26ns
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

ST_56: tmp_23_i [2/5] 7.26ns
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i


 <State 57>: 9.65ns
ST_57: tmp_18_i [1/5] 7.26ns
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

ST_57: stg_375 [1/1] 2.39ns
:30  store float %tmp_18_i, float* %acc_return_addr_7, align 4

ST_57: tmp_21_i [3/5] 7.26ns
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

ST_57: tmp_23_i [1/5] 7.26ns
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

ST_57: stg_378 [1/1] 2.39ns
:41  store float %tmp_23_i, float* %acc_weight_return_addr_7, align 4


 <State 58>: 7.26ns
ST_58: tmp_21_i [2/5] 7.26ns
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i


 <State 59>: 9.65ns
ST_59: stg_380 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str5) nounwind

ST_59: tmp_71_i [1/1] 0.00ns
:2  %tmp_71_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([30 x i8]* @p_str5)

ST_59: stg_382 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_59: tmp_21_i [1/5] 7.26ns
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

ST_59: stg_384 [1/1] 2.39ns
:36  store float %tmp_21_i, float* %acc_weight_returnSquare_addr_7, align 4

ST_59: empty_16 [1/1] 0.00ns
:46  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([30 x i8]* @p_str5, i32 %tmp_71_i)

ST_59: stg_386 [1/1] 0.00ns
:48  br label %3


 <State 60>: 2.39ns
ST_60: tmp_9 [1/1] 0.00ns
.preheader104.i:0  %tmp_9 = phi float [ %sum_weight_returnA, %5 ], [ 0.000000e+00, %3 ]

ST_60: tmp_1 [1/1] 0.00ns
.preheader104.i:1  %tmp_1 = phi float [ %sum_weight_returnSquareA, %5 ], [ 0.000000e+00, %3 ]

ST_60: tmp_2 [1/1] 0.00ns
.preheader104.i:2  %tmp_2 = phi float [ %sum_returnA, %5 ], [ 0.000000e+00, %3 ]

ST_60: i2_i [1/1] 0.00ns
.preheader104.i:3  %i2_i = phi i3 [ %i_2, %5 ], [ 0, %3 ]

ST_60: exitcond2_i [1/1] 1.62ns
.preheader104.i:4  %exitcond2_i = icmp eq i3 %i2_i, -2

ST_60: i_2 [1/1] 0.80ns
.preheader104.i:5  %i_2 = add i3 %i2_i, 1

ST_60: stg_393 [1/1] 0.00ns
.preheader104.i:6  br i1 %exitcond2_i, label %.preheader103.i.preheader, label %5

ST_60: tmp_11_i [1/1] 0.00ns
:4  %tmp_11_i = zext i3 %i2_i to i64

ST_60: acc_return_addr_6 [1/1] 0.00ns
:5  %acc_return_addr_6 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_11_i

ST_60: acc_return_load [2/2] 2.39ns
:6  %acc_return_load = load float* %acc_return_addr_6, align 4


 <State 61>: 2.39ns
ST_61: acc_return_load [1/2] 2.39ns
:6  %acc_return_load = load float* %acc_return_addr_6, align 4

ST_61: acc_weight_returnSquare_addr_6 [1/1] 0.00ns
:8  %acc_weight_returnSquare_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_11_i

ST_61: acc_weight_returnSquare_load [2/2] 2.39ns
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_6, align 4

ST_61: acc_weight_return_addr_6 [1/1] 0.00ns
:11  %acc_weight_return_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_11_i

ST_61: acc_weight_return_load [2/2] 2.39ns
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_6, align 4


 <State 62>: 7.26ns
ST_62: sum_returnA [5/5] 7.26ns
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

ST_62: acc_weight_returnSquare_load [1/2] 2.39ns
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_6, align 4

ST_62: acc_weight_return_load [1/2] 2.39ns
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_6, align 4


 <State 63>: 7.26ns
ST_63: sum_returnA [4/5] 7.26ns
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

ST_63: sum_weight_returnSquareA [5/5] 7.26ns
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load


 <State 64>: 7.26ns
ST_64: sum_returnA [3/5] 7.26ns
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

ST_64: sum_weight_returnSquareA [4/5] 7.26ns
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

ST_64: sum_weight_returnA [5/5] 7.26ns
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load


 <State 65>: 7.26ns
ST_65: sum_returnA [2/5] 7.26ns
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

ST_65: sum_weight_returnSquareA [3/5] 7.26ns
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

ST_65: sum_weight_returnA [4/5] 7.26ns
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load


 <State 66>: 7.26ns
ST_66: sum_returnA [1/5] 7.26ns
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

ST_66: sum_weight_returnSquareA [2/5] 7.26ns
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

ST_66: sum_weight_returnA [3/5] 7.26ns
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load


 <State 67>: 7.26ns
ST_67: sum_weight_returnSquareA [1/5] 7.26ns
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

ST_67: sum_weight_returnA [2/5] 7.26ns
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load


 <State 68>: 7.26ns
ST_68: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_68: stg_419 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str6) nounwind

ST_68: tmp_72_i [1/1] 0.00ns
:2  %tmp_72_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str6)

ST_68: stg_421 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_68: sum_weight_returnA [1/5] 7.26ns
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

ST_68: empty_18 [1/1] 0.00ns
:14  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str6, i32 %tmp_72_i)

ST_68: stg_424 [1/1] 0.00ns
:15  br label %.preheader104.i


 <State 69>: 1.57ns
ST_69: shift_reg_load1_i [1/1] 0.00ns
.preheader103.i.preheader:0  %shift_reg_load1_i = alloca float, align 4

ST_69: acc_weight_returnA_returnB_add [1/1] 0.00ns
.preheader103.i.preheader:1  %acc_weight_returnA_returnB_add = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 0

ST_69: acc_weight_returnA_returnB_add_1 [1/1] 0.00ns
.preheader103.i.preheader:2  %acc_weight_returnA_returnB_add_1 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 1

ST_69: acc_weight_returnA_returnB_add_2 [1/1] 0.00ns
.preheader103.i.preheader:3  %acc_weight_returnA_returnB_add_2 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 2

ST_69: acc_weight_returnA_returnB_add_3 [1/1] 0.00ns
.preheader103.i.preheader:4  %acc_weight_returnA_returnB_add_3 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 3

ST_69: acc_weight_returnA_returnB_add_4 [1/1] 0.00ns
.preheader103.i.preheader:5  %acc_weight_returnA_returnB_add_4 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 4

ST_69: acc_weight_returnA_returnB_add_5 [1/1] 0.00ns
.preheader103.i.preheader:6  %acc_weight_returnA_returnB_add_5 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 5

ST_69: stg_432 [1/1] 1.57ns
.preheader103.i.preheader:7  store float %tmp_4_i, float* %shift_reg_load1_i, align 4

ST_69: stg_433 [1/1] 1.57ns
.preheader103.i.preheader:8  br label %.preheader103.i


 <State 70>: 2.52ns
ST_70: column_index_i [1/1] 0.00ns
.preheader103.i:0  %column_index_i = phi i31 [ %column_index, %9 ], [ 1, %.preheader103.i.preheader ]

ST_70: column_index_cast_i [1/1] 0.00ns
.preheader103.i:1  %column_index_cast_i = zext i31 %column_index_i to i32

ST_70: tmp_26_i [1/1] 2.52ns
.preheader103.i:2  %tmp_26_i = icmp slt i32 %column_index_cast_i, %NUMBER_OF_INDICES_read

ST_70: stg_437 [1/1] 0.00ns
.preheader103.i:3  br i1 %tmp_26_i, label %.preheader102.0.i, label %frontEnd.1.exit

ST_70: stg_438 [1/1] 2.39ns
.preheader102.0.i:1  store float 0.000000e+00, float* %acc_return_addr, align 16

ST_70: stg_439 [1/1] 2.39ns
.preheader102.0.i:2  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

ST_70: stg_440 [1/1] 2.39ns
.preheader102.0.i:3  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

ST_70: stg_441 [1/1] 2.39ns
.preheader102.0.i:4  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add, align 16

ST_70: stg_442 [1/1] 2.39ns
.preheader102.0.i:5  store float 0.000000e+00, float* %acc_return_addr_1, align 4

ST_70: stg_443 [1/1] 2.39ns
.preheader102.0.i:6  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_1, align 4

ST_70: stg_444 [1/1] 2.39ns
.preheader102.0.i:7  store float 0.000000e+00, float* %acc_weight_return_addr_1, align 4

ST_70: stg_445 [1/1] 2.39ns
.preheader102.0.i:8  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_1, align 4

ST_70: stg_446 [1/1] 0.00ns
frontEnd.1.exit:0  ret void


 <State 71>: 2.39ns
ST_71: stg_447 [1/1] 2.39ns
.preheader102.0.i:9  store float 0.000000e+00, float* %acc_return_addr_2, align 8

ST_71: stg_448 [1/1] 2.39ns
.preheader102.0.i:10  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_2, align 8

ST_71: stg_449 [1/1] 2.39ns
.preheader102.0.i:11  store float 0.000000e+00, float* %acc_weight_return_addr_2, align 8

ST_71: stg_450 [1/1] 2.39ns
.preheader102.0.i:12  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_2, align 8

ST_71: stg_451 [1/1] 2.39ns
.preheader102.0.i:13  store float 0.000000e+00, float* %acc_return_addr_3, align 4

ST_71: stg_452 [1/1] 2.39ns
.preheader102.0.i:14  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

ST_71: stg_453 [1/1] 2.39ns
.preheader102.0.i:15  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4

ST_71: stg_454 [1/1] 2.39ns
.preheader102.0.i:16  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_3, align 4


 <State 72>: 2.39ns
ST_72: empty_19 [1/1] 0.00ns
.preheader102.0.i:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0)

ST_72: stg_456 [1/1] 2.39ns
.preheader102.0.i:17  store float 0.000000e+00, float* %acc_return_addr_4, align 16

ST_72: stg_457 [1/1] 2.39ns
.preheader102.0.i:18  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 16

ST_72: stg_458 [1/1] 2.39ns
.preheader102.0.i:19  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 16

ST_72: stg_459 [1/1] 2.39ns
.preheader102.0.i:20  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_4, align 16

ST_72: stg_460 [1/1] 2.39ns
.preheader102.0.i:21  store float 0.000000e+00, float* %acc_return_addr_5, align 4

ST_72: stg_461 [1/1] 2.39ns
.preheader102.0.i:22  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_5, align 4

ST_72: stg_462 [1/1] 2.39ns
.preheader102.0.i:23  store float 0.000000e+00, float* %acc_weight_return_addr_5, align 4

ST_72: stg_463 [1/1] 2.39ns
.preheader102.0.i:24  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_5, align 4

ST_72: in_indices_data_V_read_2 [1/1] 0.00ns
.preheader102.0.i:25  %in_indices_data_V_read_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

ST_72: tmp_28_i [1/1] 0.00ns
.preheader102.0.i:26  %tmp_28_i = bitcast i32 %in_indices_data_V_read_2 to float

ST_72: tmp1_keep_V_1 [1/1] 0.00ns
.preheader102.0.i:27  %tmp1_keep_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

ST_72: stg_467 [1/1] 1.57ns
.preheader102.0.i:28  store volatile i4 %tmp1_keep_V_1, i4* %tmp1_keep_V_i, align 4

ST_72: tmp1_strb_V_1 [1/1] 0.00ns
.preheader102.0.i:29  %tmp1_strb_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

ST_72: stg_469 [1/1] 1.57ns
.preheader102.0.i:30  store volatile i4 %tmp1_strb_V_1, i4* %tmp1_strb_V_i, align 1

ST_72: tmp1_user_V_1 [1/1] 0.00ns
.preheader102.0.i:31  %tmp1_user_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

ST_72: stg_471 [1/1] 1.57ns
.preheader102.0.i:32  store volatile i1 %tmp1_user_V_1, i1* %tmp1_user_V_i, align 2

ST_72: tmp1_last_V_1 [1/1] 0.00ns
.preheader102.0.i:33  %tmp1_last_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

ST_72: stg_473 [1/1] 1.57ns
.preheader102.0.i:34  store volatile i1 %tmp1_last_V_1, i1* %tmp1_last_V_i, align 1

ST_72: tmp1_id_V_1 [1/1] 0.00ns
.preheader102.0.i:35  %tmp1_id_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

ST_72: stg_475 [1/1] 1.57ns
.preheader102.0.i:36  store volatile i1 %tmp1_id_V_1, i1* %tmp1_id_V_i, align 4

ST_72: tmp1_dest_V_1 [1/1] 0.00ns
.preheader102.0.i:37  %tmp1_dest_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

ST_72: stg_477 [1/1] 1.57ns
.preheader102.0.i:38  store volatile i1 %tmp1_dest_V_1, i1* %tmp1_dest_V_i, align 1

ST_72: stg_478 [1/1] 1.57ns
.preheader102.0.i:39  br label %6


 <State 73>: 4.62ns
ST_73: tmp_30_i [1/1] 0.00ns
:0  %tmp_30_i = phi float [ %tmp_28_i, %.preheader102.0.i ], [ %tmp_30_i_shift_reg_load_i, %7 ]

ST_73: i4_i [1/1] 0.00ns
:1  %i4_i = phi i32 [ 1, %.preheader102.0.i ], [ %i_5, %7 ]

ST_73: tmp_31_i [1/1] 2.52ns
:2  %tmp_31_i = icmp sgt i32 %i4_i, %tmp_1_i

ST_73: stg_482 [1/1] 1.57ns
:3  br i1 %tmp_31_i, label %.preheader.i, label %7

ST_73: shift_reg_load [1/1] 0.00ns
:0  %shift_reg_load = load float* %shift_reg_load1_i, align 4

ST_73: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = trunc i32 %i4_i to i31

ST_73: tmp_32_i [1/1] 2.52ns
:5  %tmp_32_i = icmp eq i32 %i4_i, 1

ST_73: in_indices_data_V_read_3 [1/1] 0.00ns
:6  %in_indices_data_V_read_3 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

ST_73: in_indices_keep_V_read_2 [1/1] 0.00ns
:7  %in_indices_keep_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

ST_73: stg_488 [1/1] 1.57ns
:8  store volatile i4 %in_indices_keep_V_read_2, i4* %tmp1_keep_V_i, align 4

ST_73: in_indices_strb_V_read_2 [1/1] 0.00ns
:9  %in_indices_strb_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

ST_73: stg_490 [1/1] 1.57ns
:10  store volatile i4 %in_indices_strb_V_read_2, i4* %tmp1_strb_V_i, align 1

ST_73: in_indices_user_V_read_2 [1/1] 0.00ns
:11  %in_indices_user_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

ST_73: stg_492 [1/1] 1.57ns
:12  store volatile i1 %in_indices_user_V_read_2, i1* %tmp1_user_V_i, align 2

ST_73: in_indices_last_V_read_2 [1/1] 0.00ns
:13  %in_indices_last_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

ST_73: stg_494 [1/1] 1.57ns
:14  store volatile i1 %in_indices_last_V_read_2, i1* %tmp1_last_V_i, align 1

ST_73: in_indices_id_V_read_2 [1/1] 0.00ns
:15  %in_indices_id_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

ST_73: stg_496 [1/1] 1.57ns
:16  store volatile i1 %in_indices_id_V_read_2, i1* %tmp1_id_V_i, align 4

ST_73: in_indices_dest_V_read_2 [1/1] 0.00ns
:17  %in_indices_dest_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

ST_73: stg_498 [1/1] 1.57ns
:18  store volatile i1 %in_indices_dest_V_read_2, i1* %tmp1_dest_V_i, align 1

ST_73: tmp_30_i_shift_reg_load_i [1/1] 1.37ns
:19  %tmp_30_i_shift_reg_load_i = select i1 %tmp_32_i, float %tmp_30_i, float %shift_reg_load

ST_73: tmp_54_i [1/1] 0.00ns
:20  %tmp_54_i = bitcast i32 %in_indices_data_V_read_3 to float

ST_73: tmp_56_i [1/1] 0.00ns
:23  %tmp_56_i = zext i32 %i4_i to i64

ST_73: weight_rom_addr_3 [1/1] 0.00ns
:24  %weight_rom_addr_3 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_56_i

ST_73: weight_1 [2/2] 2.39ns
:25  %weight_1 = load float* %weight_rom_addr_3, align 4

ST_73: channel_1 [36/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_73: i_5 [1/1] 2.44ns
:54  %i_5 = add nsw i32 %i4_i, 1

ST_73: stg_506 [1/1] 1.57ns
:55  store float %tmp_54_i, float* %shift_reg_load1_i, align 4


 <State 74>: 6.08ns
ST_74: tmp_55_i [16/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_74: weight_1 [1/2] 2.39ns
:25  %weight_1 = load float* %weight_rom_addr_3, align 4

ST_74: channel_1 [35/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 75>: 6.08ns
ST_75: tmp_55_i [15/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_75: channel_1 [34/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 76>: 6.08ns
ST_76: tmp_55_i [14/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_76: channel_1 [33/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 77>: 6.08ns
ST_77: tmp_55_i [13/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_77: channel_1 [32/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 78>: 6.08ns
ST_78: tmp_55_i [12/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_78: channel_1 [31/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 79>: 6.08ns
ST_79: tmp_55_i [11/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_79: channel_1 [30/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 80>: 6.08ns
ST_80: tmp_55_i [10/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_80: channel_1 [29/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 81>: 6.08ns
ST_81: tmp_55_i [9/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_81: channel_1 [28/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 82>: 6.08ns
ST_82: tmp_55_i [8/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_82: channel_1 [27/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 83>: 6.08ns
ST_83: tmp_55_i [7/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_83: channel_1 [26/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 84>: 6.08ns
ST_84: tmp_55_i [6/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_84: channel_1 [25/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 85>: 6.08ns
ST_85: tmp_55_i [5/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_85: channel_1 [24/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 86>: 6.08ns
ST_86: tmp_55_i [4/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_86: channel_1 [23/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 87>: 6.08ns
ST_87: tmp_55_i [3/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_87: channel_1 [22/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 88>: 6.08ns
ST_88: tmp_55_i [2/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_88: channel_1 [21/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 89>: 6.08ns
ST_89: tmp_55_i [1/16] 6.08ns
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

ST_89: channel_1 [20/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 90>: 7.09ns
ST_90: lnReturn_1 [13/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_90: channel_1 [19/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 91>: 7.09ns
ST_91: lnReturn_1 [12/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_91: channel_1 [18/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 92>: 7.09ns
ST_92: lnReturn_1 [11/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_92: channel_1 [17/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 93>: 7.09ns
ST_93: lnReturn_1 [10/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_93: channel_1 [16/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 94>: 7.09ns
ST_94: lnReturn_1 [9/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_94: channel_1 [15/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 95>: 7.09ns
ST_95: lnReturn_1 [8/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_95: channel_1 [14/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 96>: 7.09ns
ST_96: lnReturn_1 [7/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_96: channel_1 [13/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 97>: 7.09ns
ST_97: lnReturn_1 [6/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_97: channel_1 [12/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 98>: 7.09ns
ST_98: lnReturn_1 [5/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_98: channel_1 [11/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 99>: 7.09ns
ST_99: lnReturn_1 [4/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_99: channel_1 [10/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 100>: 7.09ns
ST_100: lnReturn_1 [3/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_100: channel_1 [9/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6


 <State 101>: 7.09ns
ST_101: lnReturn_1 [2/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_101: channel_1 [8/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_101: tmp_64_i [1/1] 2.44ns
:43  %tmp_64_i = add i31 %tmp_4, -1

ST_101: tmp_65_i [1/1] 0.00ns
:44  %tmp_65_i = zext i31 %tmp_64_i to i64

ST_101: lnReturnA_addr_1 [1/1] 0.00ns
:45  %lnReturnA_addr_1 = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_65_i

ST_101: lnReturnA_load [2/2] 2.39ns
:46  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4


 <State 102>: 7.09ns
ST_102: lnReturn_1 [1/13] 7.09ns
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

ST_102: channel_1 [7/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_102: lnReturnA_load [1/2] 2.39ns
:46  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4


 <State 103>: 5.70ns
ST_103: channel_1 [6/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_103: tmp_59_i [4/4] 5.70ns
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

ST_103: tmp_66_i [4/4] 5.70ns
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1


 <State 104>: 5.70ns
ST_104: channel_1 [5/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_104: tmp_59_i [3/4] 5.70ns
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

ST_104: tmp_66_i [3/4] 5.70ns
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1


 <State 105>: 5.70ns
ST_105: channel_1 [4/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_105: tmp_59_i [2/4] 5.70ns
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

ST_105: tmp_62_i [4/4] 5.70ns
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

ST_105: tmp_66_i [2/4] 5.70ns
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1


 <State 106>: 5.70ns
ST_106: channel_1 [3/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_106: tmp_59_i [1/4] 5.70ns
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

ST_106: tmp_62_i [3/4] 5.70ns
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

ST_106: tmp_66_i [1/4] 5.70ns
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1


 <State 107>: 5.70ns
ST_107: channel_1 [2/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_107: tmp_60_i [4/4] 5.70ns
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

ST_107: tmp_62_i [2/4] 5.70ns
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

ST_107: tmp_67_i [4/4] 5.70ns
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1


 <State 108>: 7.01ns
ST_108: channel_1 [1/36] 4.62ns
:26  %channel_1 = urem i32 %i4_i, 6

ST_108: tmp_57_i [1/1] 0.00ns
:27  %tmp_57_i = zext i32 %channel_1 to i64

ST_108: acc_return_addr_9 [1/1] 0.00ns
:28  %acc_return_addr_9 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_57_i

ST_108: acc_return_load_3 [2/2] 2.39ns
:29  %acc_return_load_3 = load float* %acc_return_addr_9, align 4

ST_108: tmp_60_i [3/4] 5.70ns
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

ST_108: acc_weight_returnSquare_addr_9 [1/1] 0.00ns
:34  %acc_weight_returnSquare_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_57_i

ST_108: tmp_62_i [1/4] 5.70ns
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

ST_108: acc_weight_return_addr_9 [1/1] 0.00ns
:39  %acc_weight_return_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_57_i

ST_108: acc_weight_return_load_3 [2/2] 2.39ns
:40  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_9, align 4

ST_108: tmp_67_i [3/4] 5.70ns
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

ST_108: acc_weight_returnA_returnB_add_6 [1/1] 0.00ns
:49  %acc_weight_returnA_returnB_add_6 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_57_i


 <State 109>: 9.65ns
ST_109: acc_return_load_3 [1/2] 2.39ns
:29  %acc_return_load_3 = load float* %acc_return_addr_9, align 4

ST_109: tmp_58_i [5/5] 7.26ns
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

ST_109: tmp_60_i [2/4] 5.70ns
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

ST_109: acc_weight_return_load_3 [1/2] 2.39ns
:40  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_9, align 4

ST_109: tmp_63_i [5/5] 7.26ns
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

ST_109: tmp_67_i [2/4] 5.70ns
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1


 <State 110>: 7.26ns
ST_110: tmp_58_i [4/5] 7.26ns
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

ST_110: tmp_60_i [1/4] 5.70ns
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

ST_110: acc_weight_returnSquare_load_3 [2/2] 2.39ns
:35  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_9, align 4

ST_110: tmp_63_i [4/5] 7.26ns
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

ST_110: tmp_67_i [1/4] 5.70ns
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

ST_110: acc_weight_returnA_returnB_loa [2/2] 2.39ns
:50  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4


 <State 111>: 9.65ns
ST_111: tmp_58_i [3/5] 7.26ns
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

ST_111: acc_weight_returnSquare_load_3 [1/2] 2.39ns
:35  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_9, align 4

ST_111: tmp_61_i [5/5] 7.26ns
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

ST_111: tmp_63_i [3/5] 7.26ns
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

ST_111: acc_weight_returnA_returnB_loa [1/2] 2.39ns
:50  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

ST_111: tmp_68_i [5/5] 7.26ns
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i


 <State 112>: 7.26ns
ST_112: tmp_58_i [2/5] 7.26ns
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

ST_112: tmp_61_i [4/5] 7.26ns
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

ST_112: tmp_63_i [2/5] 7.26ns
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

ST_112: tmp_68_i [4/5] 7.26ns
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i


 <State 113>: 9.65ns
ST_113: tmp_58_i [1/5] 7.26ns
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

ST_113: stg_623 [1/1] 2.39ns
:31  store float %tmp_58_i, float* %acc_return_addr_9, align 4

ST_113: tmp_61_i [3/5] 7.26ns
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

ST_113: tmp_63_i [1/5] 7.26ns
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

ST_113: stg_626 [1/1] 2.39ns
:42  store float %tmp_63_i, float* %acc_weight_return_addr_9, align 4

ST_113: tmp_68_i [3/5] 7.26ns
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i


 <State 114>: 7.26ns
ST_114: tmp_61_i [2/5] 7.26ns
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

ST_114: tmp_68_i [2/5] 7.26ns
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i


 <State 115>: 9.65ns
ST_115: stg_630 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @p_str8) nounwind

ST_115: tmp_79_i [1/1] 0.00ns
:3  %tmp_79_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @p_str8)

ST_115: stg_632 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_115: tmp_61_i [1/5] 7.26ns
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

ST_115: stg_634 [1/1] 2.39ns
:37  store float %tmp_61_i, float* %acc_weight_returnSquare_addr_9, align 4

ST_115: tmp_68_i [1/5] 7.26ns
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

ST_115: stg_636 [1/1] 2.39ns
:52  store float %tmp_68_i, float* %acc_weight_returnA_returnB_add_6, align 4

ST_115: empty_20 [1/1] 0.00ns
:53  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @p_str8, i32 %tmp_79_i)

ST_115: stg_638 [1/1] 0.00ns
:56  br label %6


 <State 116>: 2.39ns
ST_116: tmp_8 [1/1] 0.00ns
.preheader.i:0  %tmp_8 = phi float [ %sum_weight_returnA_returnB, %8 ], [ 0.000000e+00, %6 ]

ST_116: tmp_7 [1/1] 0.00ns
.preheader.i:1  %tmp_7 = phi float [ %sum_weight_return, %8 ], [ 0.000000e+00, %6 ]

ST_116: tmp_5 [1/1] 0.00ns
.preheader.i:2  %tmp_5 = phi float [ %sum_weight_returnSquare, %8 ], [ 0.000000e+00, %6 ]

ST_116: tmp_3 [1/1] 0.00ns
.preheader.i:3  %tmp_3 = phi float [ %sum_return, %8 ], [ 0.000000e+00, %6 ]

ST_116: i8_i [1/1] 0.00ns
.preheader.i:4  %i8_i = phi i3 [ %i_4, %8 ], [ 0, %6 ]

ST_116: exitcond_i [1/1] 1.62ns
.preheader.i:5  %exitcond_i = icmp eq i3 %i8_i, -2

ST_116: i_4 [1/1] 0.80ns
.preheader.i:6  %i_4 = add i3 %i8_i, 1

ST_116: stg_646 [1/1] 0.00ns
.preheader.i:7  br i1 %exitcond_i, label %9, label %8

ST_116: tmp_i_22 [1/1] 0.00ns
:4  %tmp_i_22 = zext i3 %i8_i to i64

ST_116: acc_return_addr_8 [1/1] 0.00ns
:5  %acc_return_addr_8 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_i_22

ST_116: acc_return_load_2 [2/2] 2.39ns
:6  %acc_return_load_2 = load float* %acc_return_addr_8, align 4


 <State 117>: 2.39ns
ST_117: acc_return_load_2 [1/2] 2.39ns
:6  %acc_return_load_2 = load float* %acc_return_addr_8, align 4

ST_117: acc_weight_returnSquare_addr_8 [1/1] 0.00ns
:8  %acc_weight_returnSquare_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_i_22

ST_117: acc_weight_returnSquare_load_2 [2/2] 2.39ns
:9  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr_8, align 4


 <State 118>: 7.26ns
ST_118: sum_return [5/5] 7.26ns
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

ST_118: acc_weight_returnSquare_load_2 [1/2] 2.39ns
:9  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr_8, align 4

ST_118: acc_weight_return_addr_8 [1/1] 0.00ns
:11  %acc_weight_return_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_i_22

ST_118: acc_weight_return_load_2 [2/2] 2.39ns
:12  %acc_weight_return_load_2 = load float* %acc_weight_return_addr_8, align 4

ST_118: acc_weight_returnA_returnB_add_7 [1/1] 0.00ns
:14  %acc_weight_returnA_returnB_add_7 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_i_22

ST_118: acc_weight_returnA_returnB_loa_1 [2/2] 2.39ns
:15  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4


 <State 119>: 7.26ns
ST_119: sum_return [4/5] 7.26ns
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

ST_119: sum_weight_returnSquare [5/5] 7.26ns
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

ST_119: acc_weight_return_load_2 [1/2] 2.39ns
:12  %acc_weight_return_load_2 = load float* %acc_weight_return_addr_8, align 4

ST_119: acc_weight_returnA_returnB_loa_1 [1/2] 2.39ns
:15  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4


 <State 120>: 7.26ns
ST_120: sum_return [3/5] 7.26ns
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

ST_120: sum_weight_returnSquare [4/5] 7.26ns
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

ST_120: sum_weight_return [5/5] 7.26ns
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2


 <State 121>: 7.26ns
ST_121: sum_return [2/5] 7.26ns
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

ST_121: sum_weight_returnSquare [3/5] 7.26ns
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

ST_121: sum_weight_return [4/5] 7.26ns
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

ST_121: sum_weight_returnA_returnB [5/5] 7.26ns
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1


 <State 122>: 7.26ns
ST_122: sum_return [1/5] 7.26ns
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

ST_122: sum_weight_returnSquare [2/5] 7.26ns
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

ST_122: sum_weight_return [3/5] 7.26ns
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

ST_122: sum_weight_returnA_returnB [4/5] 7.26ns
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1


 <State 123>: 7.26ns
ST_123: sum_weight_returnSquare [1/5] 7.26ns
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

ST_123: sum_weight_return [2/5] 7.26ns
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

ST_123: sum_weight_returnA_returnB [3/5] 7.26ns
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1


 <State 124>: 7.26ns
ST_124: sum_weight_return [1/5] 7.26ns
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

ST_124: sum_weight_returnA_returnB [2/5] 7.26ns
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1


 <State 125>: 7.26ns
ST_125: empty_21 [1/1] 0.00ns
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_125: stg_680 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind

ST_125: tmp_81_i [1/1] 0.00ns
:2  %tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str9)

ST_125: stg_682 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_125: sum_weight_returnA_returnB [1/5] 7.26ns
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

ST_125: empty_23 [1/1] 0.00ns
:17  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str9, i32 %tmp_81_i)

ST_125: stg_685 [1/1] 0.00ns
:18  br label %.preheader.i


 <State 126>: 2.44ns
ST_126: stg_686 [1/1] 1.86ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_out_V, float %sum_weight)

ST_126: stg_687 [1/1] 1.86ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_return_out_V, float %tmp_3)

ST_126: stg_688 [1/1] 1.86ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquare_out_V, float %tmp_5)

ST_126: stg_689 [1/1] 1.86ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_return_out_V, float %tmp_7)

ST_126: stg_690 [1/1] 1.86ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_returnB_out, float %tmp_8)

ST_126: stg_691 [1/1] 1.86ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_returnA_out_V, float %tmp_2)

ST_126: stg_692 [1/1] 1.86ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquareA_out_V, float %tmp_1)

ST_126: stg_693 [1/1] 1.86ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_out_V, float %tmp_9)

ST_126: column_index [1/1] 2.44ns
:8  %column_index = add i31 %column_index_i, 1

ST_126: stg_695 [1/1] 0.00ns
:9  br label %.preheader103.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
