// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtestbench__Syms.h"


void Vtestbench___024root__trace_chg_sub_7(Vtestbench___024root* vlSelf, VerilatedFst::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    Vtestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestbench___024root__trace_chg_sub_7\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 24855);
    VlWide<3>/*95:0*/ __Vtemp_hc7b78e17__0;
    VlWide<3>/*95:0*/ __Vtemp_h4003789e__0;
    VlWide<3>/*95:0*/ __Vtemp_h5dab2dfa__0;
    VlWide<3>/*95:0*/ __Vtemp_h31a0e21d__0;
    VlWide<3>/*95:0*/ __Vtemp_hc10c8f44__0;
    VlWide<3>/*95:0*/ __Vtemp_hfbbbd8cb__0;
    VlWide<3>/*95:0*/ __Vtemp_hd66bae45__0;
    VlWide<3>/*95:0*/ __Vtemp_hbce2ad37__0;
    VlWide<3>/*95:0*/ __Vtemp_hcb325429__0;
    VlWide<3>/*95:0*/ __Vtemp_hd25cd233__0;
    VlWide<3>/*95:0*/ __Vtemp_h1130e65a__0;
    VlWide<3>/*95:0*/ __Vtemp_h1994648c__0;
    VlWide<3>/*95:0*/ __Vtemp_h468b4049__0;
    VlWide<3>/*95:0*/ __Vtemp_hebf65c12__0;
    VlWide<3>/*95:0*/ __Vtemp_h6977529e__0;
    VlWide<3>/*95:0*/ __Vtemp_hc4f3b1e8__0;
    VlWide<3>/*95:0*/ __Vtemp_hdc50645d__0;
    VlWide<3>/*95:0*/ __Vtemp_h8cba8b70__0;
    VlWide<3>/*95:0*/ __Vtemp_hb90d1501__0;
    // Body
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x11U])) {
        bufp->chgBit(oldp+0,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                           >> 1U)))));
        bufp->chgIData(oldp+1,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                          >> 0x20U)) 
                                 << 0x1fU) | ((0x7f800000U 
                                               & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                     ? 0U
                                                     : 
                                                    ((IData)(1U) 
                                                     + 
                                                     ((0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))) 
                                                      - (IData)(0x82U)))) 
                                                   | (((IData)(
                                                               (0xe0000000ULL 
                                                                == 
                                                                (0xe0000000ULL 
                                                                 & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                       ? 0xffU
                                                       : 0U)) 
                                                  << 0x17U)) 
                                              | (0x7fffffU 
                                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                     ? 
                                                    ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                      >> 1U) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(1U) 
                                                         - 
                                                         (0x1ffU 
                                                          & (IData)(
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                     >> 0x17U))))))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                      ? 0U
                                                      : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+2,((((QData)((IData)((1U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 4U)))) 
                                 << 0x3fU) | (((QData)((IData)(
                                                               (0x7ffU 
                                                                & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                     ? 0U
                                                                     : 
                                                                    ((IData)(1U) 
                                                                     + 
                                                                     ((0xfffU 
                                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                           << 8U) 
                                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                             >> 0x18U))) 
                                                                      - (IData)(0x402U)))) 
                                                                   | (((IData)(
                                                                               (0xeU 
                                                                                == 
                                                                                (0xeU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U]))) 
                                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                       ? 0x7ffU
                                                                       : 0U))))) 
                                               << 0x34U) 
                                              | (0xfffffffffffffULL 
                                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                     ? 
                                                    ((0x3fffffffffffffULL 
                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                         >> 1U)) 
                                                     >> 
                                                     (0x3fU 
                                                      & ((IData)(1U) 
                                                         - 
                                                         (0xfffU 
                                                          & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                              << 8U) 
                                                             | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                >> 0x18U))))))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                      ? 0ULL
                                                      : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hc7b78e17__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                  >> 4U));
        __Vtemp_hc7b78e17__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                  >> 4U));
        __Vtemp_hc7b78e17__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                          >> 4U));
        bufp->chgWData(oldp+4,(__Vtemp_hc7b78e17__0),65);
        bufp->chgBit(oldp+7,((IData)((0xeU == (0xeU 
                                               & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U])))));
        bufp->chgBit(oldp+8,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+9,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                           >> 1U)))));
        bufp->chgSData(oldp+10,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                              >> 0x18U)))),13);
        bufp->chgQData(oldp+11,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+13,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+14,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                 << 8U) 
                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                   >> 0x18U)))))),6);
        bufp->chgSData(oldp+15,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     << 8U) 
                                                    | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                       >> 0x18U))) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xeU 
                                                        == 
                                                        (0xeU 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
        bufp->chgQData(oldp+16,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                    << 8U) 
                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                      >> 0x18U))))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+18,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 2U)))));
        bufp->chgQData(oldp+19,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+21,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+22,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+23,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
        bufp->chgBit(oldp+24,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
        bufp->chgSData(oldp+25,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
        bufp->chgIData(oldp+26,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+27,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+28,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
        bufp->chgCData(oldp+29,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
        bufp->chgIData(oldp+30,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+31,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
        bufp->chgIData(oldp+32,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+33,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
        bufp->chgQData(oldp+34,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+36,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                     >> 5U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                       >> 5U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+37,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+38,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+40,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+41,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+42,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+43,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+44,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+45,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+46,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 5U)))));
        bufp->chgBit(oldp+47,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+48,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+49,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                 << 8U) 
                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                   >> 0x18U))))))),14);
        bufp->chgIData(oldp+50,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+51,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+52,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+53,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+54,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+55,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                >> 5U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                    >> 5U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+56,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+57,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+58,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+59,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 5U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                       >> 5U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+60,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+61,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+62,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+63,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+64,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+65,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                        >> 4U)))));
        bufp->chgSData(oldp+66,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                            >> 1U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
        bufp->chgIData(oldp+67,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                         >> 1U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                           >> 1U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+68,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
        bufp->chgIData(oldp+69,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
        bufp->chgIData(oldp+70,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+71,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+72,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+73,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+74,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                               >> 5U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                 >> 5U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+75,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+76,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))))),15);
        bufp->chgSData(oldp+77,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+78,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
        bufp->chgBit(oldp+79,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+80,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                               >> 5U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                 >> 5U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+81,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
        bufp->chgIData(oldp+82,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+83,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 1U)))));
        __Vtemp_h4003789e__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                  >> 8U));
        __Vtemp_h4003789e__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                  >> 8U));
        __Vtemp_h4003789e__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                            >> 8U));
        bufp->chgWData(oldp+84,(__Vtemp_h4003789e__0),68);
        bufp->chgQData(oldp+87,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                               >> 9U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                          >> 8U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                   << 4U) 
                                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                     >> 0x1cU))))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+89,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
        bufp->chgBit(oldp+90,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
        bufp->chgBit(oldp+91,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
        bufp->chgBit(oldp+92,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
        bufp->chgBit(oldp+93,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                              >> 9U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 5U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                    >> 9U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                      >> 9U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+94,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
        bufp->chgSData(oldp+95,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
        bufp->chgIData(oldp+96,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+97,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                               >> 5U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                   >> 5U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                   << 1U)) 
                                               | (0x3fU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                        >> 0x1cU))))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                        >> 0x1cU))))))),9);
        bufp->chgIData(oldp+98,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                              >> 5U))),23);
        bufp->chgBit(oldp+99,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
        bufp->chgSData(oldp+100,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+101,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+102,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                   << 4U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                     >> 0x1cU)))))),9);
        bufp->chgCData(oldp+103,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                        >> 5U))),3);
        bufp->chgBit(oldp+104,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                              >> 5U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 5U))))));
        bufp->chgBit(oldp+105,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+106,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+107,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+108,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                               >> 9U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                 >> 9U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+109,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+110,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 5U)))));
        bufp->chgIData(oldp+111,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+112,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                       >> 8U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                             << 4U) 
                                                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                               >> 0x1cU))) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                << 4U) 
                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                  >> 0x1cU))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h5dab2dfa__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                  >> 8U));
        __Vtemp_h5dab2dfa__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                  >> 8U));
        __Vtemp_h5dab2dfa__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                          >> 8U));
        bufp->chgWData(oldp+114,(__Vtemp_h5dab2dfa__0),65);
        bufp->chgBit(oldp+117,((IData)((0xe0U == (0xe0U 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U])))));
        bufp->chgBit(oldp+118,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+119,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 5U)))));
        bufp->chgSData(oldp+120,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             << 4U) 
                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                               >> 0x1cU)))),13);
        bufp->chgQData(oldp+121,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+123,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+124,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                  << 4U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                    >> 0x1cU)))))),6);
        bufp->chgSData(oldp+125,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                        >> 0x1cU))) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0U 
                                                         == 
                                                         (0xe0U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+126,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                         >> 0x1cU))))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+128,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 6U)))));
        bufp->chgQData(oldp+129,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+131,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+132,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+133,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+134,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+135,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+136,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+137,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+138,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+139,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+140,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+141,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+142,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+143,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+144,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+146,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                      >> 9U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                        >> 9U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+147,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+148,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+150,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+151,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+152,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+153,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+154,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+155,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+156,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+157,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+158,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+159,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                  << 4U) 
                                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                    >> 0x1cU))))))),14);
        bufp->chgIData(oldp+160,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+161,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+162,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+163,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+164,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+165,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                   >> 9U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                     >> 9U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+166,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+167,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+168,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+169,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                      >> 9U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                        >> 9U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+170,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+171,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+172,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+173,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+174,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+175,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                         >> 8U)))));
        bufp->chgSData(oldp+176,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                             >> 5U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+177,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                          >> 5U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                            >> 5U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+178,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+179,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+180,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+181,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+182,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+183,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+184,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                  >> 9U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+185,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+186,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                                                                >> 0x1cU))))))))),15);
        bufp->chgSData(oldp+187,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+188,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+189,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+190,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                >> 9U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                  >> 9U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+191,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+192,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+193,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                             >> 5U)))));
        __Vtemp_h31a0e21d__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                  >> 0xcU));
        __Vtemp_h31a0e21d__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U] 
                                                  >> 0xcU));
        __Vtemp_h31a0e21d__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                            >> 0xcU));
        bufp->chgWData(oldp+194,(__Vtemp_h31a0e21d__0),68);
        bufp->chgQData(oldp+197,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                >> 0xdU)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                           >> 0xcU)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe00U 
                                                                         == 
                                                                         (0xe00U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+199,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+200,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+201,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+202,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+203,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                               >> 0xdU))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                 >> 9U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                     >> 0xdU))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                       >> 0xdU)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+204,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+205,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+206,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+207,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                >> 9U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                    >> 9U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                    >> 3U)) 
                                                | (0x3fU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))),9);
        bufp->chgIData(oldp+208,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U] 
                                  >> 9U)),23);
        bufp->chgBit(oldp+209,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+210,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+211,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+212,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])))),9);
        bufp->chgCData(oldp+213,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                        >> 9U))),3);
        bufp->chgBit(oldp+214,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                              >> 9U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                >> 9U))))));
        bufp->chgBit(oldp+215,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+216,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+217,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+218,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                               >> 0xdU))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                 >> 0xdU)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+219,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+220,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 9U)))));
        bufp->chgIData(oldp+221,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+222,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                       >> 0xcU)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe00U 
                                                                                == 
                                                                                (0xe00U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hc10c8f44__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                                  >> 0xcU));
        __Vtemp_hc10c8f44__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U] 
                                                  >> 0xcU));
        __Vtemp_hc10c8f44__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                          >> 0xcU));
        bufp->chgWData(oldp+224,(__Vtemp_hc10c8f44__0),65);
        bufp->chgBit(oldp+227,((IData)((0xe00U == (0xe00U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])))));
        bufp->chgBit(oldp+228,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+229,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 9U)))));
        bufp->chgSData(oldp+230,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])),13);
        bufp->chgQData(oldp+231,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+233,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+234,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])))),6);
        bufp->chgSData(oldp+235,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe00U 
                                                         == 
                                                         (0xe00U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+236,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+238,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xaU)))));
        bufp->chgQData(oldp+239,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+241,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+242,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+243,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+244,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+245,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+246,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+247,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+248,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+249,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+250,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+251,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+252,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+253,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+254,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+256,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                      >> 0xdU))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                                        >> 0xdU)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+257,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+258,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+260,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+261,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+262,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+263,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+264,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+265,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+266,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+267,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+268,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+269,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))),14);
        bufp->chgIData(oldp+270,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+271,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+272,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+273,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+274,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+275,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                   >> 0xdU))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                     >> 0xdU)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+276,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+277,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+278,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+279,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                      >> 0xdU))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                        >> 0xdU)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+280,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+281,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+282,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+283,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+284,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+285,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                         >> 0xcU)))));
        bufp->chgSData(oldp+286,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                             >> 9U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+287,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                          >> 9U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                            >> 9U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+288,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+289,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+290,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+291,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+292,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+293,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+294,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                >> 0xdU))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                  >> 0xdU)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+295,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+296,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU]))))))),15);
        bufp->chgSData(oldp+297,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+298,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+299,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+300,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                >> 0xdU))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                  >> 0xdU)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+301,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+302,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+303,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                             >> 9U)))));
        __Vtemp_hfbbbd8cb__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                  >> 0x10U));
        __Vtemp_hfbbbd8cb__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU] 
                                                  >> 0x10U));
        __Vtemp_hfbbbd8cb__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                            >> 0x10U));
        bufp->chgWData(oldp+304,(__Vtemp_hfbbbd8cb__0),68);
        bufp->chgQData(oldp+307,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                >> 0x11U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                           >> 0x10U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                   >> 4U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe000U 
                                                                         == 
                                                                         (0xe000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                          >> 4U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+309,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+310,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+311,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+312,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+313,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                               >> 0x11U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                 >> 0xdU))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                     >> 0x11U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                       >> 0x11U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+314,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+315,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+316,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+317,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                >> 0xdU))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                    >> 0xdU))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                    >> 7U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                      >> 4U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                      >> 4U)))))),9);
        bufp->chgIData(oldp+318,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                << 0x13U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU] 
                                                  >> 0xdU)))),23);
        bufp->chgBit(oldp+319,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+320,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+321,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+322,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                  >> 4U))))),9);
        bufp->chgCData(oldp+323,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                        >> 0xdU))),3);
        bufp->chgBit(oldp+324,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                              >> 0xdU))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                >> 0xdU))))));
        bufp->chgBit(oldp+325,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+326,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+327,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+328,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                               >> 0x11U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                 >> 0x11U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+329,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+330,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0xdU)))));
        bufp->chgIData(oldp+331,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+332,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                       >> 0x10U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                            >> 4U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe000U 
                                                                                == 
                                                                                (0xe000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                               >> 4U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hd66bae45__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                                  >> 0x10U));
        __Vtemp_hd66bae45__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU] 
                                                  >> 0x10U));
        __Vtemp_hd66bae45__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                          >> 0x10U));
        bufp->chgWData(oldp+334,(__Vtemp_hd66bae45__0),65);
        bufp->chgBit(oldp+337,((IData)((0xe000U == 
                                        (0xe000U & 
                                         vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU])))));
        bufp->chgBit(oldp+338,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+339,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0xdU)))));
        bufp->chgSData(oldp+340,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                            >> 4U))),13);
        bufp->chgQData(oldp+341,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+343,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+344,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                 >> 4U))))),6);
        bufp->chgSData(oldp+345,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 4U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe000U 
                                                         == 
                                                         (0xe000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+346,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                      >> 4U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+348,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0xeU)))));
        bufp->chgQData(oldp+349,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+351,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+352,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+353,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+354,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+355,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+356,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+357,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+358,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+359,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+360,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+361,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+362,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+363,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+364,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+366,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                      >> 0x11U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                        >> 0x11U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+367,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+368,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+370,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+371,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+372,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+373,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+374,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+375,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+376,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+377,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+378,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+379,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                 >> 4U)))))),14);
        bufp->chgIData(oldp+380,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+381,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+382,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+383,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+384,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+385,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                   >> 0x11U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                     >> 0x11U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+386,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+387,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+388,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+389,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                      >> 0x11U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                        >> 0x11U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+390,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+391,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+392,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+393,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+394,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+395,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                         >> 0x10U)))));
        bufp->chgSData(oldp+396,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                             >> 0xdU))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+397,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                          >> 0xdU))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                            >> 0xdU)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+398,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+399,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+400,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+401,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+402,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+403,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+404,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                >> 0x11U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                  >> 0x11U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+405,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+406,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                                                >> 4U)))))))),15);
        bufp->chgSData(oldp+407,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+408,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+409,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+410,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                >> 0x11U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                  >> 0x11U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+411,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+412,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+413,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                             >> 0xdU)))));
        __Vtemp_hbce2ad37__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                 >> 0x14U));
        __Vtemp_hbce2ad37__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU] 
                                                 >> 0x14U));
        __Vtemp_hbce2ad37__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                            >> 0x14U));
        bufp->chgWData(oldp+414,(__Vtemp_hbce2ad37__0),68);
        bufp->chgQData(oldp+417,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                >> 0x15U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                           >> 0x14U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                   >> 8U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0000U 
                                                                         == 
                                                                         (0xe0000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                          >> 8U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+419,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+420,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+421,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+422,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+423,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                               >> 0x15U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                 >> 0x11U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                     >> 0x15U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                       >> 0x15U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+424,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+425,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+426,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+427,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                >> 0x11U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                    >> 0x11U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                    >> 0xbU)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                      >> 8U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                      >> 8U)))))),9);
        bufp->chgIData(oldp+428,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                << 0xfU) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU] 
                                                  >> 0x11U)))),23);
        bufp->chgBit(oldp+429,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+430,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+431,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+432,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                  >> 8U))))),9);
        bufp->chgCData(oldp+433,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                        >> 0x11U))),3);
        bufp->chgBit(oldp+434,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                              >> 0x11U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                >> 0x11U))))));
        bufp->chgBit(oldp+435,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+436,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+437,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+438,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                               >> 0x15U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                 >> 0x15U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+439,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+440,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x11U)))));
        bufp->chgIData(oldp+441,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+442,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                       >> 0x14U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                            >> 8U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0000U 
                                                                                == 
                                                                                (0xe0000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                               >> 8U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hcb325429__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                                 >> 0x14U));
        __Vtemp_hcb325429__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU] 
                                                 >> 0x14U));
        __Vtemp_hcb325429__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                          >> 0x14U));
        bufp->chgWData(oldp+444,(__Vtemp_hcb325429__0),65);
        bufp->chgBit(oldp+447,((IData)((0xe0000U == 
                                        (0xe0000U & 
                                         vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU])))));
        bufp->chgBit(oldp+448,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+449,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x11U)))));
        bufp->chgSData(oldp+450,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                            >> 8U))),13);
        bufp->chgQData(oldp+451,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+453,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+454,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                 >> 8U))))),6);
        bufp->chgSData(oldp+455,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 8U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0000U 
                                                         == 
                                                         (0xe0000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+456,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                      >> 8U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+458,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x12U)))));
        bufp->chgQData(oldp+459,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+461,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+462,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+463,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+464,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+465,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+466,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+467,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+468,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+469,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+470,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+471,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+472,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+473,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+474,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+476,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                      >> 0x15U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                        >> 0x15U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+477,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+478,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+480,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+481,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+482,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+483,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+484,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+485,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+486,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+487,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+488,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+489,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                 >> 8U)))))),14);
        bufp->chgIData(oldp+490,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+491,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+492,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+493,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+494,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+495,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                   >> 0x15U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                     >> 0x15U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+496,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+497,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+498,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+499,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                      >> 0x15U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                        >> 0x15U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+500,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+501,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+502,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+503,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+504,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+505,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                         >> 0x14U)))));
        bufp->chgSData(oldp+506,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                             >> 0x11U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+507,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                          >> 0x11U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                            >> 0x11U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+508,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+509,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+510,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+511,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+512,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+513,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+514,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                >> 0x15U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                  >> 0x15U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+515,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+516,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                                                >> 8U)))))))),15);
        bufp->chgSData(oldp+517,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+518,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+519,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+520,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                >> 0x15U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                                  >> 0x15U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+521,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+522,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+523,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                             >> 0x11U)))));
        __Vtemp_hd25cd233__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                               >> 0x18U));
        __Vtemp_hd25cd233__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU] 
                                               >> 0x18U));
        __Vtemp_hd25cd233__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                            >> 0x18U));
        bufp->chgWData(oldp+524,(__Vtemp_hd25cd233__0),68);
        bufp->chgQData(oldp+527,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                >> 0x19U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                           >> 0x18U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                   >> 0xcU)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe00000U 
                                                                         == 
                                                                         (0xe00000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                          >> 0xcU)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+529,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+530,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+531,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+532,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+533,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                               >> 0x19U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                 >> 0x15U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                     >> 0x19U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                       >> 0x19U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+534,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+535,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+536,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+537,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                >> 0x15U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                    >> 0x15U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                    >> 0xfU)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                      >> 0xcU)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                      >> 0xcU)))))),9);
        bufp->chgIData(oldp+538,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                << 0xbU) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU] 
                                                  >> 0x15U)))),23);
        bufp->chgBit(oldp+539,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+540,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+541,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+542,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                  >> 0xcU))))),9);
        bufp->chgCData(oldp+543,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                        >> 0x15U))),3);
        bufp->chgBit(oldp+544,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                              >> 0x15U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                >> 0x15U))))));
        bufp->chgBit(oldp+545,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+546,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+547,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+548,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                               >> 0x19U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                 >> 0x19U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+549,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+550,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x15U)))));
        bufp->chgIData(oldp+551,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+552,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                       >> 0x18U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                            >> 0xcU)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe00000U 
                                                                                == 
                                                                                (0xe00000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                               >> 0xcU)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h1130e65a__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                               >> 0x18U));
        __Vtemp_h1130e65a__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU] 
                                               >> 0x18U));
        __Vtemp_h1130e65a__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                          >> 0x18U));
        bufp->chgWData(oldp+554,(__Vtemp_h1130e65a__0),65);
        bufp->chgBit(oldp+557,((IData)((0xe00000U == 
                                        (0xe00000U 
                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U])))));
        bufp->chgBit(oldp+558,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+559,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x15U)))));
        bufp->chgSData(oldp+560,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                            >> 0xcU))),13);
        bufp->chgQData(oldp+561,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+563,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+564,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                 >> 0xcU))))),6);
        bufp->chgSData(oldp+565,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0xcU)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe00000U 
                                                         == 
                                                         (0xe00000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+566,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                      >> 0xcU)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+568,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x16U)))));
        bufp->chgQData(oldp+569,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+571,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+572,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+573,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+574,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+575,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+576,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+577,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+578,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+579,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+580,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+581,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+582,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+583,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+584,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+586,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                      >> 0x19U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                        >> 0x19U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+587,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+588,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+590,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+591,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+592,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+593,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+594,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+595,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+596,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+597,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+598,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+599,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                 >> 0xcU)))))),14);
        bufp->chgIData(oldp+600,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+601,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+602,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+603,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+604,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+605,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                   >> 0x19U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                     >> 0x19U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+606,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+607,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+608,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+609,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                      >> 0x19U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                        >> 0x19U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+610,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+611,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+612,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+613,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+614,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+615,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                         >> 0x18U)))));
        bufp->chgSData(oldp+616,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                             >> 0x15U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+617,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                          >> 0x15U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                            >> 0x15U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+618,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+619,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+620,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+621,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+622,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+623,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+624,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                >> 0x19U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                  >> 0x19U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+625,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+626,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                                                >> 0xcU)))))))),15);
        bufp->chgSData(oldp+627,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+628,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+629,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+630,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                >> 0x19U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                                  >> 0x19U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+631,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+632,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+633,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                             >> 0x15U)))));
        __Vtemp_h1994648c__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                               >> 0x1cU));
        __Vtemp_h1994648c__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U] 
                                               >> 0x1cU));
        __Vtemp_h1994648c__0[2U] = (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                    >> 0x1cU);
        bufp->chgWData(oldp+634,(__Vtemp_h1994648c__0),68);
        bufp->chgQData(oldp+637,(((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                          >> 0x1dU))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                           >> 0x1cU)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                   >> 0x10U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe000000U 
                                                                         == 
                                                                         (0xe000000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                          >> 0x10U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+639,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+640,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+641,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+642,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+643,((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                         >> 0x1dU)) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                 >> 0x19U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                  >> 0x1dU)) 
                                                                | (4U 
                                                                   == 
                                                                   (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                    >> 0x1dU))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+644,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+645,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+646,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+647,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x19U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                    >> 0x19U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                    >> 0x13U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                      >> 0x10U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                      >> 0x10U)))))),9);
        bufp->chgIData(oldp+648,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                << 7U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U] 
                                                  >> 0x19U)))),23);
        bufp->chgBit(oldp+649,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+650,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+651,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+652,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                  >> 0x10U))))),9);
        bufp->chgCData(oldp+653,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                        >> 0x19U))),3);
        bufp->chgBit(oldp+654,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                              >> 0x19U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x19U))))));
        bufp->chgBit(oldp+655,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+656,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+657,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+658,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                            >> 0x1dU)) 
                                                          | (4U 
                                                             == 
                                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                              >> 0x1dU))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+659,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+660,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                             >> 0x19U)))));
        bufp->chgIData(oldp+661,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+662,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                       >> 0x1cU)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                            >> 0x10U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe000000U 
                                                                                == 
                                                                                (0xe000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                               >> 0x10U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h468b4049__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                               >> 0x1cU));
        __Vtemp_h468b4049__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U] 
                                               >> 0x1cU));
        __Vtemp_h468b4049__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                          >> 0x1cU));
        bufp->chgWData(oldp+664,(__Vtemp_h468b4049__0),65);
        bufp->chgBit(oldp+667,((IData)((0xe000000U 
                                        == (0xe000000U 
                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U])))));
        bufp->chgBit(oldp+668,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+669,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                             >> 0x19U)))));
        bufp->chgSData(oldp+670,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                            >> 0x10U))),13);
        bufp->chgQData(oldp+671,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+673,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+674,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                 >> 0x10U))))),6);
        bufp->chgSData(oldp+675,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x10U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe000000U 
                                                         == 
                                                         (0xe000000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+676,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                      >> 0x10U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+678,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                             >> 0x1aU)))));
        bufp->chgQData(oldp+679,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+681,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+682,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+683,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+684,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+685,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+686,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+687,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+688,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+689,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+690,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+691,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+692,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+693,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+694,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+696,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                   >> 0x1dU)) 
                                                                 | (4U 
                                                                    == 
                                                                    (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                     >> 0x1dU))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+697,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+698,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+700,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+701,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+702,((1U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+703,((2U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+704,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+705,((4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+706,((6U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+707,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+708,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+709,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                 >> 0x10U)))))),14);
        bufp->chgIData(oldp+710,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+711,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+712,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+713,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+714,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+715,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                >> 0x1dU)) 
                                              | (4U 
                                                 == 
                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                  >> 0x1dU))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+716,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+717,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+718,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+719,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                   >> 0x1dU)) 
                                                 | (4U 
                                                    == 
                                                    (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                     >> 0x1dU))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+720,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+721,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+722,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+723,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+724,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+725,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                         >> 0x1cU)))));
        bufp->chgSData(oldp+726,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                             >> 0x19U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+727,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                          >> 0x19U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                            >> 0x19U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+728,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+729,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+730,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+731,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+732,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+733,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+734,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                          >> 0x1dU)) 
                                  | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                            >> 0x1dU))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+735,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+736,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                                                                >> 0x10U)))))))),15);
        bufp->chgSData(oldp+737,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+738,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+739,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+740,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                          >> 0x1dU)) 
                                  | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                            >> 0x1dU))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+741,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+742,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+743,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                             >> 0x19U)))));
        __Vtemp_hebf65c12__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x33U];
        __Vtemp_hebf65c12__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U];
        __Vtemp_hebf65c12__0[2U] = (0xfU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U]);
        bufp->chgWData(oldp+744,(__Vtemp_hebf65c12__0),68);
        bufp->chgQData(oldp+747,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                >> 1U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U]))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                >> 0x14U) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0000000U 
                                                                         == 
                                                                         (0xe0000000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                       >> 0x14U))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+749,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+750,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+751,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+752,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+753,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                               >> 1U))) 
                                 | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                           >> 0x1dU)))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                     >> 1U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                       >> 1U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+754,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+755,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+756,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+757,((0x1ffU & (((0U == 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                               >> 0x1dU)) 
                                             | (6U 
                                                <= 
                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                 >> 0x1dU)))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                    >> 0x17U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                      >> 0x14U)))
                                             : ((IData)(0x100U) 
                                                + (
                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                   >> 0x14U))))),9);
        bufp->chgIData(oldp+758,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                << 3U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x33U] 
                                                  >> 0x1dU)))),23);
        bufp->chgBit(oldp+759,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+760,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+761,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+762,((0x1ffU & ((IData)(0x100U) 
                                            + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                               >> 0x14U)))),9);
        bufp->chgCData(oldp+763,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                  >> 0x1dU)),3);
        bufp->chgBit(oldp+764,(((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                        >> 0x1dU)) 
                                | (6U <= (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                          >> 0x1dU)))));
        bufp->chgBit(oldp+765,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+766,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+767,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+768,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                               >> 1U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                 >> 1U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+769,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+770,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                       >> 0x1dU))));
        bufp->chgIData(oldp+771,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+772,((((QData)((IData)(
                                                   (1U 
                                                    & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U]))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                         >> 0x14U) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                            >> 0x14U))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h6977529e__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x33U];
        __Vtemp_h6977529e__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U];
        __Vtemp_h6977529e__0[2U] = (1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U]);
        bufp->chgWData(oldp+774,(__Vtemp_h6977529e__0),65);
        bufp->chgBit(oldp+777,((IData)((0xe0000000U 
                                        == (0xe0000000U 
                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U])))));
        bufp->chgBit(oldp+778,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+779,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                       >> 0x1dU))));
        bufp->chgSData(oldp+780,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                  >> 0x14U)),13);
        bufp->chgQData(oldp+781,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+783,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+784,((0x3fU & ((IData)(1U) 
                                           - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                              >> 0x14U)))),6);
        bufp->chgSData(oldp+785,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                  >> 0x14U) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0000000U 
                                                         == 
                                                         (0xe0000000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+786,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (
                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                   >> 0x14U))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+788,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                       >> 0x1eU))));
        bufp->chgQData(oldp+789,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+791,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+792,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+793,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+794,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+795,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+796,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+797,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+798,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+799,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+800,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+801,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+802,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+803,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+804,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+806,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                      >> 1U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                                        >> 1U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+807,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+808,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+810,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+811,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+812,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+813,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+814,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+815,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+816,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+817,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+818,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+819,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                              >> 0x14U))))),14);
        bufp->chgIData(oldp+820,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+821,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+822,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+823,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+824,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+825,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                   >> 1U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                     >> 1U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+826,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+827,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+828,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+829,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                                >> 0x14U))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                      >> 1U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                        >> 1U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+830,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+831,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+832,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+833,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+834,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+835,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U]))));
        bufp->chgSData(oldp+836,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                          >> 0x1dU)) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+837,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                       >> 0x1dU)) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                         >> 0x1dU))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+838,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+839,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+840,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+841,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+842,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+843,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+844,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                >> 1U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                  >> 1U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+845,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+846,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                                                             >> 0x14U))))))),15);
        bufp->chgSData(oldp+847,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+848,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+849,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+850,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                >> 1U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                  >> 1U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+851,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+852,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+853,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                       >> 0x1dU))));
        __Vtemp_hc4f3b1e8__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                  >> 4U));
        __Vtemp_hc4f3b1e8__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                  >> 4U));
        __Vtemp_hc4f3b1e8__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                            >> 4U));
        bufp->chgWData(oldp+854,(__Vtemp_hc4f3b1e8__0),68);
        bufp->chgQData(oldp+857,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                >> 5U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                           >> 4U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                    << 8U) 
                                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                      >> 0x18U))) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xeU 
                                                                         == 
                                                                         (0xeU 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                           << 8U) 
                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                             >> 0x18U))))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+859,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+860,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+861,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+862,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+863,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                               >> 5U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                 >> 1U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                     >> 5U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                       >> 5U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+864,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+865,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+866,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+867,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                >> 1U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                    >> 1U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                    << 5U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                      >> 0x18U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                       << 8U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                         >> 0x18U))))))),9);
        bufp->chgIData(oldp+868,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                               >> 1U))),23);
        bufp->chgBit(oldp+869,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+870,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+871,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+872,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   << 8U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                     >> 0x18U)))))),9);
        bufp->chgCData(oldp+873,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                        >> 1U))),3);
        bufp->chgBit(oldp+874,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                              >> 1U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                >> 1U))))));
        bufp->chgBit(oldp+875,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+876,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+877,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+878,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                               >> 5U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                 >> 5U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+879,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+880,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 1U)))));
        bufp->chgIData(oldp+881,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+882,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                       >> 4U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                             << 8U) 
                                                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                               >> 0x18U))) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xeU 
                                                                                == 
                                                                                (0xeU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                << 8U) 
                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                  >> 0x18U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hdc50645d__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                                  >> 4U));
        __Vtemp_hdc50645d__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                  >> 4U));
        __Vtemp_hdc50645d__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                          >> 4U));
        bufp->chgWData(oldp+884,(__Vtemp_hdc50645d__0),65);
        bufp->chgBit(oldp+887,((IData)((0xeU == (0xeU 
                                                 & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U])))));
        bufp->chgBit(oldp+888,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+889,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 1U)))));
        bufp->chgSData(oldp+890,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             << 8U) 
                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                               >> 0x18U)))),13);
        bufp->chgQData(oldp+891,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+893,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+894,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                  << 8U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                    >> 0x18U)))))),6);
        bufp->chgSData(oldp+895,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                      << 8U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                        >> 0x18U))) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xeU 
                                                         == 
                                                         (0xeU 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+896,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                       << 8U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                         >> 0x18U))))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+898,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 2U)))));
        bufp->chgQData(oldp+899,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+901,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+902,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+903,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+904,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+905,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+906,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+907,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+908,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+909,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+910,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+911,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+912,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+913,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+914,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+916,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                      >> 5U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                        >> 5U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+917,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+918,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+920,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+921,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+922,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+923,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+924,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+925,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+926,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+927,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+928,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+929,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                  << 8U) 
                                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                    >> 0x18U))))))),14);
        bufp->chgIData(oldp+930,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+931,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+932,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+933,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+934,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+935,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                   >> 5U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                     >> 5U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+936,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+937,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+938,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+939,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                      >> 5U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                        >> 5U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+940,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+941,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+942,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+943,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+944,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+945,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                         >> 4U)))));
        bufp->chgSData(oldp+946,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                             >> 1U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+947,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                          >> 1U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                            >> 1U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+948,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+949,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+950,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+951,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+952,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+953,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+954,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                >> 5U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                  >> 5U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+955,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+956,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                                                                >> 0x18U))))))))),15);
        bufp->chgSData(oldp+957,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+958,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+959,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+960,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                >> 5U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                  >> 5U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+961,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+962,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+963,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                             >> 1U)))));
        __Vtemp_h8cba8b70__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                  >> 8U));
        __Vtemp_h8cba8b70__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                  >> 8U));
        __Vtemp_h8cba8b70__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                            >> 8U));
        bufp->chgWData(oldp+964,(__Vtemp_h8cba8b70__0),68);
        bufp->chgQData(oldp+967,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                >> 9U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                           >> 8U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                    << 4U) 
                                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                      >> 0x1cU))) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0U 
                                                                         == 
                                                                         (0xe0U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                           << 4U) 
                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                             >> 0x1cU))))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+969,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+970,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+971,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+972,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+973,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                               >> 9U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                 >> 5U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                     >> 9U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                       >> 9U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+974,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+975,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+976,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+977,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                >> 5U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                    >> 5U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                    << 1U)) 
                                                | (0x3fU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                         >> 0x1cU))))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                         >> 0x1cU))))))),9);
        bufp->chgIData(oldp+978,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                               >> 5U))),23);
        bufp->chgBit(oldp+979,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+980,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+981,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+982,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   << 4U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                     >> 0x1cU)))))),9);
        bufp->chgCData(oldp+983,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                        >> 5U))),3);
        bufp->chgBit(oldp+984,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                              >> 5U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                >> 5U))))));
        bufp->chgBit(oldp+985,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+986,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+987,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+988,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                               >> 9U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                 >> 9U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+989,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+990,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                             >> 5U)))));
        bufp->chgIData(oldp+991,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+992,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                       >> 8U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                             << 4U) 
                                                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                               >> 0x1cU))) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                << 4U) 
                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                  >> 0x1cU))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hb90d1501__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                                  >> 8U));
        __Vtemp_hb90d1501__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                  >> 8U));
        __Vtemp_hb90d1501__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                          >> 8U));
        bufp->chgWData(oldp+994,(__Vtemp_hb90d1501__0),65);
        bufp->chgBit(oldp+997,((IData)((0xe0U == (0xe0U 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U])))));
        bufp->chgBit(oldp+998,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+999,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                             >> 5U)))));
        bufp->chgSData(oldp+1000,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                              << 4U) 
                                             | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                >> 0x1cU)))),13);
        bufp->chgQData(oldp+1001,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+1003,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+1004,((0x3fU & ((IData)(1U) 
                                            - (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                   << 4U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                     >> 0x1cU)))))),6);
        bufp->chgSData(oldp+1005,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + 
                                                  ((0xfffU 
                                                    & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                        << 4U) 
                                                       | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                          >> 0x1cU))) 
                                                   - (IData)(0x402U)))) 
                                             | (((IData)(
                                                         (0xe0U 
                                                          == 
                                                          (0xe0U 
                                                           & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U]))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                 ? 0x7ffU
                                                 : 0U)))),11);
        bufp->chgQData(oldp+1006,((0xfffffffffffffULL 
                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                       ? ((0x3fffffffffffffULL 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                              >> 1U)) 
                                          >> (0x3fU 
                                              & ((IData)(1U) 
                                                 - 
                                                 (0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                        >> 0x1cU))))))
                                       : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                           ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+1008,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                              >> 6U)))));
        bufp->chgQData(oldp+1009,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+1011,((IData)((0xe0000000ULL 
                                         == (0xe0000000ULL 
                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+1012,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+1013,((0U == (7U & ((IData)(
                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                       >> 0x17U)) 
                                              >> 6U)))));
        bufp->chgBit(oldp+1014,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                               >> 0x20U)))));
        bufp->chgSData(oldp+1015,((0x1ffU & (IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)))),10);
        bufp->chgIData(oldp+1016,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+1017,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+1018,((0x1fU & ((IData)(1U) 
                                            - (0x1ffU 
                                               & (IData)(
                                                         (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                          >> 0x17U)))))),5);
        bufp->chgCData(oldp+1019,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0x1ffU 
                                                  & (IData)(
                                                            (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                             >> 0x17U))) 
                                                 - (IData)(0x82U)))) 
                                            | (((IData)(
                                                        (0xe0000000ULL 
                                                         == 
                                                         (0xe0000000ULL 
                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                ? 0xffU
                                                : 0U)))),8);
        bufp->chgIData(oldp+1020,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                 ? 
                                                ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                  >> 1U) 
                                                 >> 
                                                 (0x1fU 
                                                  & ((IData)(1U) 
                                                     - 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                 >> 0x17U))))))
                                                 : 
                                                ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                  ? 0U
                                                  : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+1021,((0x1ffU & (IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)))),9);
        bufp->chgIData(oldp+1022,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+1023,((3U == (3U & ((IData)(
                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                       >> 0x17U)) 
                                              >> 7U)))));
        bufp->chgQData(oldp+1024,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+1026,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                    << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                               << 2U) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                           & VL_GTES_III(32, 0U, 
                                                                         VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                         & (~ 
                                                            ((((~ 
                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                 >> 1U)) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                  >> 0x18U)) 
                                                              & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                             & ((((0U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                       >> 9U))) 
                                                                  | (4U 
                                                                     == 
                                                                     (7U 
                                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                                                         >> 9U)))) 
                                                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                    >> 1U)) 
                                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                   & (0U 
                                                                      != 
                                                                      (3U 
                                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                  << 1U) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    }
}
