==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:34 ; elapsed = 00:05:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1050 ; free virtual = 7078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:34 ; elapsed = 00:05:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1050 ; free virtual = 7078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:35 ; elapsed = 00:05:06 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1047 ; free virtual = 7076
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:35 ; elapsed = 00:05:06 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1047 ; free virtual = 7076
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:35 ; elapsed = 00:05:06 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1047 ; free virtual = 7077
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:35 ; elapsed = 00:05:06 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1048 ; free virtual = 7077
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.28 seconds; current allocated memory: 105.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 105.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.057 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 214.22 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:35 ; elapsed = 00:05:06 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1045 ; free virtual = 7077
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Creating and opening solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1937 ; free virtual = 7482
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1937 ; free virtual = 7482
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:25 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1936 ; free virtual = 7482
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:25 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1936 ; free virtual = 7482
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1936 ; free virtual = 7482
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1935 ; free virtual = 7482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.33 seconds; current allocated memory: 106.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.276 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:25 ; elapsed = 00:04:52 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1935 ; free virtual = 7483
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:23 ; elapsed = 00:04:52 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1888 ; free virtual = 7480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:23 ; elapsed = 00:04:52 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1888 ; free virtual = 7480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:24 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1886 ; free virtual = 7480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:24 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1886 ; free virtual = 7480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1886 ; free virtual = 7480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1886 ; free virtual = 7480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.33 seconds; current allocated memory: 106.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.290 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.20 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:25 ; elapsed = 00:04:54 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1886 ; free virtual = 7481
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:24 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1428 ; free virtual = 7534
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:24 ; elapsed = 00:04:51 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1428 ; free virtual = 7534
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:25 ; elapsed = 00:04:52 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1427 ; free virtual = 7534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:25 ; elapsed = 00:04:52 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1427 ; free virtual = 7534
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:26 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1427 ; free virtual = 7533
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:26 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1425 ; free virtual = 7534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.02 seconds; current allocated memory: 105.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.161 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.20 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:26 ; elapsed = 00:04:53 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1425 ; free virtual = 7534
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:10 ; elapsed = 00:05:41 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1617 ; free virtual = 7151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:10 ; elapsed = 00:05:41 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1617 ; free virtual = 7151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:12 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.16 seconds; current allocated memory: 106.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.129 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:12 ; elapsed = 00:05:43 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1613 ; free virtual = 7151
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
