# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_hdmi_time_synth.v" \
"../../../../../centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../../centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../../centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# Do not sort compile order
nosort
