// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_header_fec.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_header_fec
// Source Path: HDLTx/full_tx/header_full/header_fec
// Hierarchy Level: 2
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_header_fec
          (clk,
           reset_x,
           enb,
           data_in,
           ctrl_in_start,
           ctrl_in_end,
           ctrl_in_valid,
           data_out,
           ctrl_out_end,
           ctrl_out_valid);


  input   clk;
  input   reset_x;
  input   enb;
  input   data_in;
  input   ctrl_in_start;
  input   ctrl_in_end;
  input   ctrl_in_valid;
  output  data_out;
  output  ctrl_out_end;
  output  ctrl_out_valid;


  wire Hc_12H_B14_out1;
  wire Hc_12H_B14_out2_end;
  wire Hc_12H_B14_out2_valid;


  tx_125_src_Hc_12H_B14 u_Hc_12H_B14 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .in0(data_in),
                                      .in1_start(ctrl_in_start),
                                      .in1_end(ctrl_in_end),
                                      .in1_valid(ctrl_in_valid),
                                      .out0(Hc_12H_B14_out1),
                                      .out1_end(Hc_12H_B14_out2_end),
                                      .out1_valid(Hc_12H_B14_out2_valid)
                                      );

  assign data_out = Hc_12H_B14_out1;

  assign ctrl_out_end = Hc_12H_B14_out2_end;

  assign ctrl_out_valid = Hc_12H_B14_out2_valid;

endmodule  // tx_125_src_header_fec

