{"vcs1":{"timestamp_begin":1678594561.247439053, "rt":0.28, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1678594561.556606414, "rt":0.25, "ut":0.14, "st":0.05}}
{"link":{"timestamp_begin":1678594561.832992592, "rt":0.22, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678594561.050486805}
{"VCS_COMP_START_TIME": 1678594561.050486805}
{"VCS_COMP_END_TIME": 1678594562.095550310}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob1.sv"}
{"vcs1": {"peak_mem": 336124}}
{"stitch_vcselab": {"peak_mem": 222560}}
