[
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497616",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497616",
        "articleTitle": "Some issues in gray code addressing",
        "volume": null,
        "issue": null,
        "startPage": "178",
        "endPage": "181",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37342271200,
                "preferredName": "H. Mehta",
                "firstName": "H.",
                "lastName": "Mehta"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497611",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497611",
        "articleTitle": "Simultaneous routing and buffer insertion for high performance interconnect",
        "volume": null,
        "issue": null,
        "startPage": "148",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37282434100,
                "preferredName": "J. Lillis",
                "firstName": "J.",
                "lastName": "Lillis"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37087475685,
                "preferredName": "Ting-Ting Y. Lin",
                "firstName": null,
                "lastName": "Ting-Ting Y. Lin"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497592",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497592",
        "articleTitle": "An accurate interconnection length estimation for computer logic",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37086988501,
                "preferredName": "D. Strooband",
                "firstName": "D.",
                "lastName": "Strooband"
            },
            {
                "id": 37443473600,
                "preferredName": "H. Van Marck",
                "firstName": "H.",
                "lastName": "Van Marck"
            },
            {
                "id": 37268323700,
                "preferredName": "J. Van Campenhout",
                "firstName": "J.",
                "lastName": "Van Campenhout"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497608",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497608",
        "articleTitle": "Performance-driven interconnect global routing",
        "volume": null,
        "issue": null,
        "startPage": "132",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087300939,
                "preferredName": "Dongsheng Wang",
                "firstName": null,
                "lastName": "Dongsheng Wang"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497633",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497633",
        "articleTitle": "On verifying the correctness of retimed circuits",
        "volume": null,
        "issue": null,
        "startPage": "277",
        "endPage": "280",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087149368,
                "preferredName": "Shi-Yu Huang",
                "firstName": null,
                "lastName": "Shi-Yu Huang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37087149292,
                "preferredName": "Kuang-Chien Chen",
                "firstName": null,
                "lastName": "Kuang-Chien Chen"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497614",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497614",
        "articleTitle": "CMOS transistor sizing for minimization of energy-delay product",
        "volume": null,
        "issue": null,
        "startPage": "168",
        "endPage": "173",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37372775400,
                "preferredName": "C. Tretz",
                "firstName": "C.",
                "lastName": "Tretz"
            },
            {
                "id": 37353801200,
                "preferredName": "C. Zukowski",
                "firstName": "C.",
                "lastName": "Zukowski"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497634",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497634",
        "articleTitle": "On double transition faults as a delay fault model",
        "volume": null,
        "issue": null,
        "startPage": "282",
        "endPage": "287",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497635",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497635",
        "articleTitle": "Improving circuit testability by clock control",
        "volume": null,
        "issue": null,
        "startPage": "288",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37373421000,
                "preferredName": "K.L. Einspahr",
                "firstName": "K.L.",
                "lastName": "Einspahr"
            },
            {
                "id": 37269972600,
                "preferredName": "S.C. Seth",
                "firstName": "S.C.",
                "lastName": "Seth"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497606",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497606",
        "articleTitle": "Self-timed mesochronous interconnection for high-speed VLSI systems",
        "volume": null,
        "issue": null,
        "startPage": "122",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37350230100,
                "preferredName": "S. Kim",
                "firstName": "S.",
                "lastName": "Kim"
            },
            {
                "id": 37265077500,
                "preferredName": "R. Sridhar",
                "firstName": "R.",
                "lastName": "Sridhar"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497607",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497607",
        "articleTitle": "Least upper bounds on the sizes of symmetric variable order based OBDDs",
        "volume": null,
        "issue": null,
        "startPage": "126",
        "endPage": "129",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37088088382,
                "preferredName": "L. Litan",
                "firstName": "L.",
                "lastName": "Litan"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            },
            {
                "id": 37851294900,
                "preferredName": "D. Moller",
                "firstName": "D.",
                "lastName": "Moller"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497624",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497624",
        "articleTitle": "Design and VLSI implementation of a unified synapse-neuron architecture",
        "volume": null,
        "issue": null,
        "startPage": "228",
        "endPage": "233",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37354877100,
                "preferredName": "H. Djahanshahi",
                "firstName": "H.",
                "lastName": "Djahanshahi"
            },
            {
                "id": 37276374600,
                "preferredName": "M. Ahmadi",
                "firstName": "M.",
                "lastName": "Ahmadi"
            },
            {
                "id": 37276214100,
                "preferredName": "G.A. Jullien",
                "firstName": "G.A.",
                "lastName": "Jullien"
            },
            {
                "id": 37269502100,
                "preferredName": "W.C. Miller",
                "firstName": "W.C.",
                "lastName": "Miller"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497588",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497588",
        "articleTitle": "FPGA-based high performance page layout segmentation",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37269976300,
                "preferredName": "N.K. Ratha",
                "firstName": "N.K.",
                "lastName": "Ratha"
            },
            {
                "id": 37279599100,
                "preferredName": "A.K. Jain",
                "firstName": "A.K.",
                "lastName": "Jain"
            },
            {
                "id": 37265498100,
                "preferredName": "D.T. Rover",
                "firstName": "D.T.",
                "lastName": "Rover"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497636",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497636",
        "articleTitle": "An efficient multiple scan chain testing scheme",
        "volume": null,
        "issue": null,
        "startPage": "294",
        "endPage": "297",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087475097,
                "preferredName": "Zaifu Zhang",
                "firstName": null,
                "lastName": "Zaifu Zhang"
            },
            {
                "id": 37318569700,
                "preferredName": "R.D. McLeod",
                "firstName": "R.D.",
                "lastName": "McLeod"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497605",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497605",
        "articleTitle": "Logic synthesis for testability",
        "volume": null,
        "issue": null,
        "startPage": "118",
        "endPage": "121",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087185141,
                "preferredName": "Chien-Chung Tsai",
                "firstName": null,
                "lastName": "Chien-Chung Tsai"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497615",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497615",
        "articleTitle": "Low-power implementation of discrete cosine transform",
        "volume": null,
        "issue": null,
        "startPage": "174",
        "endPage": "177",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37355133600,
                "preferredName": "E.N. Farag",
                "firstName": "E.N.",
                "lastName": "Farag"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497600",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497600",
        "articleTitle": "On locally optimal breaking of complex cyclic vertical constraints in VLSI channel routing",
        "volume": null,
        "issue": null,
        "startPage": "92",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37343964200,
                "preferredName": "A.D. Johnson",
                "firstName": "A.D.",
                "lastName": "Johnson"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497594",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497594",
        "articleTitle": "A new model for general connectivity and its application to placement",
        "volume": null,
        "issue": null,
        "startPage": "60",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087400738,
                "preferredName": "Jianjian Song",
                "firstName": null,
                "lastName": "Jianjian Song"
            },
            {
                "id": 37088133311,
                "preferredName": "Heng Kek Choo",
                "firstName": null,
                "lastName": "Heng Kek Choo"
            },
            {
                "id": 37088132876,
                "preferredName": "Wehjun Zhuang",
                "firstName": null,
                "lastName": "Wehjun Zhuang"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497585",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497585",
        "articleTitle": "Resource constrained algebraic transformation for loop pipelining",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "17",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087618197,
                "preferredName": "Jian-Feng Shi",
                "firstName": null,
                "lastName": "Jian-Feng Shi"
            },
            {
                "id": 37087158700,
                "preferredName": "Liang-Fang Chao",
                "firstName": null,
                "lastName": "Liang-Fang Chao"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497619",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497619",
        "articleTitle": "Transistor chaining in CMOS leaf cells of planar topology",
        "volume": null,
        "issue": null,
        "startPage": "194",
        "endPage": "199",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37323913100,
                "preferredName": "B.S. Carlson",
                "firstName": "B.S.",
                "lastName": "Carlson"
            },
            {
                "id": 37351217600,
                "preferredName": "C.Y.R. Chen",
                "firstName": "C.Y.R.",
                "lastName": "Chen"
            },
            {
                "id": 37348498200,
                "preferredName": "D.S. Meliksetian",
                "firstName": "D.S.",
                "lastName": "Meliksetian"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497589",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497589",
        "articleTitle": "A reprogrammable FPGA-based ATM traffic generator",
        "volume": null,
        "issue": null,
        "startPage": "35",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37086989123,
                "preferredName": "P.P. Chul",
                "firstName": "P.P.",
                "lastName": "Chul"
            },
            {
                "id": 37087674587,
                "preferredName": "B. Frantz",
                "firstName": "B.",
                "lastName": "Frantz"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497627",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497627",
        "articleTitle": "A VLSI interconnection network router using a D-CAM with hidden refresh",
        "volume": null,
        "issue": null,
        "startPage": "246",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 38270610800,
                "preferredName": "J.G. Delgado-Frias",
                "firstName": "J.G.",
                "lastName": "Delgado-Frias"
            },
            {
                "id": 37371679000,
                "preferredName": "J. Nyathi",
                "firstName": "J.",
                "lastName": "Nyathi"
            },
            {
                "id": 37087632784,
                "preferredName": "C.L. Miller",
                "firstName": "C.L.",
                "lastName": "Miller"
            },
            {
                "id": 37277250300,
                "preferredName": "D.H. Summerville",
                "firstName": "D.H.",
                "lastName": "Summerville"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497597",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497597",
        "articleTitle": "A design exploration environment",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37344550500,
                "preferredName": "J. Wilberg",
                "firstName": "J.",
                "lastName": "Wilberg"
            },
            {
                "id": 38152089200,
                "preferredName": "A. Kuth",
                "firstName": "A.",
                "lastName": "Kuth"
            },
            {
                "id": 37267110200,
                "preferredName": "H.-T. Vierhaus",
                "firstName": "H.-T.",
                "lastName": "Vierhaus"
            },
            {
                "id": 37265246900,
                "preferredName": "R. Camposano",
                "firstName": "R.",
                "lastName": "Camposano"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497610",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497610",
        "articleTitle": "Clock buffer placement algorithm for wire-delay-dominated timing model",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "147",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37293871000,
                "preferredName": "M. Edahiro",
                "firstName": "M.",
                "lastName": "Edahiro"
            },
            {
                "id": 37268526300,
                "preferredName": "R.J. Lipton",
                "firstName": "R.J.",
                "lastName": "Lipton"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497626",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497626",
        "articleTitle": "A modular architecture for real time HDTV motion estimation with large search range",
        "volume": null,
        "issue": null,
        "startPage": "240",
        "endPage": "243",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37086985241,
                "preferredName": "Hangu Yeo",
                "firstName": null,
                "lastName": "Hangu Yeo"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497598",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497598",
        "articleTitle": "A parametrical architecture for Reed-Solomon decoders",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37354111600,
                "preferredName": "M.-E. Petre",
                "firstName": "M.-E.",
                "lastName": "Petre"
            },
            {
                "id": 37296188300,
                "preferredName": "G. Masera",
                "firstName": "G.",
                "lastName": "Masera"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497587",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497587",
        "articleTitle": "A 1.0 ns 64-bits GaAs adder using quad tree algorithm",
        "volume": null,
        "issue": null,
        "startPage": "24",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37564512900,
                "preferredName": "P. Royannez",
                "firstName": "P.",
                "lastName": "Royannez"
            },
            {
                "id": 37276609700,
                "preferredName": "A. Amara",
                "firstName": "A.",
                "lastName": "Amara"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497591",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497591",
        "articleTitle": "A new faster algorithm for iterative placement improvement",
        "volume": null,
        "issue": null,
        "startPage": "44",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37089133795,
                "preferredName": "M. Hossain",
                "firstName": "M.",
                "lastName": "Hossain"
            },
            {
                "id": 37088132038,
                "preferredName": "B. Thumma",
                "firstName": "B.",
                "lastName": "Thumma"
            },
            {
                "id": 37376845100,
                "preferredName": "S. Ashtaputre",
                "firstName": "S.",
                "lastName": "Ashtaputre"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497593",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497593",
        "articleTitle": "A minimum-area floorplanning algorithm for MBC designs",
        "volume": null,
        "issue": null,
        "startPage": "56",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37089109044,
                "preferredName": "D.P. Mehta",
                "firstName": "D.P.",
                "lastName": "Mehta"
            },
            {
                "id": 37347844900,
                "preferredName": "N. Sherwani",
                "firstName": "N.",
                "lastName": "Sherwani"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497631",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497631",
        "articleTitle": "Delay hazards in complex gate based speed independent VLSI circuits",
        "volume": null,
        "issue": null,
        "startPage": "266",
        "endPage": "271",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37089147615,
                "preferredName": "N. Tabrizi",
                "firstName": "N.",
                "lastName": "Tabrizi"
            },
            {
                "id": 37272525700,
                "preferredName": "M.J. Liebelt",
                "firstName": "M.J.",
                "lastName": "Liebelt"
            },
            {
                "id": 37326970400,
                "preferredName": "K. Eshraghian",
                "firstName": "K.",
                "lastName": "Eshraghian"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497612",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497612",
        "articleTitle": "Timing and power optimization by gate sizing considering false path",
        "volume": null,
        "issue": null,
        "startPage": "154",
        "endPage": "159",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087474613,
                "preferredName": "Guangqiu Chen",
                "firstName": null,
                "lastName": "Guangqiu Chen"
            },
            {
                "id": 37267032100,
                "preferredName": "H. Onodera",
                "firstName": "H.",
                "lastName": "Onodera"
            },
            {
                "id": 37325321600,
                "preferredName": "K. Tamaru",
                "firstName": "K.",
                "lastName": "Tamaru"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497620",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497620",
        "articleTitle": "Partitioning algorithms for corner stitching [VLSI]",
        "volume": null,
        "issue": null,
        "startPage": "200",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37345416500,
                "preferredName": "M.A. Lopez",
                "firstName": "M.A.",
                "lastName": "Lopez"
            },
            {
                "id": 37089109044,
                "preferredName": "D.P. Mehta",
                "firstName": "D.P.",
                "lastName": "Mehta"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497584",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497584",
        "articleTitle": "Synthesis of real-time recursive DSP algorithms using multiple chips",
        "volume": null,
        "issue": null,
        "startPage": "8",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087145697,
                "preferredName": "Duen-Jeng Wang",
                "firstName": null,
                "lastName": "Duen-Jeng Wang"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497632",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497632",
        "articleTitle": "Macromodeling C- and RC-loaded CMOS inverters for timing analysis",
        "volume": null,
        "issue": null,
        "startPage": "272",
        "endPage": "276",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37273921000,
                "preferredName": "A. Kayssi",
                "firstName": "A.",
                "lastName": "Kayssi"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497596",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497596",
        "articleTitle": "A high speed VLSI architecture for scaleable ATM switches",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37355447300,
                "preferredName": "P. Shipley",
                "firstName": "P.",
                "lastName": "Shipley"
            },
            {
                "id": 37347462600,
                "preferredName": "S. Sayed",
                "firstName": "S.",
                "lastName": "Sayed"
            },
            {
                "id": 37273386500,
                "preferredName": "M. Bayoumi",
                "firstName": "M.",
                "lastName": "Bayoumi"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497617",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497617",
        "articleTitle": "A hierarchical approach for power reduction in VLSI chips",
        "volume": null,
        "issue": null,
        "startPage": "182",
        "endPage": "185",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37349704000,
                "preferredName": "P. Arunachalam",
                "firstName": "P.",
                "lastName": "Arunachalam"
            },
            {
                "id": 37276152300,
                "preferredName": "J. Abraham",
                "firstName": "J.",
                "lastName": "Abraham"
            },
            {
                "id": 37390040200,
                "preferredName": "M. d'Abreu",
                "firstName": "M.",
                "lastName": "d'Abreu"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497623",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497623",
        "articleTitle": "Efficient delay test generation for modular circuits",
        "volume": null,
        "issue": null,
        "startPage": "220",
        "endPage": "225",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37294039700,
                "preferredName": "C.P. Ravikumar",
                "firstName": "C.P.",
                "lastName": "Ravikumar"
            },
            {
                "id": 38155874200,
                "preferredName": "N. Agrawal",
                "firstName": "N.",
                "lastName": "Agrawal"
            },
            {
                "id": 37088192679,
                "preferredName": "P. Agarwal",
                "firstName": "P.",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497595",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497595",
        "articleTitle": "A parameterized index-generator for the multi-dimensional interleaving optimization",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37295940900,
                "preferredName": "N.L. Passos",
                "firstName": "N.L.",
                "lastName": "Passos"
            },
            {
                "id": 37266664300,
                "preferredName": "E.H.-M. Sha",
                "firstName": "E.H.-M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497629",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497629",
        "articleTitle": "A CMOS VLSI implementation of an N/spl times/N multiplexing circuitry for ATM applications",
        "volume": null,
        "issue": null,
        "startPage": "256",
        "endPage": "259",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37284155900,
                "preferredName": "M.E. Rizkalla",
                "firstName": "M.E.",
                "lastName": "Rizkalla"
            },
            {
                "id": 38181081100,
                "preferredName": "R.L. Aldridge",
                "firstName": "R.L.",
                "lastName": "Aldridge"
            },
            {
                "id": 37651779900,
                "preferredName": "N.A. Khan",
                "firstName": "N.A.",
                "lastName": "Khan"
            },
            {
                "id": 37347680200,
                "preferredName": "H.C. Gundrum",
                "firstName": "H.C.",
                "lastName": "Gundrum"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497599",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497599",
        "articleTitle": "A provably good moat routing algorithm",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37086990364,
                "preferredName": "J.L. Cohoon",
                "firstName": "J.L.",
                "lastName": "Cohoon"
            },
            {
                "id": 37298319500,
                "preferredName": "J.P. Cohoon",
                "firstName": "J.P.",
                "lastName": "Cohoon"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497602",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497602",
        "articleTitle": "An optimal ILP formulation for minimizing the number of feedthrough cells in standard cell placement",
        "volume": null,
        "issue": null,
        "startPage": "100",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497622",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497622",
        "articleTitle": "Input pattern classification for transistor level testing of bridging faults in BiCMOS circuits",
        "volume": null,
        "issue": null,
        "startPage": "214",
        "endPage": "219",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37351391200,
                "preferredName": "S.M. Menon",
                "firstName": "S.M.",
                "lastName": "Menon"
            },
            {
                "id": 37279015400,
                "preferredName": "A.P. Jayasumana",
                "firstName": "A.P.",
                "lastName": "Jayasumana"
            },
            {
                "id": 37322433800,
                "preferredName": "Y.K. Malaiya",
                "firstName": "Y.K.",
                "lastName": "Malaiya"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497586",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497586",
        "articleTitle": "A global mode instruction minimization technique for embedded DSPs",
        "volume": null,
        "issue": null,
        "startPage": "18",
        "endPage": "21",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37374920800,
                "preferredName": "T.C. Wilson",
                "firstName": "T.C.",
                "lastName": "Wilson"
            },
            {
                "id": 37276420700,
                "preferredName": "G.W. Grewal",
                "firstName": "G.W.",
                "lastName": "Grewal"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497590",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497590",
        "articleTitle": "Software fault tolerance using dynamically reconfigurable FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37357070400,
                "preferredName": "K.A. Kwiat",
                "firstName": "K.A.",
                "lastName": "Kwiat"
            },
            {
                "id": 37354563100,
                "preferredName": "W.H. Debany",
                "firstName": "W.H.",
                "lastName": "Debany"
            },
            {
                "id": 37269283100,
                "preferredName": "S. Hariri",
                "firstName": "S.",
                "lastName": "Hariri"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497630",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497630",
        "articleTitle": "A 3 V-50 MHz analog CMOS current-mode high frequency filter with a negative resistance load",
        "volume": null,
        "issue": null,
        "startPage": "260",
        "endPage": "263",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087149351,
                "preferredName": "Jai-Sop Hyun",
                "firstName": null,
                "lastName": "Jai-Sop Hyun"
            },
            {
                "id": 37087150170,
                "preferredName": "Kwang Sub Yoon",
                "firstName": null,
                "lastName": "Kwang Sub Yoon"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497628",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497628",
        "articleTitle": "A high speed, real-to-quadrature converter with filtering and decimation",
        "volume": null,
        "issue": null,
        "startPage": "252",
        "endPage": "255",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37354456100,
                "preferredName": "L. Desormeaux",
                "firstName": "L.",
                "lastName": "Desormeaux"
            },
            {
                "id": 37276597500,
                "preferredName": "V. Szwarc",
                "firstName": "V.",
                "lastName": "Szwarc"
            },
            {
                "id": 37285146900,
                "preferredName": "J. Lodge",
                "firstName": "J.",
                "lastName": "Lodge"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497601",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497601",
        "articleTitle": "Chip pad migration is a key component to high performance MCM design",
        "volume": null,
        "issue": null,
        "startPage": "96",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37353639800,
                "preferredName": "J. Loy",
                "firstName": "J.",
                "lastName": "Loy"
            },
            {
                "id": 37358357900,
                "preferredName": "A. Garg",
                "firstName": "A.",
                "lastName": "Garg"
            },
            {
                "id": 37352263800,
                "preferredName": "M. Krishnamoorthy",
                "firstName": "M.",
                "lastName": "Krishnamoorthy"
            },
            {
                "id": 37275721700,
                "preferredName": "J. McDonald",
                "firstName": "J.",
                "lastName": "McDonald"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497603",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497603",
        "articleTitle": "Formal verification of an ATM switch fabric using multiway decision graphs",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37277153600,
                "preferredName": "S. Tahar",
                "firstName": "S.",
                "lastName": "Tahar"
            },
            {
                "id": 37087731334,
                "preferredName": "Zijian Zhou",
                "firstName": null,
                "lastName": "Zijian Zhou"
            },
            {
                "id": 37087146707,
                "preferredName": "Xiaoyu Song",
                "firstName": null,
                "lastName": "Xiaoyu Song"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            },
            {
                "id": 37089132463,
                "preferredName": "M. Langevin",
                "firstName": "M.",
                "lastName": "Langevin"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497613",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497613",
        "articleTitle": "Exact computation of the entropy of a logic circuit",
        "volume": null,
        "issue": null,
        "startPage": "162",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497583",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497583",
        "articleTitle": "Loop-list scheduling for heterogeneous functional units",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37087329279,
                "preferredName": "Yun-Nan Chang",
                "firstName": null,
                "lastName": "Yun-Nan Chang"
            },
            {
                "id": 37087250842,
                "preferredName": "Ching-Yi Wang",
                "firstName": null,
                "lastName": "Ching-Yi Wang"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497621",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497621",
        "articleTitle": "Test generation for networks of interacting FSMs using symbolic techniques",
        "volume": null,
        "issue": null,
        "startPage": "208",
        "endPage": "213",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497604",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497604",
        "articleTitle": "Boolean function representation using parallel-access diagrams",
        "volume": null,
        "issue": null,
        "startPage": "112",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37267142300,
                "preferredName": "V. Bertacco",
                "firstName": "V.",
                "lastName": "Bertacco"
            },
            {
                "id": 37346812600,
                "preferredName": "M. Damiani",
                "firstName": "M.",
                "lastName": "Damiani"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497618",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497618",
        "articleTitle": "TROY: a tree based approach to logic synthesis and technology mapping",
        "volume": null,
        "issue": null,
        "startPage": "188",
        "endPage": "193",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37374434800,
                "preferredName": "W. Noth",
                "firstName": "W.",
                "lastName": "Noth"
            },
            {
                "id": 37347728900,
                "preferredName": "U. Hinsberger",
                "firstName": "U.",
                "lastName": "Hinsberger"
            },
            {
                "id": 37347731500,
                "preferredName": "R. Kolla",
                "firstName": "R.",
                "lastName": "Kolla"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497609",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497609",
        "articleTitle": "Recent developments in performance driven Steiner routing: an overview",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37294072600,
                "preferredName": "M. Borah",
                "firstName": "M.",
                "lastName": "Borah"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497625",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497625",
        "articleTitle": "Rapid prototyping for fuzzy systems",
        "volume": null,
        "issue": null,
        "startPage": "234",
        "endPage": "239",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": [
            {
                "id": 37355342900,
                "preferredName": "C. Chantrapornchai",
                "firstName": "C.",
                "lastName": "Chantrapornchai"
            },
            {
                "id": 37063617000,
                "preferredName": "S. Tongsima",
                "firstName": "S.",
                "lastName": "Tongsima"
            },
            {
                "id": 37266664300,
                "preferredName": "E.H.-M. Sha",
                "firstName": "E.H.-M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "3536",
        "doi": "10.1109/GLSV.1996.497637",
        "publicationYear": "1996",
        "publicationDate": "22-23 March 1996",
        "articleNumber": "497637",
        "articleTitle": "Index of authors",
        "volume": null,
        "issue": null,
        "startPage": "299",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of the Sixth Great Lakes Symposium on VLSI",
        "authors": []
    }
]