Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 15:00:10 2020
| Host         : DESKTOP-41FUEHH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: calc/my_clocks/COUNT_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[10]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[22]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_clocks/COUNT_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line15406/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line15457/my_clocks/COUNT_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/level_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/level_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/level_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/level_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/level_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u1/my_clocks/COUNT_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u2/my_clocks/COUNT_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.343        0.000                      0                  126        0.252        0.000                      0                  126        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.343        0.000                      0                  126        0.252        0.000                      0                  126        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.905ns (40.449%)  route 2.805ns (59.551%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  my_clocks/COUNT_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.468    my_clocks/COUNT_reg[16]_i_1__3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.791 r  my_clocks/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.791    my_clocks/COUNT_reg[20]_i_1__0_n_6
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.785    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    15.134    my_clocks/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.821ns (39.367%)  route 2.805ns (60.633%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  my_clocks/COUNT_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.468    my_clocks/COUNT_reg[16]_i_1__3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.707 r  my_clocks/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.707    my_clocks/COUNT_reg[20]_i_1__0_n_5
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.785    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    15.134    my_clocks/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.801ns (39.104%)  route 2.805ns (60.896%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  my_clocks/COUNT_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.468    my_clocks/COUNT_reg[16]_i_1__3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.687 r  my_clocks/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.687    my_clocks/COUNT_reg[20]_i_1__0_n_7
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.785    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  my_clocks/COUNT_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    15.134    my_clocks/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.788ns (38.931%)  route 2.805ns (61.069%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.674 r  my_clocks/COUNT_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.674    my_clocks/COUNT_reg[16]_i_1__3_n_6
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[17]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.780ns (38.825%)  route 2.805ns (61.175%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.666 r  my_clocks/COUNT_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     9.666    my_clocks/COUNT_reg[16]_i_1__3_n_4
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[19]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.704ns (37.794%)  route 2.805ns (62.206%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.590 r  my_clocks/COUNT_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     9.590    my_clocks/COUNT_reg[16]_i_1__3_n_5
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[18]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.684ns (37.517%)  route 2.805ns (62.483%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  my_clocks/COUNT_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.351    my_clocks/COUNT_reg[12]_i_1__3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.570 r  my_clocks/COUNT_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     9.570    my_clocks/COUNT_reg[16]_i_1__3_n_7
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  my_clocks/COUNT_reg[16]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.671ns (37.335%)  route 2.805ns (62.665%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.557 r  my_clocks/COUNT_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.557    my_clocks/COUNT_reg[12]_i_1__3_n_6
    SLICE_X38Y39         FDRE                                         r  my_clocks/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  my_clocks/COUNT_reg[13]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.663ns (37.223%)  route 2.805ns (62.777%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  my_clocks/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.077     6.676    clk6p25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.772 r  clk6p25m_BUFG_inst/O
                         net (fo=143, routed)         1.728     8.500    my_clocks/clk6p25m_BUFG
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.000 r  my_clocks/COUNT_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.000    my_clocks/COUNT_reg[0]_i_1__3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  my_clocks/COUNT_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.117    my_clocks/COUNT_reg[4]_i_1__3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  my_clocks/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.234    my_clocks/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.549 r  my_clocks/COUNT_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     9.549    my_clocks/COUNT_reg[12]_i_1__3_n_4
    SLICE_X38Y39         FDRE                                         r  my_clocks/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  my_clocks/COUNT_reg[15]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.109    15.133    my_clocks/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 calc/my_clocks/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.560ns (35.704%)  route 2.809ns (64.296%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.566     5.087    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  calc/my_clocks/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  calc/my_clocks/COUNT_reg[17]/Q
                         net (fo=1, routed)           1.095     6.638    calc_n_250
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.734 r  FSM_sequential_an_reg[1]_i_2/O
                         net (fo=99, routed)          1.714     8.449    calc/my_clocks/clk381
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.123 r  calc/my_clocks/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.123    calc/my_clocks/COUNT_reg[16]_i_1__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.457 r  calc/my_clocks/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.457    calc/my_clocks/COUNT_reg[20]_i_1_n_6
    SLICE_X47Y42         FDRE                                         r  calc/my_clocks/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.447    14.788    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  calc/my_clocks/COUNT_reg[21]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.062    15.089    calc/my_clocks/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 calc/my_clocks/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  calc/my_clocks/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  calc/my_clocks/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    calc/my_clocks/COUNT_reg_n_0_[11]
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  calc/my_clocks/COUNT_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.802    calc/my_clocks/COUNT_reg[8]_i_1__2_n_4
    SLICE_X47Y39         FDRE                                         r  calc/my_clocks/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.832     1.959    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  calc/my_clocks/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.105     1.550    calc/my_clocks/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 calc/my_clocks/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  calc/my_clocks/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  calc/my_clocks/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    calc/my_clocks/COUNT_reg_n_0_[7]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  calc/my_clocks/COUNT_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.802    calc/my_clocks/COUNT_reg[4]_i_1__2_n_4
    SLICE_X47Y38         FDRE                                         r  calc/my_clocks/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.832     1.959    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  calc/my_clocks/COUNT_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.105     1.550    calc/my_clocks/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 calc/my_clocks/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.563     1.446    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  calc/my_clocks/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  calc/my_clocks/COUNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.695    calc/my_clocks/COUNT_reg_n_0_[15]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  calc/my_clocks/COUNT_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.803    calc/my_clocks/COUNT_reg[12]_i_1__2_n_4
    SLICE_X47Y40         FDRE                                         r  calc/my_clocks/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.833     1.960    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  calc/my_clocks/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.105     1.551    calc/my_clocks/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 calc/my_clocks/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.563     1.446    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  calc/my_clocks/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  calc/my_clocks/COUNT_reg[19]/Q
                         net (fo=1, routed)           0.108     1.695    calc/my_clocks/COUNT_reg_n_0_[19]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  calc/my_clocks/COUNT_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.803    calc/my_clocks/COUNT_reg[16]_i_1__2_n_4
    SLICE_X47Y41         FDRE                                         r  calc/my_clocks/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.833     1.960    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  calc/my_clocks/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    calc/my_clocks/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 calc/my_clocks/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/my_clocks/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  calc/my_clocks/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  calc/my_clocks/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    calc/my_clocks/COUNT_reg_n_0_[3]
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  calc/my_clocks/COUNT_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.801    calc/my_clocks/COUNT_reg[0]_i_1__2_n_4
    SLICE_X47Y37         FDRE                                         r  calc/my_clocks/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.957    calc/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  calc/my_clocks/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.105     1.549    calc/my_clocks/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/my_clocks/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/my_clocks/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.554     1.437    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  u1/my_clocks/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/my_clocks/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.716    u1/my_clocks/COUNT_reg_n_0_[6]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  u1/my_clocks/COUNT_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.826    u1/my_clocks/COUNT_reg[4]_i_1__1_n_5
    SLICE_X54Y23         FDRE                                         r  u1/my_clocks/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  u1/my_clocks/COUNT_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    u1/my_clocks/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_clocks/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clocks/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.559     1.442    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  my_clocks/COUNT_reg[2]/Q
                         net (fo=1, routed)           0.114     1.721    my_clocks/COUNT_reg_n_0_[2]
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  my_clocks/COUNT_reg[0]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.831    my_clocks/COUNT_reg[0]_i_1__3_n_5
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.827     1.954    my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  my_clocks/COUNT_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.576    my_clocks/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u2/my_clocks/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/my_clocks/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    u2/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  u2/my_clocks/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  u2/my_clocks/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.718    u2/my_clocks/COUNT_reg_n_0_[14]
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  u2/my_clocks/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.828    u2/my_clocks/COUNT_reg[12]_i_1__0_n_5
    SLICE_X56Y23         FDRE                                         r  u2/my_clocks/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    u2/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  u2/my_clocks/COUNT_reg[14]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.134     1.573    u2/my_clocks/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/my_clocks/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/my_clocks/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.436    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  u1/my_clocks/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  u1/my_clocks/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.715    u1/my_clocks/COUNT_reg_n_0_[10]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  u1/my_clocks/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.825    u1/my_clocks/COUNT_reg[8]_i_1__1_n_5
    SLICE_X54Y24         FDRE                                         r  u1/my_clocks/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  u1/my_clocks/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    u1/my_clocks/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/my_clocks/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/my_clocks/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.436    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  u1/my_clocks/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  u1/my_clocks/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.715    u1/my_clocks/COUNT_reg_n_0_[14]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  u1/my_clocks/COUNT_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.825    u1/my_clocks/COUNT_reg[12]_i_1__1_n_5
    SLICE_X54Y25         FDRE                                         r  u1/my_clocks/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    u1/my_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  u1/my_clocks/COUNT_reg[14]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    u1/my_clocks/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  high/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   normal/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   normal/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y39  calc/my_clocks/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y39  calc/my_clocks/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y40  calc/my_clocks/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y40  calc/my_clocks/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y40  calc/my_clocks/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y40  calc/my_clocks/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y41  calc/my_clocks/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y41  calc/my_clocks/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y41  calc/my_clocks/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y41  calc/my_clocks/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36  my_clocks/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36  my_clocks/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36  my_clocks/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36  my_clocks/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70  nolabel_line15406/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70  nolabel_line15406/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69  nolabel_line15406/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69  nolabel_line15406/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69  nolabel_line15406/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69  nolabel_line15406/count2_reg[7]/C



