[{"DBLP title": "Fast custom instruction identification by convex subgraph enumeration.", "DBLP authors": ["Kubilay Atasu", "Oskar Mencer", "Wayne Luk", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580145", "OA papers": [{"PaperId": "https://openalex.org/W2134084674", "PaperTitle": "Fast custom instruction identification by convex subgraph enumeration", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Dept. of Comput., Imperial Coll. London, London": 3.0, "Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Kubilay Atasu", "Oskar Mencer", "Wayne Luk", "Can \u00d6zturan", "Gunhan Dundar"]}]}, {"DBLP title": "Bit matrix multiplication in commodity processors.", "DBLP authors": ["Yedidya Hilewitz", "C\u00e9dric Lauradoux", "Ruby B. Lee"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580146", "OA papers": [{"PaperId": "https://openalex.org/W2169350980", "PaperTitle": "Bit matrix multiplication in commodity processors", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Yedidya Hilewitz", "C\u00e9dric Lauradoux", "Richard W. Lee"]}]}, {"DBLP title": "Synthesis of application accelerators on Runtime Reconfigurable Hardware.", "DBLP authors": ["Mythri Alle", "Keshavan Varadarajan", "Ramesh C. Ramesh", "Joseph Nimmy", "Alexander Fell", "Adarsha Rao", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580147", "OA papers": [{"PaperId": "https://openalex.org/W2121738746", "PaperTitle": "Synthesis of application accelerators on Runtime Reconfigurable Hardware", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Science Bangalore": 7.0, "Morphing Machines, Bangalore, India#TAB#": 1.0}, "Authors": ["Mythri Alle", "K. Varadarajan", "R.C. Ramesh", "J. S. Nimmy", "Alexander Fell", "A. R. Rao", "S. K. Nandy", "Rohin Narayan"]}]}, {"DBLP title": "Floating point multiplication rounding schemes for interval arithmetic.", "DBLP authors": ["Alexandru Amaricai", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan", "Oana Boncalo"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580148", "OA papers": [{"PaperId": "https://openalex.org/W2118776656", "PaperTitle": "Floating point multiplication rounding schemes for interval arithmetic", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Timi\u015foara": 5.0}, "Authors": ["Alexandru Amaricai", "Mircea Vladutiu", "Mihai Udrescu", "L. Prodan", "Oana Boncalo"]}]}, {"DBLP title": "Fast multivariate signature generation in hardware: The case of rainbow.", "DBLP authors": ["Sundar Balasubramanian", "Harold W. Carter", "Andrey Bogdanov", "Andy Rupp", "Jintai Ding"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580149", "OA papers": [{"PaperId": "https://openalex.org/W2137928314", "PaperTitle": "Fast multivariate signature generation in hardware: The case of rainbow", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Cincinnati": 3.0, "Ruhr University Bochum": 2.0}, "Authors": ["S. Balasubramanian", "H.W. Carter", "Andrey Bogdanov", "Andy Rupp", "Jintai Ding"]}]}, {"DBLP title": "Fault-tolerant dynamically reconfigurable NoC-based SoC.", "DBLP authors": ["Mohammad Hosseinabady", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580150", "OA papers": [{"PaperId": "https://openalex.org/W2108512263", "PaperTitle": "Fault-tolerant dynamically reconfigurable NoC-based SoC", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Bristol": 2.0}, "Authors": ["Mohammad Hosseinabady", "Jose L Nunez-Yanez"]}]}, {"DBLP title": "Security processor with quantum key distribution.", "DBLP authors": ["Thomas Lor\u00fcnser", "Edwin Querasser", "Thomas Matyus", "Momtchil Peev", "Johannes Wolkerstorfer", "Michael Hutter", "Alexander Szekely", "Ilse Wimberger", "Christian Pfaffel-Janser", "Andreas Neppach"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580151", "OA papers": [{"PaperId": "https://openalex.org/W2143955183", "PaperTitle": "Security Processor with Quantum Key Distribution", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Smart Syst. Div., Austrian Res. Centers GmbH - ARC, Vienna": 4.0, "Graz University of Technology": 3.0, "Siemens (Austria)": 3.0}, "Authors": ["Thomas Lor\u00fcnser", "E. Querasser", "Thomas Matyus", "Momtchil Peev", "Johannes Wolkerstorfer", "Matthias Hutter", "Szekely A", "Ilse Wimberger", "C. Pfaffel-Janser", "Andreas Neppach"]}]}, {"DBLP title": "Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform.", "DBLP authors": ["Pramod Kumar Meher", "Jagdish Chandra Patra"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580152", "OA papers": [{"PaperId": "https://openalex.org/W2164764563", "PaperTitle": "Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Pramod Kumar Meher", "Jagdish C. Patra"]}]}, {"DBLP title": "Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture.", "DBLP authors": ["Ritesh Rajore", "Ganesh Garga", "H. S. Jamadagni", "S. K. Nandy"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580153", "OA papers": [{"PaperId": "https://openalex.org/W2096236620", "PaperTitle": "Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Science Bangalore": 4.0}, "Authors": ["R. Rajore", "Ganesh Garga", "H. S. Jamadagni", "S. K. Nandy"]}]}, {"DBLP title": "Run-time thread sorting to expose data-level parallelism.", "DBLP authors": ["Tirath Ramdas", "Gregory K. Egan", "David Abramson", "Kim K. Baldridge"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580154", "OA papers": [{"PaperId": "https://openalex.org/W2124911053", "PaperTitle": "Run-time thread sorting to expose data-level parallelism", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Monash University": 3.0, "University of Zurich": 1.0}, "Authors": ["Tirath Ramdas", "Gregory Kenneth Egan", "David H. Abramson", "Kim K. Baldridge"]}]}, {"DBLP title": "A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems.", "DBLP authors": ["Slavisa Jovanovic", "Camel Tanougast", "Serge Weber"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580155", "OA papers": [{"PaperId": "https://openalex.org/W2099270794", "PaperTitle": "A New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["S. Jovanovic", "Camel Tanougast", "Stephen Albert Weber"]}]}, {"DBLP title": "Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms.", "DBLP authors": ["David Dickin", "Lesley Shannon"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580156", "OA papers": [{"PaperId": "https://openalex.org/W2104427113", "PaperTitle": "Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sch. of Eng. Sci., SFU, Burnaby, BC": 2.0}, "Authors": ["David Dickin", "Lesley Shannon"]}]}, {"DBLP title": "PERMAP: A performance-aware mapping for application-specific SoCs.", "DBLP authors": ["Abbas Eslami Kiasari", "Shaahin Hessabi", "Hamid Sarbazi-Azad"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580157", "OA papers": [{"PaperId": "https://openalex.org/W2102097772", "PaperTitle": "PERMAP: A performance-aware mapping for application-specific SoCs", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Abbas Eslami Kiasari", "Shaahin Hessabi", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Low-cost implementations of NTRU for pervasive security.", "DBLP authors": ["Ali Can Atici", "Lejla Batina", "Junfeng Fan", "Ingrid Verbauwhede", "Siddika Berna \u00d6rs"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580158", "OA papers": [{"PaperId": "https://openalex.org/W2163115793", "PaperTitle": "Low-cost implementations of NTRU for pervasive security", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Istanbul Technical University": 2.0, "KU Leuven": 3.0}, "Authors": ["A.C. Atici", "Lejla Batina", "Junfeng Fan", "Ingrid Verbauwhede", "S.B.O. Yalcin"]}]}, {"DBLP title": "On the high-throughput implementation of RIPEMD-160 hash algorithm.", "DBLP authors": ["Miroslav Knezevic", "Kazuo Sakiyama", "Yong Ki Lee", "Ingrid Verbauwhede"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580159", "OA papers": [{"PaperId": "https://openalex.org/W2130431722", "PaperTitle": "On the high-throughput implementation of RIPEMD-160 hash algorithm", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"KU Leuven": 3.0, "University of California, Los Angeles": 1.0}, "Authors": ["M. Knezzevic", "Kazuo Sakiyama", "Yen-Jie Lee", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Zodiac: System architecture implementation for a high-performance Network Security Processor.", "DBLP authors": ["Haixin Wang", "Guoqiang Bai", "Hongyi Chen"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580160", "OA papers": [{"PaperId": "https://openalex.org/W2114424801", "PaperTitle": "Zodiac: System architecture implementation for a high-performance Network Security Processor", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Wang Haixin", "Bai Guo-qiang", "Chen Hongyi"]}]}, {"DBLP title": "Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580161", "OA papers": [{"PaperId": "https://openalex.org/W2110827308", "PaperTitle": "Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Pramod Kumar Meher"]}]}, {"DBLP title": "Resource efficient generators for the floating-point uniform and exponential distributions.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580162", "OA papers": [{"PaperId": "https://openalex.org/W2102817863", "PaperTitle": "Resource efficient generators for the floating-point uniform and exponential distributions", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David B. Thomas", "Wayne Luk"]}]}, {"DBLP title": "Low discrepancy sequences for Monte Carlo simulations on reconfigurable platforms.", "DBLP authors": ["Ishaan L. Dalal", "Deian Stefan", "Jared Harwayne-Gidansky"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580163", "OA papers": [{"PaperId": "https://openalex.org/W2122983882", "PaperTitle": "Low discrepancy sequences for Monte Carlo simulations on reconfigurable platforms", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Cooper Union": 3.0}, "Authors": ["Ishaan L. Dalal", "D. Stefan", "J. Harwayne-Gidansky"]}]}, {"DBLP title": "A subsampling pulsed UWB demodulator based on a flexible complex SVD.", "DBLP authors": ["Yves Vanderperren", "Wim Dehaene"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580164", "OA papers": [{"PaperId": "https://openalex.org/W2125510905", "PaperTitle": "A subsampling pulsed UWB demodulator based on a flexible complex SVD", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Yves Vanderperren", "Wim Dehaene"]}]}, {"DBLP title": "Dynamically reconfigurable regular expression matching architecture.", "DBLP authors": ["J. Divyasree", "H. Rajashekar", "Kuruvilla Varghese"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580165", "OA papers": [{"PaperId": "https://openalex.org/W2132997358", "PaperTitle": "Dynamically reconfigurable regular expression matching architecture", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["Divyasree J", "H. Rajashekar", "Koshy Varghese"]}]}, {"DBLP title": "An MPSoC architecture for the Multiple Target Tracking application in driver assistant system.", "DBLP authors": ["Jehangir Khan", "Sma\u00efl Niar", "Atika Rivenq", "Yassin Elhillali", "Jean-Luc Dekeyser"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580166", "OA papers": [{"PaperId": "https://openalex.org/W2140323796", "PaperTitle": "An MPSoC architecture for the Multiple Target Tracking application in driver assistant system", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Polytechnic University of Hauts-de-France": 3.333333333333333, "Inria research centre Lille - Nord Europe": 0.8333333333333333, "French Institute for Research in Computer Science and Automation": 0.8333333333333333}, "Authors": ["Jehangir Khan", "S. Niar", "Atika Menhaj", "Yassin Elhillali", "Jean-Luc Dekeyser"]}]}, {"DBLP title": "Managing multi-core soft-error reliability through utility-driven cross domain optimization.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580167", "OA papers": [{"PaperId": "https://openalex.org/W2158081548", "PaperTitle": "Managing multi-core soft-error reliability through utility-driven cross domain optimization", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Wangyuan Zhang", "Tao Li"]}]}, {"DBLP title": "An efficient implementation of a phase unwrapping kernel on reconfigurable hardware.", "DBLP authors": ["Sherman Braganza", "Miriam Leeser"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580168", "OA papers": [{"PaperId": "https://openalex.org/W2164641849", "PaperTitle": "An efficient implementation of a phase unwrapping kernel on reconfigurable hardware", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["S. Braganza", "Miriam Leeser"]}]}, {"DBLP title": "A parallel hardware architecture for connected component labeling based on fast label merging.", "DBLP authors": ["Holger Flatt", "Steffen Blume", "Sebastian Hesselbarth", "Torsten Sch\u00fcnemann", "Peter Pirsch"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580169", "OA papers": [{"PaperId": "https://openalex.org/W2137427429", "PaperTitle": "A parallel hardware architecture for connected component labeling based on fast label merging", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Leibniz University Hannover": 5.0}, "Authors": ["Holger Flatt", "Stefan Blume", "Sebastian Hesselbarth", "T. Schunemann", "Peter Pirsch"]}]}, {"DBLP title": "Operation shuffling over cycle boundaries for low energy L0 clustering.", "DBLP authors": ["Yuki Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masaharu Imai"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580170", "OA papers": [{"PaperId": "https://openalex.org/W2114953404", "PaperTitle": "Operation shuffling over cycle boundaries for low energy L0 clustering", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osaka University": 2.0, "Imec": 2.0, "KU Leuven": 1.0}, "Authors": ["Yoshio Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masayuki Imai"]}]}, {"DBLP title": "An efficient digital circuit for implementing Sequence Alignment algorithm in an extended processor.", "DBLP authors": ["Vamsi Kundeti", "Yunsi Fei", "Sanguthevar Rajasekaran"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580171", "OA papers": [{"PaperId": "https://openalex.org/W2098283282", "PaperTitle": "An efficient digital circuit for implementing Sequence Alignment algorithm in an extended processor", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Vamsi Kundeti", "Yunsi Fei", "S. Rajasekaran"]}]}, {"DBLP title": "Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580172", "OA papers": [{"PaperId": "https://openalex.org/W2106526558", "PaperTitle": "Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Jaypee University of Engineering and Technology": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Bedangadas Mohanty", "Pramod Kumar Meher"]}]}, {"DBLP title": "Design space exploration of a cooperative MIMO receiver for reconfigurable architectures.", "DBLP authors": ["Shahnam Mirzaei", "Ali Irturk", "Ryan Kastner", "Brad T. Weals", "Richard E. Cagley"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580173", "OA papers": [{"PaperId": "https://openalex.org/W2113293863", "PaperTitle": "Design space exploration of a cooperative MIMO receiver for reconfigurable architectures", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 1.0, "University of California, San Diego": 2.0, "Toyon (United States)": 2.0}, "Authors": ["Shahnam Mirzaei", "Ali Irturk", "Ryan Kastner", "Brad Weals", "R.E. Cagley"]}]}, {"DBLP title": "Dynamic holographic reconfiguration on a four-context ODRGA.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580174", "OA papers": [{"PaperId": "https://openalex.org/W2104719171", "PaperTitle": "Dynamic holographic reconfiguration on a four-context ODRGA", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shizuoka University": 2.0}, "Authors": ["M. Nakajima", "M. Watanabe"]}]}, {"DBLP title": "FPGA-based hardware accelerator of the heat equation with applications on infrared thermography.", "DBLP authors": ["Fernando Pardo", "Paula L\u00f3pez Martinez", "Diego Cabello"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580175", "OA papers": [{"PaperId": "https://openalex.org/W2111359647", "PaperTitle": "FPGA-based hardware accelerator of the heat equation with applications on infrared thermography", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Valladolid": 1.0, "University of Santiago de Compostela": 2.0}, "Authors": ["Fernando Pardo", "P. Lopez", "Diego Cabello"]}]}, {"DBLP title": "FPGA based singular value decomposition for image processing applications.", "DBLP authors": ["Masih Rahmaty", "Mohammad S. Sadri", "Mehdi Ataei Naeini"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580176", "OA papers": [{"PaperId": "https://openalex.org/W2144579659", "PaperTitle": "FPGA based singular value decomposition for image processing applications", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Isfahan University of Technology": 3.0}, "Authors": ["Mohammad Rahmati", "Mohammadsadegh Sadri", "M.A. Naeini"]}]}, {"DBLP title": "Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs.", "DBLP authors": ["Arpith C. Jacob", "Jeremy Buhler", "Roger D. Chamberlain"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580177", "OA papers": [{"PaperId": "https://openalex.org/W2137709353", "PaperTitle": "Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Washington University in St. Louis": 3.0}, "Authors": ["Augustinus Ludwig Jacob", "Jeremy Buhler", "Roger D. Chamberlain"]}]}, {"DBLP title": "A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator.", "DBLP authors": ["Jason Lee", "Lesley Shannon", "Matthew J. Yedlin", "Gary F. Margrave"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580178", "OA papers": [{"PaperId": "https://openalex.org/W2149757711", "PaperTitle": "A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Simon Fraser University": 2.0, "University of British Columbia": 1.0, "University of Calgary": 1.0}, "Authors": ["J. S. H. Lee", "Lesley Shannon", "Matthew Yedlin", "Gary F. Margrave"]}]}, {"DBLP title": "Reconfigurable acceleration of microphone array algorithms for speech enhancement.", "DBLP authors": ["Ka Fai Cedric Yiu", "Chun Hok Ho", "Nedelko Grbic", "Yao Lu", "Xiaoxiang Shi", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580179", "OA papers": [{"PaperId": "https://openalex.org/W2139265215", "PaperTitle": "Reconfigurable acceleration of microphone array algorithms for speech enhancement", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Dept. of Appl. Math., Hong Kong Polytech. Univ., Kowloon": 1.0, "Imperial College London": 2.0, "Blekinge Institute of Technology": 1.0, "Hong Kong Polytechnic University": 2.0}, "Authors": ["Kai-Hang Yiu", "Chun Hsing Ho", "N. Grbric", "Yao Lu", "Xiaoxiang Shi", "Wayne Luk"]}]}, {"DBLP title": "Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards.", "DBLP authors": ["Yang Sun", "Yuming Zhu", "Manish Goel", "Joseph R. Cavallaro"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580180", "OA papers": [{"PaperId": "https://openalex.org/W2154637018", "PaperTitle": "Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Rice University": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Yang-Kook Sun", "Yuming Zhu", "Manish Goel", "Joseph R. Cavallaro"]}]}, {"DBLP title": "Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes.", "DBLP authors": ["Marcos B. S. Tavares", "Steffen Kunze", "Emil Mat\u00fas", "Gerhard P. Fettweis"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580181", "OA papers": [{"PaperId": "https://openalex.org/W2125060452", "PaperTitle": "Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Vodafone (United Kingdom)": 4.0}, "Authors": ["M.B.S. Tavares", "S. Kunze", "Emil Matus", "Gerhard Fettweis"]}]}, {"DBLP title": "Buffer allocation for advanced packet segmentation in Network Processors.", "DBLP authors": ["Daniel Llorente", "Kimon Karras", "Thomas Wild", "Andreas Herkersdorf"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580182", "OA papers": [{"PaperId": "https://openalex.org/W2114258034", "PaperTitle": "Buffer allocation for advanced packet segmentation in Network Processors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["D. Llorente", "Kimon Karras", "T. Fabian Wild", "Andreas Herkersdorf"]}]}, {"DBLP title": "New insights on Ling adders.", "DBLP authors": ["\u00c1lvaro V\u00e1zquez", "Elisardo Antelo"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580183", "OA papers": [{"PaperId": "https://openalex.org/W2115862568", "PaperTitle": "New insights on Ling adders", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Santiago de Compostela": 2.0}, "Authors": ["Ana I. Vazquez", "Elisardo Antelo"]}]}, {"DBLP title": "An efficient method for evaluating polynomial and rational function approximations.", "DBLP authors": ["Nicolas Brisebarre", "Sylvain Chevillard", "Milos D. Ercegovac", "Jean-Michel Muller", "Serge Torres"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580185", "OA papers": [{"PaperId": "https://openalex.org/W2139724308", "PaperTitle": "An efficient method for evaluating polynomial and rational function approximations", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 3.0, "French Institute for Research in Computer Science and Automation": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Nicolas Brisebarre", "Sylvie Chevillard", "Milos D. Ercegovac", "Jan-Peter Muller", "Santiago Torres"]}]}, {"DBLP title": "Integer and floating-point constant multipliers for FPGAs.", "DBLP authors": ["Nicolas Brisebarre", "Florent de Dinechin", "Jean-Michel Muller"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580184", "OA papers": [{"PaperId": "https://openalex.org/W2132916570", "PaperTitle": "Integer and floating-point constant multipliers for FPGAs", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.5, "French Institute for Research in Computer Science and Automation": 1.5}, "Authors": ["Nicolas Brisebarre", "Florent de Dinechin", "Jan-Peter Muller"]}]}, {"DBLP title": "Mapping of the AES cryptographic algorithm on a Coarse-Grain reconfigurable array processor.", "DBLP authors": ["Andres Garcia", "Mladen Berekovic", "Tom Vander Aa"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580186", "OA papers": [{"PaperId": "https://openalex.org/W2117883845", "PaperTitle": "Mapping of the AES cryptographic algorithm on a Coarse-Grain reconfigurable array processor", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Delft University of Technology": 1.0, "Technische Universit\u00e4t Braunschweig": 1.0, "Imec": 1.0}, "Authors": ["Angel Garcia", "Mladen Berekovic", "Tom Vander Aa"]}]}, {"DBLP title": "RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router.", "DBLP authors": ["Joseph Nimmy", "C. Ramesh Reddy", "Keshavan Varadarajan", "Mythri Alle", "Alexander Fell", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580187", "OA papers": [{"PaperId": "https://openalex.org/W2122856172", "PaperTitle": "RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Science Bangalore": 6.0, "Morphing Machines, Bangalore, India#TAB#": 1.0}, "Authors": ["J. S. Nimmy", "C. Ramesh Reddy", "K. Varadarajan", "Mythri Alle", "Alexander Fell", "S. K. Nandy", "Rohin Narayan"]}]}, {"DBLP title": "Loop-oriented metrics for exploring an application-specific architecture design-space.", "DBLP authors": ["Maria Mbaye", "Normand B\u00e9langer", "Yvon Savaria", "Samuel Pierre"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580188", "OA papers": [{"PaperId": "https://openalex.org/W2126308165", "PaperTitle": "Loop-oriented metrics for exploring an application-specific architecture design-space", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnique Montr\u00e9al": 4.0}, "Authors": ["Maguette Mbaye", "Normand Belanger", "Yvon Savaria", "Samuel Pierre"]}]}, {"DBLP title": "Rapid estimation of instruction cache hit rates using loop profiling.", "DBLP authors": ["Santanu Kumar Dash", "Thambipillai Srikanthan"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580189", "OA papers": [{"PaperId": "https://openalex.org/W2113706863", "PaperTitle": "Rapid estimation of instruction cache hit rates using loop profiling", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Sadhana Dash", "Thambipillai Srikanthan"]}]}, {"DBLP title": "Reducing power consumption of embedded processors through register file partitioning and compiler support.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580190", "OA papers": [{"PaperId": "https://openalex.org/W2125796904", "PaperTitle": "Reducing power consumption of embedded processors through register file partitioning and compiler support", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Xuan Guan", "Yunsi Fei"]}]}, {"DBLP title": "Lightweight DMA management mechanisms for multiprocessors on FPGA.", "DBLP authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580191", "OA papers": [{"PaperId": "https://openalex.org/W2168672058", "PaperTitle": "Lightweight DMA management mechanisms for multiprocessors on FPGA", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Politecnico di Milano": 4.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"]}]}, {"DBLP title": "Memory copies in multi-level memory systems.", "DBLP authors": ["Pepijn J. de Langen", "Ben H. H. Juurlink"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580192", "OA papers": [{"PaperId": "https://openalex.org/W2150480112", "PaperTitle": "Memory copies in multi-level memory systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["P. de Langen", "Ben Juurlink"]}]}, {"DBLP title": "Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders.", "DBLP authors": ["Adarsha Rao", "Mythri Alle", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580193", "OA papers": [{"PaperId": "https://openalex.org/W2121644767", "PaperTitle": "Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Science Bangalore": 3.0, "Morphing Machines Pvt. Ltd., Bangalore, India#TAB#": 1.0}, "Authors": ["R. Adrsha", "Mythri", "S. K. Nandy", "Rohin Narayan"]}]}, {"DBLP title": "An FPGA architecture for CABAC decoding in manycore systems.", "DBLP authors": ["Roberto R. Osorio", "Javier D. Bruguera"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580194", "OA papers": [{"PaperId": "https://openalex.org/W2107068281", "PaperTitle": "An FPGA architecture for CABAC decoding in manycore systems", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Santiago de Compostela": 2.0}, "Authors": ["Roman Osorio", "Javier D. Bruguera"]}]}, {"DBLP title": "Novel approach on lifting-based DWT and IDWT processor with multi-context configuration to support different wavelet filters.", "DBLP authors": ["Andre Guntoro", "Manfred Glesner"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580195", "OA papers": [{"PaperId": "https://openalex.org/W2142162222", "PaperTitle": "Novel approach on lifting-based DWT and IDWT processor with multi-context configuration to support different wavelet filters", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Darmstadt": 2.0}, "Authors": ["Andre Guntoro", "Manfred Glesner"]}]}, {"DBLP title": "Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher"], "year": 2008, "doi": "https://doi.org/10.1109/ASAP.2008.4580196", "OA papers": [{"PaperId": "https://openalex.org/W2158029605", "PaperTitle": "Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Jaypee University of Engineering and Technology": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Bedangadas Mohanty", "Pramod Kumar Meher"]}]}]