<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAPSENSE™ Middleware Library 4.0: cy_stc_capsense_internal_context_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAPSENSE™ Middleware Library 4.0</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__capsense__internal__context__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_capsense_internal_context_t Struct Reference<div class="ingroups"><a class="el" href="group__group__capsense__data__structure.html">Data Structure</a> &raquo; <a class="el" href="group__group__capsense__structures.html">Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Declares internal Context Data Structure. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a616c1452d2ed85c13614910d63a9a513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__capsense__structures.html#ga9048fcb520ed1c2ac743457eb4619c94">cy_capsense_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a616c1452d2ed85c13614910d63a9a513">ptrSSCallback</a></td></tr>
<tr class="memdesc:a616c1452d2ed85c13614910d63a9a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a user's Start Sample callback function.  <a href="#a616c1452d2ed85c13614910d63a9a513">More...</a><br /></td></tr>
<tr class="separator:a616c1452d2ed85c13614910d63a9a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc29de83d66b588443581455aaf5c2de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__capsense__structures.html#ga9048fcb520ed1c2ac743457eb4619c94">cy_capsense_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#afc29de83d66b588443581455aaf5c2de">ptrEOSCallback</a></td></tr>
<tr class="memdesc:afc29de83d66b588443581455aaf5c2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a user's End Of Scan callback function.  <a href="#afc29de83d66b588443581455aaf5c2de">More...</a><br /></td></tr>
<tr class="separator:afc29de83d66b588443581455aaf5c2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c03a3f16ce28d70d2cfe61a6fcb459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__capsense__structures.html#gabf58e6ce283cb73f9b8a398abf6bad17">cy_capsense_tuner_send_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a76c03a3f16ce28d70d2cfe61a6fcb459">ptrTunerSendCallback</a></td></tr>
<tr class="memdesc:a76c03a3f16ce28d70d2cfe61a6fcb459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a user's tuner callback function.  <a href="#a76c03a3f16ce28d70d2cfe61a6fcb459">More...</a><br /></td></tr>
<tr class="separator:a76c03a3f16ce28d70d2cfe61a6fcb459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84250135c81d689ac1d977faafb37f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__capsense__structures.html#gade1f00c852892b0fc498c9a3b9d28594">cy_capsense_tuner_receive_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a84250135c81d689ac1d977faafb37f49">ptrTunerReceiveCallback</a></td></tr>
<tr class="memdesc:a84250135c81d689ac1d977faafb37f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a user's tuner callback function.  <a href="#a84250135c81d689ac1d977faafb37f49">More...</a><br /></td></tr>
<tr class="separator:a84250135c81d689ac1d977faafb37f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686901c142a968b7e0cc0299839fefef"><td class="memItemLeft" align="right" valign="top"><a id="a686901c142a968b7e0cc0299839fefef"></a>
void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a686901c142a968b7e0cc0299839fefef">ptrISRCallback</a> )(void *context)</td></tr>
<tr class="memdesc:a686901c142a968b7e0cc0299839fefef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the scan interrupt handler. <br /></td></tr>
<tr class="separator:a686901c142a968b7e0cc0299839fefef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904304439ab60e08be051b7f3d41e44d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a904304439ab60e08be051b7f3d41e44d">csdRegConfig</a></td></tr>
<tr class="memdesc:a904304439ab60e08be051b7f3d41e44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a904304439ab60e08be051b7f3d41e44d">More...</a><br /></td></tr>
<tr class="separator:a904304439ab60e08be051b7f3d41e44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589c74e9be04b3416fadad444150da66"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a589c74e9be04b3416fadad444150da66">csdRegSwHsPSelScan</a></td></tr>
<tr class="memdesc:a589c74e9be04b3416fadad444150da66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a589c74e9be04b3416fadad444150da66">More...</a><br /></td></tr>
<tr class="separator:a589c74e9be04b3416fadad444150da66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19d498cb29cbaa134653395eafd7ec6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#af19d498cb29cbaa134653395eafd7ec6">csdRegSwHsPSelCmodInit</a></td></tr>
<tr class="memdesc:af19d498cb29cbaa134653395eafd7ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#af19d498cb29cbaa134653395eafd7ec6">More...</a><br /></td></tr>
<tr class="separator:af19d498cb29cbaa134653395eafd7ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2aeacf04ec2d90fa491b0eef451010a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#ad2aeacf04ec2d90fa491b0eef451010a">csdRegSwHsPSelCtankInit</a></td></tr>
<tr class="memdesc:ad2aeacf04ec2d90fa491b0eef451010a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#ad2aeacf04ec2d90fa491b0eef451010a">More...</a><br /></td></tr>
<tr class="separator:ad2aeacf04ec2d90fa491b0eef451010a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e9700e4d9869a223efa4fb8c208011"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a41e9700e4d9869a223efa4fb8c208011">csdRegSwBypSel</a></td></tr>
<tr class="memdesc:a41e9700e4d9869a223efa4fb8c208011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a41e9700e4d9869a223efa4fb8c208011">More...</a><br /></td></tr>
<tr class="separator:a41e9700e4d9869a223efa4fb8c208011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cb2b96016d55f3df77b52e9f8a326f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a85cb2b96016d55f3df77b52e9f8a326f">csdRegSwResScan</a></td></tr>
<tr class="memdesc:a85cb2b96016d55f3df77b52e9f8a326f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a85cb2b96016d55f3df77b52e9f8a326f">More...</a><br /></td></tr>
<tr class="separator:a85cb2b96016d55f3df77b52e9f8a326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a2613fbe056600e359d10d3865c723"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aa6a2613fbe056600e359d10d3865c723">csdRegSwResInit</a></td></tr>
<tr class="memdesc:aa6a2613fbe056600e359d10d3865c723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#aa6a2613fbe056600e359d10d3865c723">More...</a><br /></td></tr>
<tr class="separator:aa6a2613fbe056600e359d10d3865c723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988ff22fa06616b19a39c39d169a02f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a988ff22fa06616b19a39c39d169a02f0">csdRegSwDsiSel</a></td></tr>
<tr class="memdesc:a988ff22fa06616b19a39c39d169a02f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a988ff22fa06616b19a39c39d169a02f0">More...</a><br /></td></tr>
<tr class="separator:a988ff22fa06616b19a39c39d169a02f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c28b93814ffaa55e6fb872700b4ca39"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a6c28b93814ffaa55e6fb872700b4ca39">csdRegAmuxbufInit</a></td></tr>
<tr class="memdesc:a6c28b93814ffaa55e6fb872700b4ca39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a6c28b93814ffaa55e6fb872700b4ca39">More...</a><br /></td></tr>
<tr class="separator:a6c28b93814ffaa55e6fb872700b4ca39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d99d39617a9c0e0282028ddd1ba2fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a19d99d39617a9c0e0282028ddd1ba2fe">csdRegSwAmuxbufSel</a></td></tr>
<tr class="memdesc:a19d99d39617a9c0e0282028ddd1ba2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a19d99d39617a9c0e0282028ddd1ba2fe">More...</a><br /></td></tr>
<tr class="separator:a19d99d39617a9c0e0282028ddd1ba2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0319bc9875f2c2f7cd7eea16cd17b8c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a0319bc9875f2c2f7cd7eea16cd17b8c2">csdRegSwShieldSelScan</a></td></tr>
<tr class="memdesc:a0319bc9875f2c2f7cd7eea16cd17b8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a0319bc9875f2c2f7cd7eea16cd17b8c2">More...</a><br /></td></tr>
<tr class="separator:a0319bc9875f2c2f7cd7eea16cd17b8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449bf02b29d79cf2a38e8681041d5552"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a449bf02b29d79cf2a38e8681041d5552">csdRegHscmpInit</a></td></tr>
<tr class="memdesc:a449bf02b29d79cf2a38e8681041d5552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a449bf02b29d79cf2a38e8681041d5552">More...</a><br /></td></tr>
<tr class="separator:a449bf02b29d79cf2a38e8681041d5552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8255706a4d3e0206a7afdbd4373c94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a9b8255706a4d3e0206a7afdbd4373c94">csdRegHscmpScan</a></td></tr>
<tr class="memdesc:a9b8255706a4d3e0206a7afdbd4373c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a9b8255706a4d3e0206a7afdbd4373c94">More...</a><br /></td></tr>
<tr class="separator:a9b8255706a4d3e0206a7afdbd4373c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322ece65334e5f6bdc305e196c174e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aa322ece65334e5f6bdc305e196c174e4">csdIdacAConfig</a></td></tr>
<tr class="memdesc:aa322ece65334e5f6bdc305e196c174e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#aa322ece65334e5f6bdc305e196c174e4">More...</a><br /></td></tr>
<tr class="separator:aa322ece65334e5f6bdc305e196c174e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ad882d18e3b4c5ce1137b158ad3676"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a60ad882d18e3b4c5ce1137b158ad3676">csdIdacBConfig</a></td></tr>
<tr class="memdesc:a60ad882d18e3b4c5ce1137b158ad3676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a60ad882d18e3b4c5ce1137b158ad3676">More...</a><br /></td></tr>
<tr class="separator:a60ad882d18e3b4c5ce1137b158ad3676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67205084e46e007d0a6d4c8811047845"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a67205084e46e007d0a6d4c8811047845">csdRegSwCmpPSel</a></td></tr>
<tr class="memdesc:a67205084e46e007d0a6d4c8811047845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a67205084e46e007d0a6d4c8811047845">More...</a><br /></td></tr>
<tr class="separator:a67205084e46e007d0a6d4c8811047845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ee87b414f48d9a8c70c11032c823f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a14ee87b414f48d9a8c70c11032c823f0">csdRegSwCmpNSel</a></td></tr>
<tr class="memdesc:a14ee87b414f48d9a8c70c11032c823f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a14ee87b414f48d9a8c70c11032c823f0">More...</a><br /></td></tr>
<tr class="separator:a14ee87b414f48d9a8c70c11032c823f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a75b1f9b0b9ee96d91fec2150e0b2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a69a75b1f9b0b9ee96d91fec2150e0b2e">csdRegIoSel</a></td></tr>
<tr class="memdesc:a69a75b1f9b0b9ee96d91fec2150e0b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a69a75b1f9b0b9ee96d91fec2150e0b2e">More...</a><br /></td></tr>
<tr class="separator:a69a75b1f9b0b9ee96d91fec2150e0b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1919ff206aa3b96e18e0f584b41e23"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aea1919ff206aa3b96e18e0f584b41e23">csdRegRefgen</a></td></tr>
<tr class="memdesc:aea1919ff206aa3b96e18e0f584b41e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#aea1919ff206aa3b96e18e0f584b41e23">More...</a><br /></td></tr>
<tr class="separator:aea1919ff206aa3b96e18e0f584b41e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2655e619b06ba8b961a434b14d30d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#afc2655e619b06ba8b961a434b14d30d1">csdRegSwRefGenSel</a></td></tr>
<tr class="memdesc:afc2655e619b06ba8b961a434b14d30d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#afc2655e619b06ba8b961a434b14d30d1">More...</a><br /></td></tr>
<tr class="separator:afc2655e619b06ba8b961a434b14d30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4769ef311a77513a99e8aa77ae0be92e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4769ef311a77513a99e8aa77ae0be92e">csxRegConfigInit</a></td></tr>
<tr class="memdesc:a4769ef311a77513a99e8aa77ae0be92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a4769ef311a77513a99e8aa77ae0be92e">More...</a><br /></td></tr>
<tr class="separator:a4769ef311a77513a99e8aa77ae0be92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af1dd5754837d8be8da11a72241cc15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a6af1dd5754837d8be8da11a72241cc15">csxRegConfigScan</a></td></tr>
<tr class="memdesc:a6af1dd5754837d8be8da11a72241cc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a6af1dd5754837d8be8da11a72241cc15">More...</a><br /></td></tr>
<tr class="separator:a6af1dd5754837d8be8da11a72241cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f11ddec8ecd0a2aed8347d237e5495f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a1f11ddec8ecd0a2aed8347d237e5495f">csxRegSwResInit</a></td></tr>
<tr class="memdesc:a1f11ddec8ecd0a2aed8347d237e5495f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a1f11ddec8ecd0a2aed8347d237e5495f">More...</a><br /></td></tr>
<tr class="separator:a1f11ddec8ecd0a2aed8347d237e5495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1d55db8fd5b06a7f94d7ce8fa74966"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a0c1d55db8fd5b06a7f94d7ce8fa74966">csxRegSwResPrech</a></td></tr>
<tr class="memdesc:a0c1d55db8fd5b06a7f94d7ce8fa74966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a0c1d55db8fd5b06a7f94d7ce8fa74966">More...</a><br /></td></tr>
<tr class="separator:a0c1d55db8fd5b06a7f94d7ce8fa74966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a22eb64852220cd5ca1197e384dd737"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4a22eb64852220cd5ca1197e384dd737">csxRegSwResScan</a></td></tr>
<tr class="memdesc:a4a22eb64852220cd5ca1197e384dd737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a4a22eb64852220cd5ca1197e384dd737">More...</a><br /></td></tr>
<tr class="separator:a4a22eb64852220cd5ca1197e384dd737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930ea5e7b3a0ab55e3d245a4c7fcaa44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a930ea5e7b3a0ab55e3d245a4c7fcaa44">csxRegAMuxBuf</a></td></tr>
<tr class="memdesc:a930ea5e7b3a0ab55e3d245a4c7fcaa44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a930ea5e7b3a0ab55e3d245a4c7fcaa44">More...</a><br /></td></tr>
<tr class="separator:a930ea5e7b3a0ab55e3d245a4c7fcaa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ebfc2e417b5727b9968f3a9f9d5446"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a43ebfc2e417b5727b9968f3a9f9d5446">csxRegRefgen</a></td></tr>
<tr class="memdesc:a43ebfc2e417b5727b9968f3a9f9d5446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a43ebfc2e417b5727b9968f3a9f9d5446">More...</a><br /></td></tr>
<tr class="separator:a43ebfc2e417b5727b9968f3a9f9d5446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aae8b3da9ccfdc7af195dc760390588"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a1aae8b3da9ccfdc7af195dc760390588">csxRegRefgenSel</a></td></tr>
<tr class="memdesc:a1aae8b3da9ccfdc7af195dc760390588"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a1aae8b3da9ccfdc7af195dc760390588">More...</a><br /></td></tr>
<tr class="separator:a1aae8b3da9ccfdc7af195dc760390588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdca09ebf3e847d35b4175a20761b09b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#afdca09ebf3e847d35b4175a20761b09b">csxRegSwCmpNSel</a></td></tr>
<tr class="memdesc:afdca09ebf3e847d35b4175a20761b09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#afdca09ebf3e847d35b4175a20761b09b">More...</a><br /></td></tr>
<tr class="separator:afdca09ebf3e847d35b4175a20761b09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fab337c4d3a776ad5aacf47da8c31f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#af4fab337c4d3a776ad5aacf47da8c31f">csxRegSwRefGenSel</a></td></tr>
<tr class="memdesc:af4fab337c4d3a776ad5aacf47da8c31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#af4fab337c4d3a776ad5aacf47da8c31f">More...</a><br /></td></tr>
<tr class="separator:af4fab337c4d3a776ad5aacf47da8c31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c3792b5d6a3df45fe801712fae87d4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a30c3792b5d6a3df45fe801712fae87d4">csdVrefVoltageMv</a></td></tr>
<tr class="memdesc:a30c3792b5d6a3df45fe801712fae87d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a30c3792b5d6a3df45fe801712fae87d4">More...</a><br /></td></tr>
<tr class="separator:a30c3792b5d6a3df45fe801712fae87d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52536fed664d3fc02213044a637d9d80"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a52536fed664d3fc02213044a637d9d80">csdCmodConnection</a></td></tr>
<tr class="memdesc:a52536fed664d3fc02213044a637d9d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a52536fed664d3fc02213044a637d9d80">More...</a><br /></td></tr>
<tr class="separator:a52536fed664d3fc02213044a637d9d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a30b3c133e73edbb7247dde94b8cfd9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3a30b3c133e73edbb7247dde94b8cfd9">csdCshConnection</a></td></tr>
<tr class="memdesc:a3a30b3c133e73edbb7247dde94b8cfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a3a30b3c133e73edbb7247dde94b8cfd9">More...</a><br /></td></tr>
<tr class="separator:a3a30b3c133e73edbb7247dde94b8cfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4973e3bb2c5cf514f7950d7bf44268cc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4973e3bb2c5cf514f7950d7bf44268cc">csdVrefGain</a></td></tr>
<tr class="memdesc:a4973e3bb2c5cf514f7950d7bf44268cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal pre-calculated data for faster operation.  <a href="#a4973e3bb2c5cf514f7950d7bf44268cc">More...</a><br /></td></tr>
<tr class="separator:a4973e3bb2c5cf514f7950d7bf44268cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb45bb27c6e9ad4f0dc543e3ef55f688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__capsense__structures.html#gaeebeea548d4c2235b14aba63f1dd4bcf">cy_capsense_ds_init_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#afb45bb27c6e9ad4f0dc543e3ef55f688">ptrEODsInitCallback</a></td></tr>
<tr class="memdesc:afb45bb27c6e9ad4f0dc543e3ef55f688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a user's End Of Data Structure Initialization callback function.  <a href="#afb45bb27c6e9ad4f0dc543e3ef55f688">More...</a><br /></td></tr>
<tr class="separator:afb45bb27c6e9ad4f0dc543e3ef55f688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884f21e884c62be072b377d2e514c870"><td class="memItemLeft" align="right" valign="top"><a id="a884f21e884c62be072b377d2e514c870"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a884f21e884c62be072b377d2e514c870">snsCtlReg</a> [1]</td></tr>
<tr class="memdesc:a884f21e884c62be072b377d2e514c870"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keeps value of non-retention SNS_CTL register for LFT mode. <br /></td></tr>
<tr class="separator:a884f21e884c62be072b377d2e514c870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb0ac4b7cf7d4651a8674398645687c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#acfb0ac4b7cf7d4651a8674398645687c">activeWakeupTimer</a></td></tr>
<tr class="memdesc:acfb0ac4b7cf7d4651a8674398645687c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The wakeup timer value for the ACTIVE scan mode in microseconds.  <a href="#acfb0ac4b7cf7d4651a8674398645687c">More...</a><br /></td></tr>
<tr class="separator:acfb0ac4b7cf7d4651a8674398645687c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8486190a05c9269cebace78001a0382a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a8486190a05c9269cebace78001a0382a">activeWakeupTimerCycles</a></td></tr>
<tr class="memdesc:a8486190a05c9269cebace78001a0382a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The wakeup timer value for the ACTIVE scan mode in ILO cycles.  <a href="#a8486190a05c9269cebace78001a0382a">More...</a><br /></td></tr>
<tr class="separator:a8486190a05c9269cebace78001a0382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4863ef90bcdc3729675be0b3927518b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4863ef90bcdc3729675be0b3927518b6">wotScanInterval</a></td></tr>
<tr class="memdesc:a4863ef90bcdc3729675be0b3927518b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan refresh interval (us) while in Wake-on-Touch mode.  <a href="#a4863ef90bcdc3729675be0b3927518b6">More...</a><br /></td></tr>
<tr class="separator:a4863ef90bcdc3729675be0b3927518b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aa338a830bf5480d2ab423b23a558a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#af4aa338a830bf5480d2ab423b23a558a">wotScanIntervalCycles</a></td></tr>
<tr class="memdesc:af4aa338a830bf5480d2ab423b23a558a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scan refresh interval value for the Wake-on-Touch scan mode in ILO cycles.  <a href="#af4aa338a830bf5480d2ab423b23a558a">More...</a><br /></td></tr>
<tr class="separator:af4aa338a830bf5480d2ab423b23a558a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2228c37ad5849094080a6c042cb0bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4d2228c37ad5849094080a6c042cb0bd">iloCompensationFactor</a></td></tr>
<tr class="memdesc:a4d2228c37ad5849094080a6c042cb0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ILO compensation factor value, calculated as actual ILO frequency (Hz) * 2^14 / 1000000.  <a href="#a4d2228c37ad5849094080a6c042cb0bd">More...</a><br /></td></tr>
<tr class="separator:a4d2228c37ad5849094080a6c042cb0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8039192ef3f4f1c6b01788d8a5aeb460"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a8039192ef3f4f1c6b01788d8a5aeb460">numCoarseInitChargeCycles</a></td></tr>
<tr class="memdesc:a8039192ef3f4f1c6b01788d8a5aeb460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure duration of Cmod initialization, phase 1.  <a href="#a8039192ef3f4f1c6b01788d8a5aeb460">More...</a><br /></td></tr>
<tr class="separator:a8039192ef3f4f1c6b01788d8a5aeb460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950bbe3fc6f914895044e6dd83833340"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a950bbe3fc6f914895044e6dd83833340">numCoarseInitSettleCycles</a></td></tr>
<tr class="memdesc:a950bbe3fc6f914895044e6dd83833340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure duration of Cmod initialization, phase 2.  <a href="#a950bbe3fc6f914895044e6dd83833340">More...</a><br /></td></tr>
<tr class="separator:a950bbe3fc6f914895044e6dd83833340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5896555e734e28ca9c0c59624c05ad7b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a5896555e734e28ca9c0c59624c05ad7b">currentSlotIndex</a></td></tr>
<tr class="memdesc:a5896555e734e28ca9c0c59624c05ad7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current slot ID.  <a href="#a5896555e734e28ca9c0c59624c05ad7b">More...</a><br /></td></tr>
<tr class="separator:a5896555e734e28ca9c0c59624c05ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb5e146f355a51b8bffced67bf1c4a8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a0bb5e146f355a51b8bffced67bf1c4a8">endSlotIndex</a></td></tr>
<tr class="memdesc:a0bb5e146f355a51b8bffced67bf1c4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The last slot ID for the current frame.  <a href="#a0bb5e146f355a51b8bffced67bf1c4a8">More...</a><br /></td></tr>
<tr class="separator:a0bb5e146f355a51b8bffced67bf1c4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aedfa2ec64a861398361fff0466f542"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3aedfa2ec64a861398361fff0466f542">numValidSlots</a></td></tr>
<tr class="memdesc:a3aedfa2ec64a861398361fff0466f542"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of valid slots.  <a href="#a3aedfa2ec64a861398361fff0466f542">More...</a><br /></td></tr>
<tr class="separator:a3aedfa2ec64a861398361fff0466f542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95099e48d0b656b0583b626150f18c0a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a95099e48d0b656b0583b626150f18c0a">firstValidSlot</a></td></tr>
<tr class="memdesc:a95099e48d0b656b0583b626150f18c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The first valid slots ID.  <a href="#a95099e48d0b656b0583b626150f18c0a">More...</a><br /></td></tr>
<tr class="separator:a95099e48d0b656b0583b626150f18c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958b29a36ee2ac5a1b3c7b77a5ea3956"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a958b29a36ee2ac5a1b3c7b77a5ea3956">lfsrPoly</a></td></tr>
<tr class="memdesc:a958b29a36ee2ac5a1b3c7b77a5ea3956"><td class="mdescLeft">&#160;</td><td class="mdescRight">LFSR Polynomial.  <a href="#a958b29a36ee2ac5a1b3c7b77a5ea3956">More...</a><br /></td></tr>
<tr class="separator:a958b29a36ee2ac5a1b3c7b77a5ea3956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00823e55b0473a93b8fd46048472bcd9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a00823e55b0473a93b8fd46048472bcd9">numFineInitWaitCycles</a></td></tr>
<tr class="memdesc:a00823e55b0473a93b8fd46048472bcd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ProDummy Wait Cycles.  <a href="#a00823e55b0473a93b8fd46048472bcd9">More...</a><br /></td></tr>
<tr class="separator:a00823e55b0473a93b8fd46048472bcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb832cb1027389199a0a623eac3af95a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#afb832cb1027389199a0a623eac3af95a">numEpiCycles</a></td></tr>
<tr class="memdesc:afb832cb1027389199a0a623eac3af95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of clk_mod cycles to be run during EPILOGUE.  <a href="#afb832cb1027389199a0a623eac3af95a">More...</a><br /></td></tr>
<tr class="separator:afb832cb1027389199a0a623eac3af95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b59fa0caa8560379884d6a664940dd"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a03b59fa0caa8560379884d6a664940dd">numProWaitKrefDelayPrs</a></td></tr>
<tr class="memdesc:a03b59fa0caa8560379884d6a664940dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 ProDummy Wait Cycles if PRS is enabled.  <a href="#a03b59fa0caa8560379884d6a664940dd">More...</a><br /></td></tr>
<tr class="separator:a03b59fa0caa8560379884d6a664940dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f157a35d6e4d1ef5edb5f97e9ca9c2"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aa0f157a35d6e4d1ef5edb5f97e9ca9c2">numProWaitKrefDelay</a></td></tr>
<tr class="memdesc:aa0f157a35d6e4d1ef5edb5f97e9ca9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 ProDummy Wait Cycles if PRS is disabled.  <a href="#aa0f157a35d6e4d1ef5edb5f97e9ca9c2">More...</a><br /></td></tr>
<tr class="separator:aa0f157a35d6e4d1ef5edb5f97e9ca9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bad8ea68a0732df97e5dc22504cc04b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a5bad8ea68a0732df97e5dc22504cc04b">numEpiKrefDelayPrs</a></td></tr>
<tr class="memdesc:a5bad8ea68a0732df97e5dc22504cc04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 cycles to be run during EPILOGUE if PRS is enabled.  <a href="#a5bad8ea68a0732df97e5dc22504cc04b">More...</a><br /></td></tr>
<tr class="separator:a5bad8ea68a0732df97e5dc22504cc04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4e11d1f00009220ca228b3c4a3ba88"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3e4e11d1f00009220ca228b3c4a3ba88">numEpiKrefDelay</a></td></tr>
<tr class="memdesc:a3e4e11d1f00009220ca228b3c4a3ba88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 cycles to be run during EPILOGUE if PRS is disabled.  <a href="#a3e4e11d1f00009220ca228b3c4a3ba88">More...</a><br /></td></tr>
<tr class="separator:a3e4e11d1f00009220ca228b3c4a3ba88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130a4884573606854b3ab9f4e058bdc4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a130a4884573606854b3ab9f4e058bdc4">numSlots</a></td></tr>
<tr class="memdesc:a130a4884573606854b3ab9f4e058bdc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of slots in the current frame.  <a href="#a130a4884573606854b3ab9f4e058bdc4">More...</a><br /></td></tr>
<tr class="separator:a130a4884573606854b3ab9f4e058bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c80111bcf1b064751cab5bede20f5c3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4c80111bcf1b064751cab5bede20f5c3">startSlotIndex</a></td></tr>
<tr class="memdesc:a4c80111bcf1b064751cab5bede20f5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The start slot ID for the current scan.  <a href="#a4c80111bcf1b064751cab5bede20f5c3">More...</a><br /></td></tr>
<tr class="separator:a4c80111bcf1b064751cab5bede20f5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993f2acd1b9057055fcf4f57c2e27dc1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a993f2acd1b9057055fcf4f57c2e27dc1">wotTimeout</a></td></tr>
<tr class="memdesc:a993f2acd1b9057055fcf4f57c2e27dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of frames to be scanned in Wake-on-Touch mode when there is no touch.  <a href="#a993f2acd1b9057055fcf4f57c2e27dc1">More...</a><br /></td></tr>
<tr class="separator:a993f2acd1b9057055fcf4f57c2e27dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697bbc45d7428255dcf5c3d4a8652939"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a697bbc45d7428255dcf5c3d4a8652939">intrIsxInactSnsConn</a></td></tr>
<tr class="memdesc:a697bbc45d7428255dcf5c3d4a8652939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal inactive electrode connection for ISX scan:  <a href="#a697bbc45d7428255dcf5c3d4a8652939">More...</a><br /></td></tr>
<tr class="separator:a697bbc45d7428255dcf5c3d4a8652939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dd212f3b8b5e14fbc8f240697aed7d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a03dd212f3b8b5e14fbc8f240697aed7d">numFineInitCycles</a></td></tr>
<tr class="memdesc:a03dd212f3b8b5e14fbc8f240697aed7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ProDummy SubConversions.  <a href="#a03dd212f3b8b5e14fbc8f240697aed7d">More...</a><br /></td></tr>
<tr class="separator:a03dd212f3b8b5e14fbc8f240697aed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969a1a9e22bc4b4677deec9e05dca02f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a969a1a9e22bc4b4677deec9e05dca02f">lfsrScale</a></td></tr>
<tr class="memdesc:a969a1a9e22bc4b4677deec9e05dca02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LFSR Scale value.  <a href="#a969a1a9e22bc4b4677deec9e05dca02f">More...</a><br /></td></tr>
<tr class="separator:a969a1a9e22bc4b4677deec9e05dca02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c05e5e875c5e6a3886979ba04c8d17"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a48c05e5e875c5e6a3886979ba04c8d17">cdacDitherSeed</a></td></tr>
<tr class="memdesc:a48c05e5e875c5e6a3886979ba04c8d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dither CDAC Seed.  <a href="#a48c05e5e875c5e6a3886979ba04c8d17">More...</a><br /></td></tr>
<tr class="separator:a48c05e5e875c5e6a3886979ba04c8d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3851fd66425388ea0c1caa1465498545"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3851fd66425388ea0c1caa1465498545">cdacDitherPoly</a></td></tr>
<tr class="memdesc:a3851fd66425388ea0c1caa1465498545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dither CDAC Polynomial.  <a href="#a3851fd66425388ea0c1caa1465498545">More...</a><br /></td></tr>
<tr class="separator:a3851fd66425388ea0c1caa1465498545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1042ee9d26a41ca6f44e82c64dbac146"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a1042ee9d26a41ca6f44e82c64dbac146">modClk</a></td></tr>
<tr class="memdesc:a1042ee9d26a41ca6f44e82c64dbac146"><td class="mdescLeft">&#160;</td><td class="mdescRight">The modulator clock divider.  <a href="#a1042ee9d26a41ca6f44e82c64dbac146">More...</a><br /></td></tr>
<tr class="separator:a1042ee9d26a41ca6f44e82c64dbac146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369e954564bb658a81176a8e343a8e52"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a369e954564bb658a81176a8e343a8e52">scanSingleSlot</a></td></tr>
<tr class="memdesc:a369e954564bb658a81176a8e343a8e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request of scanning just one slot with keeping HW configuration after scan:  <a href="#a369e954564bb658a81176a8e343a8e52">More...</a><br /></td></tr>
<tr class="separator:a369e954564bb658a81176a8e343a8e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979ee649383bb985c7d1c153cccf80af"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a979ee649383bb985c7d1c153cccf80af">numProOffsetCycles</a></td></tr>
<tr class="memdesc:a979ee649383bb985c7d1c153cccf80af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of clk_mod cycles for the PRO_OFFSET state.  <a href="#a979ee649383bb985c7d1c153cccf80af">More...</a><br /></td></tr>
<tr class="separator:a979ee649383bb985c7d1c153cccf80af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b896d96a2684a887210bae5de46bfa8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3b896d96a2684a887210bae5de46bfa8">proOffsetCdacComp</a></td></tr>
<tr class="memdesc:a3b896d96a2684a887210bae5de46bfa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compensation CAPDAC size during PRO_OFFSET.  <a href="#a3b896d96a2684a887210bae5de46bfa8">More...</a><br /></td></tr>
<tr class="separator:a3b896d96a2684a887210bae5de46bfa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fb1a265c11df1cab525e6ba7149110"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#ae3fb1a265c11df1cab525e6ba7149110">hwConfigState</a></td></tr>
<tr class="memdesc:ae3fb1a265c11df1cab525e6ba7149110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the current hw state, it is configured or not and if yes then to what operation.  <a href="#ae3fb1a265c11df1cab525e6ba7149110">More...</a><br /></td></tr>
<tr class="separator:ae3fb1a265c11df1cab525e6ba7149110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0829c3076d68da791c664969585b54d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#ab0829c3076d68da791c664969585b54d">slotAutoCalibrMode</a></td></tr>
<tr class="memdesc:ab0829c3076d68da791c664969585b54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The slot auto-calibration mode:  <a href="#ab0829c3076d68da791c664969585b54d">More...</a><br /></td></tr>
<tr class="separator:ab0829c3076d68da791c664969585b54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4d3c24280c56169f481c91db5928e7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a3e4d3c24280c56169f481c91db5928e7">intrCsdRawTarget</a></td></tr>
<tr class="memdesc:a3e4d3c24280c56169f481c91db5928e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal auto-calibration target in percentage for CSD widgets.  <a href="#a3e4d3c24280c56169f481c91db5928e7">More...</a><br /></td></tr>
<tr class="separator:a3e4d3c24280c56169f481c91db5928e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa567c9166072174f081d982b47246c47"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aa567c9166072174f081d982b47246c47">intrCsxRawTarget</a></td></tr>
<tr class="memdesc:aa567c9166072174f081d982b47246c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal auto-calibration target in percentage for CSX widgets.  <a href="#aa567c9166072174f081d982b47246c47">More...</a><br /></td></tr>
<tr class="separator:aa567c9166072174f081d982b47246c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b775ea247ac23160c1286fa965adb3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a76b775ea247ac23160c1286fa965adb3">intrIsxRawTarget</a></td></tr>
<tr class="memdesc:a76b775ea247ac23160c1286fa965adb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal auto-calibration target in percentage for ISX widgets.  <a href="#a76b775ea247ac23160c1286fa965adb3">More...</a><br /></td></tr>
<tr class="separator:a76b775ea247ac23160c1286fa965adb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d29c46669cb5004cdb5d468a8bee61"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a97d29c46669cb5004cdb5d468a8bee61">numSenseMethod</a></td></tr>
<tr class="memdesc:a97d29c46669cb5004cdb5d468a8bee61"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of sense methods, used in the project.  <a href="#a97d29c46669cb5004cdb5d468a8bee61">More...</a><br /></td></tr>
<tr class="separator:a97d29c46669cb5004cdb5d468a8bee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399b90e9f0e47a18b2fa5ea534490669"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a399b90e9f0e47a18b2fa5ea534490669">mapSenseMethod</a> [<a class="el" href="group__group__capsense__macros__settings.html#ga745c3a1ff8ee9fbe299f0383bd15beb9">CY_CAPSENSE_REG_MODE_NUMBER</a>]</td></tr>
<tr class="memdesc:a399b90e9f0e47a18b2fa5ea534490669"><td class="mdescLeft">&#160;</td><td class="mdescRight">The map array of sense methods, used in the project.  <a href="#a399b90e9f0e47a18b2fa5ea534490669">More...</a><br /></td></tr>
<tr class="separator:a399b90e9f0e47a18b2fa5ea534490669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318a0a33ee0d535a2297a0bf36e858af"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a318a0a33ee0d535a2297a0bf36e858af">csdCdacDitherEn</a></td></tr>
<tr class="memdesc:a318a0a33ee0d535a2297a0bf36e858af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled CDAC dithering for CSD sensing method.  <a href="#a318a0a33ee0d535a2297a0bf36e858af">More...</a><br /></td></tr>
<tr class="separator:a318a0a33ee0d535a2297a0bf36e858af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe504a50f153d25f246849c5b3fbb551"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#abe504a50f153d25f246849c5b3fbb551">csxCdacDitherEn</a></td></tr>
<tr class="memdesc:abe504a50f153d25f246849c5b3fbb551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled CDAC dithering for CSX sensing method.  <a href="#abe504a50f153d25f246849c5b3fbb551">More...</a><br /></td></tr>
<tr class="separator:abe504a50f153d25f246849c5b3fbb551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843a6bbc752b57f61b1028af51213040"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a843a6bbc752b57f61b1028af51213040">isxCdacDitherEn</a></td></tr>
<tr class="memdesc:a843a6bbc752b57f61b1028af51213040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled CDAC dithering for ISX sensing method.  <a href="#a843a6bbc752b57f61b1028af51213040">More...</a><br /></td></tr>
<tr class="separator:a843a6bbc752b57f61b1028af51213040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecbf3393399857a9c1c2b01bba804ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a1ecbf3393399857a9c1c2b01bba804ad">bslnCoefSlow</a></td></tr>
<tr class="memdesc:a1ecbf3393399857a9c1c2b01bba804ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baseline IIR filter coefficient (slow) for Low power widget.  <a href="#a1ecbf3393399857a9c1c2b01bba804ad">More...</a><br /></td></tr>
<tr class="separator:a1ecbf3393399857a9c1c2b01bba804ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6656bc309addfe98cd6e5e2d56b83a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a5b6656bc309addfe98cd6e5e2d56b83a">bslnCoefFast</a></td></tr>
<tr class="memdesc:a5b6656bc309addfe98cd6e5e2d56b83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baseline IIR filter coefficient (fast) for Low power widget.  <a href="#a5b6656bc309addfe98cd6e5e2d56b83a">More...</a><br /></td></tr>
<tr class="separator:a5b6656bc309addfe98cd6e5e2d56b83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34dd013bca77a20123ad6e9c4d2a6a12"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a34dd013bca77a20123ad6e9c4d2a6a12">bslnUpdateDelay</a></td></tr>
<tr class="memdesc:a34dd013bca77a20123ad6e9c4d2a6a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the value from which timer is decremented from on consecutive scans where the baseline update IIR produces a zero.  <a href="#a34dd013bca77a20123ad6e9c4d2a6a12">More...</a><br /></td></tr>
<tr class="separator:a34dd013bca77a20123ad6e9c4d2a6a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca37c679b6d761382bfc75927b76fcdd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#aca37c679b6d761382bfc75927b76fcdd">iirCoeffLp</a></td></tr>
<tr class="memdesc:aca37c679b6d761382bfc75927b76fcdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rawcount IIR filter coefficient for Low power widget.  <a href="#aca37c679b6d761382bfc75927b76fcdd">More...</a><br /></td></tr>
<tr class="separator:aca37c679b6d761382bfc75927b76fcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c52ee091e3084c807b1a5c9e5d8c6ce"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a0c52ee091e3084c807b1a5c9e5d8c6ce">firstActSubFrame</a></td></tr>
<tr class="memdesc:a0c52ee091e3084c807b1a5c9e5d8c6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">The flag for a first Active sub-frame.  <a href="#a0c52ee091e3084c807b1a5c9e5d8c6ce">More...</a><br /></td></tr>
<tr class="separator:a0c52ee091e3084c807b1a5c9e5d8c6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b61710ef179a362a69bf7222776d5f6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a8b61710ef179a362a69bf7222776d5f6">numFunc</a></td></tr>
<tr class="memdesc:a8b61710ef179a362a69bf7222776d5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of pin functions, used in the project.  <a href="#a8b61710ef179a362a69bf7222776d5f6">More...</a><br /></td></tr>
<tr class="separator:a8b61710ef179a362a69bf7222776d5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06abcbbede03f231b5adcc3a402fc47d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a06abcbbede03f231b5adcc3a402fc47d">mapPinState</a> [<a class="el" href="group__group__capsense__macros__settings.html#ga7d454d6736be00c7652760e2f497c60b">CY_CAPSENSE_CTRLMUX_PIN_STATE_NUMBER</a>]</td></tr>
<tr class="memdesc:a06abcbbede03f231b5adcc3a402fc47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The map array of CTRLMUX pin functions, used in the project.  <a href="#a06abcbbede03f231b5adcc3a402fc47d">More...</a><br /></td></tr>
<tr class="separator:a06abcbbede03f231b5adcc3a402fc47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbe96829047f4df48ec8fbb8bfed9a2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a4cbe96829047f4df48ec8fbb8bfed9a2">operatingMode</a></td></tr>
<tr class="memdesc:a4cbe96829047f4df48ec8fbb8bfed9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The internal fifth-generation low power CAPSENSE&trade; HW block operating mode.  <a href="#a4cbe96829047f4df48ec8fbb8bfed9a2">More...</a><br /></td></tr>
<tr class="separator:a4cbe96829047f4df48ec8fbb8bfed9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0f978e588d9a90b05c2ff127e7f21"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a77b0f978e588d9a90b05c2ff127e7f21">mrssStateAfterScan</a></td></tr>
<tr class="memdesc:a77b0f978e588d9a90b05c2ff127e7f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the MRSS state after scan frame is complete.  <a href="#a77b0f978e588d9a90b05c2ff127e7f21">More...</a><br /></td></tr>
<tr class="separator:a77b0f978e588d9a90b05c2ff127e7f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d92e183f57ac38c05b30dc98f819d6a"><td class="memItemLeft" align="right" valign="top"><a id="a0d92e183f57ac38c05b30dc98f819d6a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a0d92e183f57ac38c05b30dc98f819d6a">repeatScanEn</a></td></tr>
<tr class="memdesc:a0d92e183f57ac38c05b30dc98f819d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines if repeating the previous scan is allowed for the RepeatScan() function usage. <br /></td></tr>
<tr class="separator:a0d92e183f57ac38c05b30dc98f819d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5af80cd4336ff0a3ca1e4b3a94c2343"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#ac5af80cd4336ff0a3ca1e4b3a94c2343">intrCsdInactSnsConn</a></td></tr>
<tr class="memdesc:ac5af80cd4336ff0a3ca1e4b3a94c2343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal inactive electrode connection for CSD scan:  <a href="#ac5af80cd4336ff0a3ca1e4b3a94c2343">More...</a><br /></td></tr>
<tr class="separator:ac5af80cd4336ff0a3ca1e4b3a94c2343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23217340d393196be42de9c458aec8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__internal__context__t.html#a1b23217340d393196be42de9c458aec8">intrCsxInactSnsConn</a></td></tr>
<tr class="memdesc:a1b23217340d393196be42de9c458aec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal inactive electrode connection for CSX scan:  <a href="#a1b23217340d393196be42de9c458aec8">More...</a><br /></td></tr>
<tr class="separator:a1b23217340d393196be42de9c458aec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a616c1452d2ed85c13614910d63a9a513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616c1452d2ed85c13614910d63a9a513">&#9670;&nbsp;</a></span>ptrSSCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__capsense__structures.html#ga9048fcb520ed1c2ac743457eb4619c94">cy_capsense_callback_t</a> cy_stc_capsense_internal_context_t::ptrSSCallback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to a user's Start Sample callback function. </p>
<p>Refer to <a class="el" href="group__group__capsense__callbacks.html">Callbacks</a> section </p>

</div>
</div>
<a id="afc29de83d66b588443581455aaf5c2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc29de83d66b588443581455aaf5c2de">&#9670;&nbsp;</a></span>ptrEOSCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__capsense__structures.html#ga9048fcb520ed1c2ac743457eb4619c94">cy_capsense_callback_t</a> cy_stc_capsense_internal_context_t::ptrEOSCallback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to a user's End Of Scan callback function. </p>
<p>Refer to <a class="el" href="group__group__capsense__callbacks.html">Callbacks</a> section </p>

</div>
</div>
<a id="a76c03a3f16ce28d70d2cfe61a6fcb459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c03a3f16ce28d70d2cfe61a6fcb459">&#9670;&nbsp;</a></span>ptrTunerSendCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__capsense__structures.html#gabf58e6ce283cb73f9b8a398abf6bad17">cy_capsense_tuner_send_callback_t</a> cy_stc_capsense_internal_context_t::ptrTunerSendCallback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to a user's tuner callback function. </p>
<p>Refer to <a class="el" href="group__group__capsense__callbacks.html">Callbacks</a> section </p>

</div>
</div>
<a id="a84250135c81d689ac1d977faafb37f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84250135c81d689ac1d977faafb37f49">&#9670;&nbsp;</a></span>ptrTunerReceiveCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__capsense__structures.html#gade1f00c852892b0fc498c9a3b9d28594">cy_capsense_tuner_receive_callback_t</a> cy_stc_capsense_internal_context_t::ptrTunerReceiveCallback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to a user's tuner callback function. </p>
<p>Refer to <a class="el" href="group__group__capsense__callbacks.html">Callbacks</a> section </p>

</div>
</div>
<a id="a904304439ab60e08be051b7f3d41e44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904304439ab60e08be051b7f3d41e44d">&#9670;&nbsp;</a></span>csdRegConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a589c74e9be04b3416fadad444150da66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589c74e9be04b3416fadad444150da66">&#9670;&nbsp;</a></span>csdRegSwHsPSelScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwHsPSelScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="af19d498cb29cbaa134653395eafd7ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19d498cb29cbaa134653395eafd7ec6">&#9670;&nbsp;</a></span>csdRegSwHsPSelCmodInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwHsPSelCmodInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ad2aeacf04ec2d90fa491b0eef451010a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2aeacf04ec2d90fa491b0eef451010a">&#9670;&nbsp;</a></span>csdRegSwHsPSelCtankInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwHsPSelCtankInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a41e9700e4d9869a223efa4fb8c208011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e9700e4d9869a223efa4fb8c208011">&#9670;&nbsp;</a></span>csdRegSwBypSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwBypSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a85cb2b96016d55f3df77b52e9f8a326f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cb2b96016d55f3df77b52e9f8a326f">&#9670;&nbsp;</a></span>csdRegSwResScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwResScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa6a2613fbe056600e359d10d3865c723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a2613fbe056600e359d10d3865c723">&#9670;&nbsp;</a></span>csdRegSwResInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwResInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a988ff22fa06616b19a39c39d169a02f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988ff22fa06616b19a39c39d169a02f0">&#9670;&nbsp;</a></span>csdRegSwDsiSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwDsiSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a6c28b93814ffaa55e6fb872700b4ca39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c28b93814ffaa55e6fb872700b4ca39">&#9670;&nbsp;</a></span>csdRegAmuxbufInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegAmuxbufInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a19d99d39617a9c0e0282028ddd1ba2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d99d39617a9c0e0282028ddd1ba2fe">&#9670;&nbsp;</a></span>csdRegSwAmuxbufSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwAmuxbufSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a0319bc9875f2c2f7cd7eea16cd17b8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0319bc9875f2c2f7cd7eea16cd17b8c2">&#9670;&nbsp;</a></span>csdRegSwShieldSelScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwShieldSelScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a449bf02b29d79cf2a38e8681041d5552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449bf02b29d79cf2a38e8681041d5552">&#9670;&nbsp;</a></span>csdRegHscmpInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegHscmpInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9b8255706a4d3e0206a7afdbd4373c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8255706a4d3e0206a7afdbd4373c94">&#9670;&nbsp;</a></span>csdRegHscmpScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegHscmpScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa322ece65334e5f6bdc305e196c174e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa322ece65334e5f6bdc305e196c174e4">&#9670;&nbsp;</a></span>csdIdacAConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdIdacAConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a60ad882d18e3b4c5ce1137b158ad3676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ad882d18e3b4c5ce1137b158ad3676">&#9670;&nbsp;</a></span>csdIdacBConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdIdacBConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a67205084e46e007d0a6d4c8811047845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67205084e46e007d0a6d4c8811047845">&#9670;&nbsp;</a></span>csdRegSwCmpPSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwCmpPSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a14ee87b414f48d9a8c70c11032c823f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ee87b414f48d9a8c70c11032c823f0">&#9670;&nbsp;</a></span>csdRegSwCmpNSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwCmpNSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a69a75b1f9b0b9ee96d91fec2150e0b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a75b1f9b0b9ee96d91fec2150e0b2e">&#9670;&nbsp;</a></span>csdRegIoSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegIoSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aea1919ff206aa3b96e18e0f584b41e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea1919ff206aa3b96e18e0f584b41e23">&#9670;&nbsp;</a></span>csdRegRefgen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegRefgen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="afc2655e619b06ba8b961a434b14d30d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2655e619b06ba8b961a434b14d30d1">&#9670;&nbsp;</a></span>csdRegSwRefGenSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csdRegSwRefGenSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4769ef311a77513a99e8aa77ae0be92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4769ef311a77513a99e8aa77ae0be92e">&#9670;&nbsp;</a></span>csxRegConfigInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegConfigInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a6af1dd5754837d8be8da11a72241cc15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af1dd5754837d8be8da11a72241cc15">&#9670;&nbsp;</a></span>csxRegConfigScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegConfigScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a1f11ddec8ecd0a2aed8347d237e5495f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f11ddec8ecd0a2aed8347d237e5495f">&#9670;&nbsp;</a></span>csxRegSwResInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegSwResInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a0c1d55db8fd5b06a7f94d7ce8fa74966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1d55db8fd5b06a7f94d7ce8fa74966">&#9670;&nbsp;</a></span>csxRegSwResPrech</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegSwResPrech</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4a22eb64852220cd5ca1197e384dd737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a22eb64852220cd5ca1197e384dd737">&#9670;&nbsp;</a></span>csxRegSwResScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegSwResScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a930ea5e7b3a0ab55e3d245a4c7fcaa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930ea5e7b3a0ab55e3d245a4c7fcaa44">&#9670;&nbsp;</a></span>csxRegAMuxBuf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegAMuxBuf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a43ebfc2e417b5727b9968f3a9f9d5446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ebfc2e417b5727b9968f3a9f9d5446">&#9670;&nbsp;</a></span>csxRegRefgen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegRefgen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a1aae8b3da9ccfdc7af195dc760390588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aae8b3da9ccfdc7af195dc760390588">&#9670;&nbsp;</a></span>csxRegRefgenSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegRefgenSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="afdca09ebf3e847d35b4175a20761b09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdca09ebf3e847d35b4175a20761b09b">&#9670;&nbsp;</a></span>csxRegSwCmpNSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegSwCmpNSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="af4fab337c4d3a776ad5aacf47da8c31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fab337c4d3a776ad5aacf47da8c31f">&#9670;&nbsp;</a></span>csxRegSwRefGenSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::csxRegSwRefGenSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a30c3792b5d6a3df45fe801712fae87d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c3792b5d6a3df45fe801712fae87d4">&#9670;&nbsp;</a></span>csdVrefVoltageMv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::csdVrefVoltageMv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a52536fed664d3fc02213044a637d9d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52536fed664d3fc02213044a637d9d80">&#9670;&nbsp;</a></span>csdCmodConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::csdCmodConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3a30b3c133e73edbb7247dde94b8cfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a30b3c133e73edbb7247dde94b8cfd9">&#9670;&nbsp;</a></span>csdCshConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::csdCshConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4973e3bb2c5cf514f7950d7bf44268cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4973e3bb2c5cf514f7950d7bf44268cc">&#9670;&nbsp;</a></span>csdVrefGain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::csdVrefGain</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal pre-calculated data for faster operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="afb45bb27c6e9ad4f0dc543e3ef55f688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb45bb27c6e9ad4f0dc543e3ef55f688">&#9670;&nbsp;</a></span>ptrEODsInitCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__capsense__structures.html#gaeebeea548d4c2235b14aba63f1dd4bcf">cy_capsense_ds_init_callback_t</a> cy_stc_capsense_internal_context_t::ptrEODsInitCallback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to a user's End Of Data Structure Initialization callback function. </p>
<p>Refer to <a class="el" href="group__group__capsense__callbacks.html">Callbacks</a> section </p><dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="acfb0ac4b7cf7d4651a8674398645687c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb0ac4b7cf7d4651a8674398645687c">&#9670;&nbsp;</a></span>activeWakeupTimer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::activeWakeupTimer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The wakeup timer value for the ACTIVE scan mode in microseconds. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a8486190a05c9269cebace78001a0382a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8486190a05c9269cebace78001a0382a">&#9670;&nbsp;</a></span>activeWakeupTimerCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::activeWakeupTimerCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The wakeup timer value for the ACTIVE scan mode in ILO cycles. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4863ef90bcdc3729675be0b3927518b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4863ef90bcdc3729675be0b3927518b6">&#9670;&nbsp;</a></span>wotScanInterval</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::wotScanInterval</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scan refresh interval (us) while in Wake-on-Touch mode. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="af4aa338a830bf5480d2ab423b23a558a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aa338a830bf5480d2ab423b23a558a">&#9670;&nbsp;</a></span>wotScanIntervalCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::wotScanIntervalCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The scan refresh interval value for the Wake-on-Touch scan mode in ILO cycles. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4d2228c37ad5849094080a6c042cb0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2228c37ad5849094080a6c042cb0bd">&#9670;&nbsp;</a></span>iloCompensationFactor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_capsense_internal_context_t::iloCompensationFactor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ILO compensation factor value, calculated as actual ILO frequency (Hz) * 2^14 / 1000000. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a8039192ef3f4f1c6b01788d8a5aeb460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8039192ef3f4f1c6b01788d8a5aeb460">&#9670;&nbsp;</a></span>numCoarseInitChargeCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numCoarseInitChargeCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure duration of Cmod initialization, phase 1. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a950bbe3fc6f914895044e6dd83833340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950bbe3fc6f914895044e6dd83833340">&#9670;&nbsp;</a></span>numCoarseInitSettleCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numCoarseInitSettleCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure duration of Cmod initialization, phase 2. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5896555e734e28ca9c0c59624c05ad7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5896555e734e28ca9c0c59624c05ad7b">&#9670;&nbsp;</a></span>currentSlotIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::currentSlotIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current slot ID. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a0bb5e146f355a51b8bffced67bf1c4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb5e146f355a51b8bffced67bf1c4a8">&#9670;&nbsp;</a></span>endSlotIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::endSlotIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The last slot ID for the current frame. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3aedfa2ec64a861398361fff0466f542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aedfa2ec64a861398361fff0466f542">&#9670;&nbsp;</a></span>numValidSlots</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numValidSlots</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of valid slots. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a95099e48d0b656b0583b626150f18c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95099e48d0b656b0583b626150f18c0a">&#9670;&nbsp;</a></span>firstValidSlot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::firstValidSlot</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The first valid slots ID. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a958b29a36ee2ac5a1b3c7b77a5ea3956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958b29a36ee2ac5a1b3c7b77a5ea3956">&#9670;&nbsp;</a></span>lfsrPoly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::lfsrPoly</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LFSR Polynomial. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a00823e55b0473a93b8fd46048472bcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00823e55b0473a93b8fd46048472bcd9">&#9670;&nbsp;</a></span>numFineInitWaitCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numFineInitWaitCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ProDummy Wait Cycles. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="afb832cb1027389199a0a623eac3af95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb832cb1027389199a0a623eac3af95a">&#9670;&nbsp;</a></span>numEpiCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numEpiCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of clk_mod cycles to be run during EPILOGUE. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a03b59fa0caa8560379884d6a664940dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b59fa0caa8560379884d6a664940dd">&#9670;&nbsp;</a></span>numProWaitKrefDelayPrs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numProWaitKrefDelayPrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 ProDummy Wait Cycles if PRS is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa0f157a35d6e4d1ef5edb5f97e9ca9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f157a35d6e4d1ef5edb5f97e9ca9c2">&#9670;&nbsp;</a></span>numProWaitKrefDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numProWaitKrefDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 ProDummy Wait Cycles if PRS is disabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5bad8ea68a0732df97e5dc22504cc04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bad8ea68a0732df97e5dc22504cc04b">&#9670;&nbsp;</a></span>numEpiKrefDelayPrs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numEpiKrefDelayPrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 cycles to be run during EPILOGUE if PRS is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3e4e11d1f00009220ca228b3c4a3ba88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4e11d1f00009220ca228b3c4a3ba88">&#9670;&nbsp;</a></span>numEpiKrefDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numEpiKrefDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 cycles to be run during EPILOGUE if PRS is disabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a130a4884573606854b3ab9f4e058bdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130a4884573606854b3ab9f4e058bdc4">&#9670;&nbsp;</a></span>numSlots</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::numSlots</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of slots in the current frame. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4c80111bcf1b064751cab5bede20f5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c80111bcf1b064751cab5bede20f5c3">&#9670;&nbsp;</a></span>startSlotIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::startSlotIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The start slot ID for the current scan. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a993f2acd1b9057055fcf4f57c2e27dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993f2acd1b9057055fcf4f57c2e27dc1">&#9670;&nbsp;</a></span>wotTimeout</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_internal_context_t::wotTimeout</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of frames to be scanned in Wake-on-Touch mode when there is no touch. </p>
<p>The maximum value is limited to the 14 bits, the applicable range is [1..16383]. </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a697bbc45d7428255dcf5c3d4a8652939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697bbc45d7428255dcf5c3d4a8652939">&#9670;&nbsp;</a></span>intrIsxInactSnsConn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrIsxInactSnsConn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal inactive electrode connection for ISX scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
<li>CY_CAPSENSE_SNS_CONNECTION_GROUND </li>
</ul>

</div>
</div>
<a id="a03dd212f3b8b5e14fbc8f240697aed7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03dd212f3b8b5e14fbc8f240697aed7d">&#9670;&nbsp;</a></span>numFineInitCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::numFineInitCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ProDummy SubConversions. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a969a1a9e22bc4b4677deec9e05dca02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969a1a9e22bc4b4677deec9e05dca02f">&#9670;&nbsp;</a></span>lfsrScale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::lfsrScale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LFSR Scale value. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a48c05e5e875c5e6a3886979ba04c8d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c05e5e875c5e6a3886979ba04c8d17">&#9670;&nbsp;</a></span>cdacDitherSeed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::cdacDitherSeed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dither CDAC Seed. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3851fd66425388ea0c1caa1465498545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3851fd66425388ea0c1caa1465498545">&#9670;&nbsp;</a></span>cdacDitherPoly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::cdacDitherPoly</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dither CDAC Polynomial. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a1042ee9d26a41ca6f44e82c64dbac146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1042ee9d26a41ca6f44e82c64dbac146">&#9670;&nbsp;</a></span>modClk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::modClk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The modulator clock divider. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a369e954564bb658a81176a8e343a8e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369e954564bb658a81176a8e343a8e52">&#9670;&nbsp;</a></span>scanSingleSlot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::scanSingleSlot</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request of scanning just one slot with keeping HW configuration after scan: </p>
<ul>
<li>CY_CAPSENSE_SCAN_SNGL_SLOT - Single slot scanning</li>
<li>CY_CAPSENSE_SCAN_MULTIPLE_SLOT - Multiple slot scanning <dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a979ee649383bb985c7d1c153cccf80af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979ee649383bb985c7d1c153cccf80af">&#9670;&nbsp;</a></span>numProOffsetCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::numProOffsetCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of clk_mod cycles for the PRO_OFFSET state. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3b896d96a2684a887210bae5de46bfa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b896d96a2684a887210bae5de46bfa8">&#9670;&nbsp;</a></span>proOffsetCdacComp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::proOffsetCdacComp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compensation CAPDAC size during PRO_OFFSET. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae3fb1a265c11df1cab525e6ba7149110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fb1a265c11df1cab525e6ba7149110">&#9670;&nbsp;</a></span>hwConfigState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::hwConfigState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains the current hw state, it is configured or not and if yes then to what operation. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ab0829c3076d68da791c664969585b54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0829c3076d68da791c664969585b54d">&#9670;&nbsp;</a></span>slotAutoCalibrMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::slotAutoCalibrMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The slot auto-calibration mode: </p>
<ul>
<li>0 - CY_CAPSENSE_CAL_MODE_REF_CDAC_SUC_APPR</li>
<li>2 - CY_CAPSENSE_CAL_MODE_COMP_CDAC_SUC_APPR</li>
<li>3 - CY_CAPSENSE_CAL_MODE_FINE_CDAC_SUC_APPR <dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a3e4d3c24280c56169f481c91db5928e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4d3c24280c56169f481c91db5928e7">&#9670;&nbsp;</a></span>intrCsdRawTarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrCsdRawTarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal auto-calibration target in percentage for CSD widgets. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa567c9166072174f081d982b47246c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa567c9166072174f081d982b47246c47">&#9670;&nbsp;</a></span>intrCsxRawTarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrCsxRawTarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal auto-calibration target in percentage for CSX widgets. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a76b775ea247ac23160c1286fa965adb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b775ea247ac23160c1286fa965adb3">&#9670;&nbsp;</a></span>intrIsxRawTarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrIsxRawTarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal auto-calibration target in percentage for ISX widgets. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation and for the fifth-generation low power CAPSENSE&trade; </dd></dl>

</div>
</div>
<a id="a97d29c46669cb5004cdb5d468a8bee61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d29c46669cb5004cdb5d468a8bee61">&#9670;&nbsp;</a></span>numSenseMethod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::numSenseMethod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of sense methods, used in the project. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a399b90e9f0e47a18b2fa5ea534490669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399b90e9f0e47a18b2fa5ea534490669">&#9670;&nbsp;</a></span>mapSenseMethod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::mapSenseMethod[<a class="el" href="group__group__capsense__macros__settings.html#ga745c3a1ff8ee9fbe299f0383bd15beb9">CY_CAPSENSE_REG_MODE_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The map array of sense methods, used in the project. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a318a0a33ee0d535a2297a0bf36e858af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318a0a33ee0d535a2297a0bf36e858af">&#9670;&nbsp;</a></span>csdCdacDitherEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::csdCdacDitherEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enabled CDAC dithering for CSD sensing method. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="abe504a50f153d25f246849c5b3fbb551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe504a50f153d25f246849c5b3fbb551">&#9670;&nbsp;</a></span>csxCdacDitherEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::csxCdacDitherEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enabled CDAC dithering for CSX sensing method. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a843a6bbc752b57f61b1028af51213040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843a6bbc752b57f61b1028af51213040">&#9670;&nbsp;</a></span>isxCdacDitherEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::isxCdacDitherEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enabled CDAC dithering for ISX sensing method. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a1ecbf3393399857a9c1c2b01bba804ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecbf3393399857a9c1c2b01bba804ad">&#9670;&nbsp;</a></span>bslnCoefSlow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::bslnCoefSlow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baseline IIR filter coefficient (slow) for Low power widget. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5b6656bc309addfe98cd6e5e2d56b83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6656bc309addfe98cd6e5e2d56b83a">&#9670;&nbsp;</a></span>bslnCoefFast</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::bslnCoefFast</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baseline IIR filter coefficient (fast) for Low power widget. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a34dd013bca77a20123ad6e9c4d2a6a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34dd013bca77a20123ad6e9c4d2a6a12">&#9670;&nbsp;</a></span>bslnUpdateDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::bslnUpdateDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the value from which timer is decremented from on consecutive scans where the baseline update IIR produces a zero. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aca37c679b6d761382bfc75927b76fcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca37c679b6d761382bfc75927b76fcdd">&#9670;&nbsp;</a></span>iirCoeffLp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::iirCoeffLp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rawcount IIR filter coefficient for Low power widget. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a0c52ee091e3084c807b1a5c9e5d8c6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c52ee091e3084c807b1a5c9e5d8c6ce">&#9670;&nbsp;</a></span>firstActSubFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::firstActSubFrame</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The flag for a first Active sub-frame. </p>
<p>It is used for Active Low Refresh-rate scans </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a8b61710ef179a362a69bf7222776d5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b61710ef179a362a69bf7222776d5f6">&#9670;&nbsp;</a></span>numFunc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::numFunc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of pin functions, used in the project. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a06abcbbede03f231b5adcc3a402fc47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06abcbbede03f231b5adcc3a402fc47d">&#9670;&nbsp;</a></span>mapPinState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::mapPinState[<a class="el" href="group__group__capsense__macros__settings.html#ga7d454d6736be00c7652760e2f497c60b">CY_CAPSENSE_CTRLMUX_PIN_STATE_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The map array of CTRLMUX pin functions, used in the project. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4cbe96829047f4df48ec8fbb8bfed9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbe96829047f4df48ec8fbb8bfed9a2">&#9670;&nbsp;</a></span>operatingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::operatingMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The internal fifth-generation low power CAPSENSE&trade; HW block operating mode. </p>
<ul>
<li>0 - CY_CAPSENSE_CTL_OPERATING_MODE_CPU</li>
<li>2 - CY_CAPSENSE_CTL_OPERATING_MODE_AS_MS</li>
<li>3 - CY_CAPSENSE_CTL_OPERATING_MODE_LP_AOS <dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a77b0f978e588d9a90b05c2ff127e7f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b0f978e588d9a90b05c2ff127e7f21">&#9670;&nbsp;</a></span>mrssStateAfterScan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::mrssStateAfterScan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the MRSS state after scan frame is complete. </p>
<p>By default MRSS is left enabled </p>

</div>
</div>
<a id="ac5af80cd4336ff0a3ca1e4b3a94c2343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5af80cd4336ff0a3ca1e4b3a94c2343">&#9670;&nbsp;</a></span>intrCsdInactSnsConn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrCsdInactSnsConn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal inactive electrode connection for CSD scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
<li>CY_CAPSENSE_SNS_CONNECTION_SHIELD</li>
<li>CY_CAPSENSE_SNS_CONNECTION_GROUND </li>
</ul>

</div>
</div>
<a id="a1b23217340d393196be42de9c458aec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b23217340d393196be42de9c458aec8">&#9670;&nbsp;</a></span>intrCsxInactSnsConn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_internal_context_t::intrCsxInactSnsConn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal inactive electrode connection for CSX scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
<li>CY_CAPSENSE_SNS_CONNECTION_GROUND</li>
<li>CY_CAPSENSE_SNS_CONNECTION_VDDA_BY_2 </li>
</ul>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAPSENSE™ Middleware Library 4.0</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
