Classic Timing Analyzer report for debounce
Wed Jun 10 16:31:03 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.181 ns                                       ; reset ; Q2    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.551 ns                                       ; Q_OUT ; led   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.881 ns                                      ; reset ; Q3    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q3    ; Q_OUT ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                ;
+-------+------------------------------------------------+------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q3   ; Q_OUT ; clk        ; clk      ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q1   ; Q_OUT ; clk        ; clk      ; None                        ; None                      ; 0.926 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q1   ; Q2    ; clk        ; clk      ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q2   ; Q_OUT ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Q2   ; Q3    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
+-------+------------------------------------------------+------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+---------+----+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To ; To Clock ;
+-------+--------------+------------+---------+----+----------+
; N/A   ; None         ; 4.181 ns   ; reset   ; Q2 ; clk      ;
; N/A   ; None         ; 4.173 ns   ; pricist ; Q1 ; clk      ;
; N/A   ; None         ; 4.148 ns   ; reset   ; Q1 ; clk      ;
; N/A   ; None         ; 4.147 ns   ; reset   ; Q3 ; clk      ;
+-------+--------------+------------+---------+----+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+-------+-----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To  ; From Clock ;
+-------+--------------+------------+-------+-----+------------+
; N/A   ; None         ; 7.551 ns   ; Q_OUT ; led ; clk        ;
+-------+--------------+------------+-------+-----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+---------+----+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To ; To Clock ;
+---------------+-------------+-----------+---------+----+----------+
; N/A           ; None        ; -3.881 ns ; reset   ; Q3 ; clk      ;
; N/A           ; None        ; -3.882 ns ; reset   ; Q1 ; clk      ;
; N/A           ; None        ; -3.907 ns ; pricist ; Q1 ; clk      ;
; N/A           ; None        ; -3.915 ns ; reset   ; Q2 ; clk      ;
+---------------+-------------+-----------+---------+----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 10 16:31:03 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off debounce -c debounce --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "Q3" and destination register "Q_OUT"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.053 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'Q3'
            Info: 2: + IC(0.440 ns) + CELL(0.505 ns) = 0.945 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 1; COMB Node = 'Q_OUT~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.053 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 1; REG Node = 'Q_OUT'
            Info: Total cell delay = 0.613 ns ( 58.21 % )
            Info: Total interconnect delay = 0.440 ns ( 41.79 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.754 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 1; REG Node = 'Q_OUT'
                Info: Total cell delay = 1.766 ns ( 64.12 % )
                Info: Total interconnect delay = 0.988 ns ( 35.88 % )
            Info: - Longest clock path from clock "clk" to source register is 2.754 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'Q3'
                Info: Total cell delay = 1.766 ns ( 64.12 % )
                Info: Total interconnect delay = 0.988 ns ( 35.88 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "Q2" (data pin = "reset", clock pin = "clk") is 4.181 ns
    Info: + Longest pin to register delay is 6.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(5.278 ns) + CELL(0.624 ns) = 6.867 ns; Loc. = LCCOMB_X1_Y13_N18; Fanout = 1; COMB Node = 'Q2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.975 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 2; REG Node = 'Q2'
        Info: Total cell delay = 1.697 ns ( 24.33 % )
        Info: Total interconnect delay = 5.278 ns ( 75.67 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 2; REG Node = 'Q2'
        Info: Total cell delay = 1.766 ns ( 64.12 % )
        Info: Total interconnect delay = 0.988 ns ( 35.88 % )
Info: tco from clock "clk" to destination pin "led" through register "Q_OUT" is 7.551 ns
    Info: + Longest clock path from clock "clk" to source register is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 1; REG Node = 'Q_OUT'
        Info: Total cell delay = 1.766 ns ( 64.12 % )
        Info: Total interconnect delay = 0.988 ns ( 35.88 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 1; REG Node = 'Q_OUT'
        Info: 2: + IC(1.257 ns) + CELL(3.236 ns) = 4.493 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'led'
        Info: Total cell delay = 3.236 ns ( 72.02 % )
        Info: Total interconnect delay = 1.257 ns ( 27.98 % )
Info: th for register "Q3" (data pin = "reset", clock pin = "clk") is -3.881 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'Q3'
        Info: Total cell delay = 1.766 ns ( 64.12 % )
        Info: Total interconnect delay = 0.988 ns ( 35.88 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(5.279 ns) + CELL(0.589 ns) = 6.833 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 1; COMB Node = 'Q3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.941 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'Q3'
        Info: Total cell delay = 1.662 ns ( 23.94 % )
        Info: Total interconnect delay = 5.279 ns ( 76.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 127 megabytes
    Info: Processing ended: Wed Jun 10 16:31:03 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


