Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: VegaVAD_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VegaVAD_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VegaVAD_main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-ftg256

---- Source Options
Top Module Name                    : VegaVAD_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Library_Projects_FPGA\VegaVAD\ipcore_dir\ClockManager.v" into library work
Parsing module <ClockManager>.
Analyzing Verilog file "D:\Library_Projects_FPGA\VegaVAD\DAC_PCM5102A_controller.v" into library work
Parsing module <DAC_PCM5102A_controller>.
Analyzing Verilog file "D:\Library_Projects_FPGA\VegaVAD\ADC_PCM1808_controller.v" into library work
Parsing module <ADC_PCM1808_controller>.
Analyzing Verilog file "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" into library work
Parsing module <VegaVAD_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VegaVAD_main>.

Elaborating module <ClockManager>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="2X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Library_Projects_FPGA\VegaVAD\ipcore_dir\ClockManager.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <ADC_PCM1808_controller>.
WARNING:HDLCompiler:413 - "D:\Library_Projects_FPGA\VegaVAD\ADC_PCM1808_controller.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Library_Projects_FPGA\VegaVAD\ADC_PCM1808_controller.v" Line 75: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Library_Projects_FPGA\VegaVAD\ADC_PCM1808_controller.v" Line 100: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" Line 73: Assignment to tvalid_L_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" Line 74: Assignment to L_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" Line 75: Assignment to tvalid_R_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" Line 76: Assignment to R_data ignored, since the identifier is never used

Elaborating module <DAC_PCM5102A_controller>.
WARNING:HDLCompiler:1499 - "D:\Library_Projects_FPGA\VegaVAD\DAC_PCM5102A_controller.v" Line 21: Empty module <DAC_PCM5102A_controller> remains a black box.
WARNING:HDLCompiler:413 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" Line 88: Result of 18-bit expression is truncated to fit in 17-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VegaVAD_main>.
    Related source file is "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v".
INFO:Xst:3210 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" line 48: Output port <LOCKED> of the instance <pll_clock_manager> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" line 59: Output port <LC_audio> of the instance <audio_capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" line 59: Output port <RC_audio> of the instance <audio_capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" line 59: Output port <tvalid_LC_audio> of the instance <audio_capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Library_Projects_FPGA\VegaVAD\VegaVAD_main.v" line 59: Output port <tvalid_RC_audio> of the instance <audio_capture> is unconnected or connected to loadless signal.
    Found 17-bit register for signal <cnt_reset>.
    Found 1-bit register for signal <GSR>.
    Found 17-bit adder for signal <cnt_reset[16]_GND_1_o_add_2_OUT> created at line 88.
    Found 17-bit comparator greater for signal <PWR_1_o_cnt_reset[16]_LessThan_2_o> created at line 84
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VegaVAD_main> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "D:\Library_Projects_FPGA\VegaVAD\ipcore_dir\ClockManager.v".
    Summary:
	no macro.
Unit <ClockManager> synthesized.

Synthesizing Unit <ADC_PCM1808_controller>.
    Related source file is "D:\Library_Projects_FPGA\VegaVAD\ADC_PCM1808_controller.v".
    Found 1-bit register for signal <tvalid_left_channel_audio_data>.
    Found 24-bit register for signal <left_channel_audio_data>.
    Found 5-bit register for signal <cnt_left_channel_audio_bits>.
    Found 1-bit register for signal <tvalid_right_channel_audio_data>.
    Found 24-bit register for signal <right_channel_audio_data>.
    Found 5-bit register for signal <cnt_right_channel_audio_bits>.
    Found 4-bit register for signal <cnt_cmn_clk>.
    Found 4-bit adder for signal <cnt_cmn_clk[3]_GND_6_o_add_1_OUT> created at line 58.
    Found 5-bit adder for signal <cnt_left_channel_audio_bits[4]_GND_6_o_add_5_OUT> created at line 75.
    Found 5-bit adder for signal <cnt_right_channel_audio_bits[4]_GND_6_o_add_14_OUT> created at line 100.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ADC_PCM1808_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 9
 1-bit register                                        : 3
 17-bit register                                       : 1
 24-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 2
 24-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ADC_PCM1808_controller>.
The following registers are absorbed into counter <cnt_cmn_clk>: 1 register on signal <cnt_cmn_clk>.
The following registers are absorbed into counter <cnt_left_channel_audio_bits>: 1 register on signal <cnt_left_channel_audio_bits>.
The following registers are absorbed into counter <cnt_right_channel_audio_bits>: 1 register on signal <cnt_right_channel_audio_bits>.
Unit <ADC_PCM1808_controller> synthesized (advanced).

Synthesizing (advanced) Unit <VegaVAD_main>.
The following registers are absorbed into counter <cnt_reset>: 1 register on signal <cnt_reset>.
Unit <VegaVAD_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 17-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 2
 24-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VegaVAD_main> ...

Optimizing unit <ADC_PCM1808_controller> ...
WARNING:Xst:2677 - Node <audio_capture/cnt_right_channel_audio_bits_4> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_right_channel_audio_bits_3> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_right_channel_audio_bits_2> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_right_channel_audio_bits_1> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_right_channel_audio_bits_0> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_left_channel_audio_bits_4> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_left_channel_audio_bits_3> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_left_channel_audio_bits_2> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_left_channel_audio_bits_1> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/cnt_left_channel_audio_bits_0> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/tvalid_right_channel_audio_data> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_23> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_22> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_21> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_20> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_19> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_18> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_17> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_16> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_15> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_14> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_13> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_12> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_11> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_10> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_9> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_8> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_7> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_6> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_5> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_4> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_3> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_2> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_1> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/right_channel_audio_data_0> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_23> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_22> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_21> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_20> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_19> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_18> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_17> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_16> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_15> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_14> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_13> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_12> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_11> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_10> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_9> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_8> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_7> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_6> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_5> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_4> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_3> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_2> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_1> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/left_channel_audio_data_0> of sequential type is unconnected in block <VegaVAD_main>.
WARNING:Xst:2677 - Node <audio_capture/tvalid_left_channel_audio_data> of sequential type is unconnected in block <VegaVAD_main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VegaVAD_main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VegaVAD_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 2
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 22
#      FD                          : 2
#      FDE                         : 16
#      FDR                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 5
#      IBUFG                       : 1
#      OBUF                        : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      DAC_PCM5102A_controller     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                   27  out of   9112     0%  
    Number used as Logic:                27  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     27
   Number with an unused Flip Flop:       5  out of     27    18%  
   Number with an unused LUT:             0  out of     27     0%  
   Number of fully used LUT-FF pairs:    22  out of     27    81%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   5  out of    186     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_50M                            | DCM_SP:CLK2X           | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.864ns (Maximum Frequency: 127.162MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 7.864ns (frequency: 127.162MHz)
  Total number of paths / destination ports: 546 / 42
-------------------------------------------------------------------------
Delay:               3.932ns (Levels of Logic = 2)
  Source:            cnt_reset_10 (FF)
  Destination:       cnt_reset_1 (FF)
  Source Clock:      CLK_50M rising 2.0X
  Destination Clock: CLK_50M rising 2.0X

  Data Path: cnt_reset_10 to cnt_reset_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.898  cnt_reset_10 (cnt_reset_10)
     LUT4:I0->O            1   0.203   0.808  PWR_1_o_cnt_reset[16]_LessThan_2_o_inv2_SW0 (N3)
     LUT6:I3->O           18   0.205   1.049  PWR_1_o_cnt_reset[16]_LessThan_2_o_inv4 (PWR_1_o_cnt_reset[16]_LessThan_2_o_inv)
     FDE:CE                    0.322          cnt_reset_1
    ----------------------------------------
    Total                      3.932ns (1.177ns logic, 2.755ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            audio_capture/cnt_cmn_clk_3 (FF)
  Destination:       PCM1808_SCKI (PAD)
  Source Clock:      CLK_50M rising 2.0X

  Data Path: audio_capture/cnt_cmn_clk_3 to PCM1808_SCKI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  audio_capture/cnt_cmn_clk_3 (audio_capture/cnt_cmn_clk_3)
     OBUF:I->O                 2.571          PCM1808_SCKI_OBUF (PCM1808_SCKI)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |    3.932|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.66 secs
 
--> 

Total memory usage is 4494412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    5 (   0 filtered)

