# FPGA Design Lab1

ä½¿ç”¨ PYNQ-Z2 ä¸Šçš„ Zynq Processor æ“ä½œä¸€å€‹ç°¡å–®çš„ C/C++ Projectã€‚

## Step 1 
æ ¹æ“š Part1-Zynq-Processor çš„æ­¥é©Ÿä¾†å®Œæˆ block design

## Step 2 å°‡å®Œæˆçš„ block design åŒ…æˆ HDL wrapper
![](png/Create_HDL_Wrapper.png)

## Step 3 Run Implementation
åœ¨å·¦å´ PROJECT MANAGER ä¸­å°‹æ‰¾ > æŒ‰ä¸‹ Run Implementationã€‚
> ðŸ’¡ **å‚™è¨»ï¼š** åœ¨é€™å€‹ Lab ä¸­ç„¡é ˆç”¢ç”Ÿ bitstreamã€‚

## Step 4 Launch Vitis IDE
