|integration_final
reset => ControlUnit_seq:Controlunit_seq_int.reset
clk => ControlUnit_seq:Controlunit_seq_int.clk
clk => Classes:classes_int.clk
clk => Kernel_block:kernel_int.clk
clk => caches:caches_int.clk
clk => CV:CV_int.clk
b[0] << caches:caches_int.b[0]
b[1] << caches:caches_int.b[1]
b[2] << caches:caches_int.b[2]
b[3] << caches:caches_int.b[3]
b[4] << caches:caches_int.b[4]
b[5] << caches:caches_int.b[5]
b[6] << caches:caches_int.b[6]
b[7] << caches:caches_int.b[7]
b[8] << caches:caches_int.b[8]
b[9] << caches:caches_int.b[9]
b[10] << caches:caches_int.b[10]
b[11] << caches:caches_int.b[11]
b[12] << caches:caches_int.b[12]
b[13] << caches:caches_int.b[13]
b[14] << caches:caches_int.b[14]
b[15] << caches:caches_int.b[15]


|integration_final|ControlUnit_seq:Controlunit_seq_int
clk => flag_2nd_iteration.CLK
clk => average_enable_2~reg0.CLK
clk => average_enable_1~reg0.CLK
clk => alpha_beta_wake_up_I~reg0.CLK
clk => alpha_beta_wake_up_J~reg0.CLK
clk => First_Run_sig.CLK
clk => flag_first_alphaBeta.CLK
clk => first_avg_done.CLK
clk => Mux_Select_AvgNorm_Que_in~reg0.CLK
clk => Kernal_classF_Mux_Selc~reg0.CLK
clk => sig_adjustMin_address~reg0.CLK
clk => sig_adjustMax_address~reg0.CLK
clk => Mux_Select_alpha_NormAvg[0]~reg0.CLK
clk => Mux_Select_alpha_NormAvg[1]~reg0.CLK
clk => Mux_Select_Avg1_or_Avg2~reg0.CLK
clk => mux_SelecDataOut~reg0.CLK
clk => mux_selc_DataIn_cache2[0]~reg0.CLK
clk => mux_selc_DataIn_cache2[1]~reg0.CLK
clk => MuxAddress_selc2~reg0.CLK
clk => mux_selc_DataIn_cache1[0]~reg0.CLK
clk => mux_selc_DataIn_cache1[1]~reg0.CLK
clk => MuxAddress_selc1~reg0.CLK
clk => Select_Norm_queueIn~reg0.CLK
clk => addressSel_Class~reg0.CLK
clk => Reg_Enable_AvgNorm~reg0.CLK
clk => reg_enable_WkBlock~reg0.CLK
clk => reg_enable_Kernel_RelativePoint_F~reg0.CLK
clk => reg_reset_Kernel_RelativePoint_F~reg0.CLK
clk => reg_enable_Kernel_classF~reg0.CLK
clk => reg_enable_cache1~reg0.CLK
clk => ReadEnable_fifo_AvgNorm~reg0.CLK
clk => WriteEnable_fifo_AvgNorm~reg0.CLK
clk => MuxDataIN_SeclAcc_Avg2[0]~reg0.CLK
clk => MuxDataIN_SeclAcc_Avg2[1]~reg0.CLK
clk => reg_enable_cachAcc_Avg2~reg0.CLK
clk => reg_reset_cachAcc_Avg2~reg0.CLK
clk => read_enable_cachAcc_Avg2~reg0.CLK
clk => write_enable_cachAcc_Avg2~reg0.CLK
clk => MuxDataIN_SeclAcc_Avg1[0]~reg0.CLK
clk => MuxDataIN_SeclAcc_Avg1[1]~reg0.CLK
clk => reg_enable_cachAcc_Avg1~reg0.CLK
clk => reg_reset_cachAcc_Avg1~reg0.CLK
clk => read_enable_cachAcc_Avg1~reg0.CLK
clk => write_enable_cachAcc_Avg1~reg0.CLK
clk => read_enable_cache2~reg0.CLK
clk => write_enable_cache2~reg0.CLK
clk => read_enable_cache1~reg0.CLK
clk => write_enable_cache1~reg0.CLK
clk => ReadEnable_fifo_Norm_wkblock~reg0.CLK
clk => WriteEnable_fifo_Norm_wkblock~reg0.CLK
clk => read_CVj_enable~reg0.CLK
clk => read_CVi_enable~reg0.CLK
clk => flag_newIJ~reg0.CLK
clk => Read_enable_C2~reg0.CLK
clk => Read_enable_C1~reg0.CLK
clk => reset_CV_counters_after_avrg~reg0.CLK
clk => max_min_enable~reg0.CLK
clk => CV_DataOut_Selc~reg0.CLK
clk => Reset_square~reg0.CLK
clk => on_sig~reg0.CLK
clk => reset_count_kernel~reg0.CLK
clk => reg_enable_cache2~reg0.CLK
clk => reg_reset_Kernel_classF~reg0.CLK
clk => reg_enableMin~reg0.CLK
clk => reg_enableMax~reg0.CLK
clk => flag_read_fifo.CLK
clk => Count_CacheJ_CU[0].CLK
clk => Count_CacheJ_CU[1].CLK
clk => Count_CacheJ_CU[2].CLK
clk => Count_CacheJ_CU[3].CLK
clk => Count_CacheJ_CU[4].CLK
clk => Count_CacheJ_CU[5].CLK
clk => Count_CacheJ_CU[6].CLK
clk => Count_CacheJ_CU[7].CLK
clk => Count_CacheJ_CU[8].CLK
clk => Count_CacheJ_CU[9].CLK
clk => Count_CacheI_CU[0].CLK
clk => Count_CacheI_CU[1].CLK
clk => Count_CacheI_CU[2].CLK
clk => Count_CacheI_CU[3].CLK
clk => Count_CacheI_CU[4].CLK
clk => Count_CacheI_CU[5].CLK
clk => Count_CacheI_CU[6].CLK
clk => Count_CacheI_CU[7].CLK
clk => Count_CacheI_CU[8].CLK
clk => Count_CacheI_CU[9].CLK
clk => Flag_2nd_norm.CLK
clk => flag_1stReadAvrgCalc[0].CLK
clk => flag_1stReadAvrgCalc[1].CLK
clk => flag_1stAvrgCalc.CLK
clk => Reg_Enable_Queu_AvgNorm~reg0.CLK
clk => Reg_reset_Queu_AvgNorm~reg0.CLK
clk => Reset_fifo_AvgNorm~reg0.CLK
clk => read_enable_BackUp_J~reg0.CLK
clk => read_enable_BackUp_I~reg0.CLK
clk => read_enable_AlphaBeta_AvrgJ~reg0.CLK
clk => read_enable_AlphaBeta_AvrgI~reg0.CLK
clk => copyTobackUp_enable_J~reg0.CLK
clk => copyTobackUp_enable_I~reg0.CLK
clk => reset_AlphaBetaJ~reg0.CLK
clk => reset_AlphaBetaI~reg0.CLK
clk => reg_enable_Min_b~reg0.CLK
clk => reg_reset_Min_b~reg0.CLK
clk => reg_enable_Max_b~reg0.CLK
clk => reg_reset_Max_b~reg0.CLK
clk => others_one[0].CLK
clk => others_one[1].CLK
clk => others_one[2].CLK
clk => others_one[3].CLK
clk => others_one[4].CLK
clk => others_one[5].CLK
clk => others_one[6].CLK
clk => others_one[7].CLK
clk => others_one[8].CLK
clk => others_one[9].CLK
clk => Count_1024[0].CLK
clk => Count_1024[1].CLK
clk => Count_1024[2].CLK
clk => Count_1024[3].CLK
clk => Count_1024[4].CLK
clk => Count_1024[5].CLK
clk => Count_1024[6].CLK
clk => Count_1024[7].CLK
clk => Count_1024[8].CLK
clk => Count_1024[9].CLK
clk => Count_reset~reg0.CLK
clk => reg_resetMin~reg0.CLK
clk => reg_resetMax~reg0.CLK
clk => Reg_reset_AvgNorm~reg0.CLK
clk => enable_ireg~reg0.CLK
clk => acc_first_time2.CLK
clk => acc_first_time1.CLK
clk => counter_readQueue.CLK
clk => reg_reset_cache2~reg0.CLK
clk => reg_reset_cache1~reg0.CLK
clk => reg_reset_WkBlock~reg0.CLK
clk => Reset_fifo_Norm_wkblock~reg0.CLK
clk => reg_enable_class2_Address~reg0.CLK
clk => reg_reset_class2_Address~reg0.CLK
clk => reg_enable_class1_Address~reg0.CLK
clk => reg_reset_class1_Address~reg0.CLK
clk => State~51.DATAIN
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
reset => State.OUTPUTSELECT
Read_enable_C1 <= Read_enable_C1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_enable_C2 <= Read_enable_C2~reg0.DB_MAX_OUTPUT_PORT_TYPE
incidacte_address_class => reg_enable_class1_Address.OUTPUTSELECT
incidacte_address_class => reg_enable_class2_Address.OUTPUTSELECT
incidacte_address_class => reg_reset_class1_Address.OUTPUTSELECT
incidacte_address_class => on_sig.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => reg_enable_class1_Address.OUTPUTSELECT
incidacte_address_class => reg_enable_class2_Address.OUTPUTSELECT
incidacte_address_class => reg_reset_class1_Address.OUTPUTSELECT
incidacte_address_class => on_sig.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
incidacte_address_class => State.OUTPUTSELECT
addressSel_Class <= addressSel_Class~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_class1_Address <= reg_reset_class1_Address~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_class1_Address <= reg_enable_class1_Address~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_class2_Address <= reg_reset_class2_Address~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_class2_Address <= reg_enable_class2_Address~reg0.DB_MAX_OUTPUT_PORT_TYPE
on_sig <= on_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[0] => Add0.IN20
Count_ClassI[0] => Equal7.IN9
Count_ClassI[0] => LessThan2.IN10
Count_ClassI[0] => Equal9.IN9
Count_ClassI[1] => Add0.IN19
Count_ClassI[1] => Equal7.IN8
Count_ClassI[1] => LessThan2.IN9
Count_ClassI[1] => Add4.IN18
Count_ClassI[2] => Add0.IN18
Count_ClassI[2] => Equal7.IN7
Count_ClassI[2] => LessThan2.IN8
Count_ClassI[2] => Add4.IN17
Count_ClassI[3] => Add0.IN17
Count_ClassI[3] => Equal7.IN6
Count_ClassI[3] => LessThan2.IN7
Count_ClassI[3] => Add4.IN16
Count_ClassI[4] => Add0.IN16
Count_ClassI[4] => Equal7.IN5
Count_ClassI[4] => LessThan2.IN6
Count_ClassI[4] => Add4.IN15
Count_ClassI[5] => Add0.IN15
Count_ClassI[5] => Equal7.IN4
Count_ClassI[5] => LessThan2.IN5
Count_ClassI[5] => Add4.IN14
Count_ClassI[6] => Add0.IN14
Count_ClassI[6] => Equal7.IN3
Count_ClassI[6] => LessThan2.IN4
Count_ClassI[6] => Add4.IN13
Count_ClassI[7] => Add0.IN13
Count_ClassI[7] => Equal7.IN2
Count_ClassI[7] => LessThan2.IN3
Count_ClassI[7] => Add4.IN12
Count_ClassI[8] => Add0.IN12
Count_ClassI[8] => Equal7.IN1
Count_ClassI[8] => LessThan2.IN2
Count_ClassI[8] => Add4.IN11
Count_ClassI[9] => Add0.IN11
Count_ClassI[9] => Equal7.IN0
Count_ClassI[9] => LessThan2.IN1
Count_ClassI[9] => Add4.IN10
Count_ClassJ[0] => Add2.IN20
Count_ClassJ[0] => Equal8.IN9
Count_ClassJ[0] => LessThan3.IN10
Count_ClassJ[0] => Equal10.IN9
Count_ClassJ[1] => Add2.IN19
Count_ClassJ[1] => Equal8.IN8
Count_ClassJ[1] => LessThan3.IN9
Count_ClassJ[1] => Add5.IN18
Count_ClassJ[2] => Add2.IN18
Count_ClassJ[2] => Equal8.IN7
Count_ClassJ[2] => LessThan3.IN8
Count_ClassJ[2] => Add5.IN17
Count_ClassJ[3] => Add2.IN17
Count_ClassJ[3] => Equal8.IN6
Count_ClassJ[3] => LessThan3.IN7
Count_ClassJ[3] => Add5.IN16
Count_ClassJ[4] => Add2.IN16
Count_ClassJ[4] => Equal8.IN5
Count_ClassJ[4] => LessThan3.IN6
Count_ClassJ[4] => Add5.IN15
Count_ClassJ[5] => Add2.IN15
Count_ClassJ[5] => Equal8.IN4
Count_ClassJ[5] => LessThan3.IN5
Count_ClassJ[5] => Add5.IN14
Count_ClassJ[6] => Add2.IN14
Count_ClassJ[6] => Equal8.IN3
Count_ClassJ[6] => LessThan3.IN4
Count_ClassJ[6] => Add5.IN13
Count_ClassJ[7] => Add2.IN13
Count_ClassJ[7] => Equal8.IN2
Count_ClassJ[7] => LessThan3.IN3
Count_ClassJ[7] => Add5.IN12
Count_ClassJ[8] => Add2.IN12
Count_ClassJ[8] => Equal8.IN1
Count_ClassJ[8] => LessThan3.IN2
Count_ClassJ[8] => Add5.IN11
Count_ClassJ[9] => Add2.IN11
Count_ClassJ[9] => Equal8.IN0
Count_ClassJ[9] => LessThan3.IN1
Count_ClassJ[9] => Add5.IN10
Count_reset <= Count_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
WkBlock_Casses_selector[0] => SigWkBlock_Casses[0].DATAB
WkBlock_Casses_selector[0] => Equal0.IN1
WkBlock_Casses_selector[0] => Equal1.IN0
WkBlock_Casses_selector[0] => Equal2.IN1
WkBlock_Casses_selector[1] => SigWkBlock_Casses[1].DATAB
WkBlock_Casses_selector[1] => Equal0.IN0
WkBlock_Casses_selector[1] => Equal1.IN1
WkBlock_Casses_selector[1] => Equal2.IN0
Reset_fifo_Norm_wkblock <= Reset_fifo_Norm_wkblock~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteEnable_fifo_Norm_wkblock <= WriteEnable_fifo_Norm_wkblock~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable_fifo_Norm_wkblock <= ReadEnable_fifo_Norm_wkblock~reg0.DB_MAX_OUTPUT_PORT_TYPE
FifoEmpty_fifo_Norm_wkblock => process_0.IN1
FifoEmpty_fifo_Norm_wkblock => process_0.IN1
FifoEmpty_fifo_Norm_wkblock => process_0.IN1
FifoFull_fifo_Norm_wkblock => Selector9.IN9
FifoFull_fifo_Norm_wkblock => Selector3.IN3
reg_reset_WkBlock <= reg_reset_WkBlock~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_WkBlock <= reg_enable_WkBlock~reg0.DB_MAX_OUTPUT_PORT_TYPE
Select_Norm_queueIn <= Select_Norm_queueIn~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min_enable <= max_min_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable_cache1 <= write_enable_cache1~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_cache1 <= read_enable_cache1~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxAddress_selc1 <= MuxAddress_selc1~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_cache1 <= reg_enable_cache1~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_cache1 <= reg_reset_cache1~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_selc_DataIn_cache1[0] <= mux_selc_DataIn_cache1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_selc_DataIn_cache1[1] <= mux_selc_DataIn_cache1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable_cache2 <= write_enable_cache2~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_cache2 <= read_enable_cache2~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxAddress_selc2 <= MuxAddress_selc2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_cache2 <= reg_enable_cache2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_cache2 <= reg_reset_cache2~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_selc_DataIn_cache2[0] <= mux_selc_DataIn_cache2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_selc_DataIn_cache2[1] <= mux_selc_DataIn_cache2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_SelecDataOut <= mux_SelecDataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enableMax <= reg_enableMax~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_resetMax <= reg_resetMax~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enableMin <= reg_enableMin~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_resetMin <= reg_resetMin~reg0.DB_MAX_OUTPUT_PORT_TYPE
sig_adjustMax_address <= sig_adjustMax_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
sig_adjustMin_address <= sig_adjustMin_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable_cachAcc_Avg1 <= write_enable_cachAcc_Avg1~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_cachAcc_Avg1 <= read_enable_cachAcc_Avg1~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_cachAcc_Avg1 <= reg_reset_cachAcc_Avg1~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_cachAcc_Avg1 <= reg_enable_cachAcc_Avg1~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxDataIN_SeclAcc_Avg1[0] <= MuxDataIN_SeclAcc_Avg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxDataIN_SeclAcc_Avg1[1] <= MuxDataIN_SeclAcc_Avg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable_cachAcc_Avg2 <= write_enable_cachAcc_Avg2~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_cachAcc_Avg2 <= read_enable_cachAcc_Avg2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_cachAcc_Avg2 <= reg_reset_cachAcc_Avg2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_cachAcc_Avg2 <= reg_enable_cachAcc_Avg2~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxDataIN_SeclAcc_Avg2[0] <= MuxDataIN_SeclAcc_Avg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MuxDataIN_SeclAcc_Avg2[1] <= MuxDataIN_SeclAcc_Avg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_ireg <= enable_ireg~reg0.DB_MAX_OUTPUT_PORT_TYPE
PointRepeated => flag_newIJ.OUTPUTSELECT
PointRepeated => average_enable_1.DATAB
PointRepeated => State.DATAB
PointRepeated => flag_2nd_iteration.OUTPUTSELECT
PointRepeated => average_enable_1.OUTPUTSELECT
PointRepeated => read_enable_AlphaBeta_AvrgI.OUTPUTSELECT
PointRepeated => copyTobackUp_enable_I.OUTPUTSELECT
PointRepeated => read_enable_BackUp_I.OUTPUTSELECT
PointRepeated => reset_AlphaBetaI.OUTPUTSELECT
PointRepeated => alpha_beta_wake_up_I.OUTPUTSELECT
PointRepeated => State.DATAB
CVcounter[0] => ~NO_FANOUT~
CVcounter[1] => ~NO_FANOUT~
CVcounter[2] => ~NO_FANOUT~
CVcounter[3] => ~NO_FANOUT~
CVcounter[4] => ~NO_FANOUT~
CVcounter[5] => ~NO_FANOUT~
CVcounter[6] => ~NO_FANOUT~
CVcounter[7] => ~NO_FANOUT~
CVcounter[8] => ~NO_FANOUT~
CVcounter[9] => ~NO_FANOUT~
flag_newIJ <= flag_newIJ~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_CVi_enable <= read_CVi_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_CVj_enable <= read_CVj_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
CV_DataOut_Selc <= CV_DataOut_Selc~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_CV_counters_after_avrg <= reset_CV_counters_after_avrg~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mux_Select_Avg1_or_Avg2 <= Mux_Select_Avg1_or_Avg2~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mux_Select_alpha_NormAvg[0] <= Mux_Select_alpha_NormAvg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mux_Select_alpha_NormAvg[1] <= Mux_Select_alpha_NormAvg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_reset_AvgNorm <= Reg_reset_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Enable_AvgNorm <= Reg_Enable_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mux_Select_AvgNorm_Que_in <= Mux_Select_AvgNorm_Que_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reset_fifo_AvgNorm <= Reset_fifo_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteEnable_fifo_AvgNorm <= WriteEnable_fifo_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable_fifo_AvgNorm <= ReadEnable_fifo_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
FifoEmpty_fifo => process_0.IN1
FifoEmpty_fifo => process_0.IN1
FifoEmpty_fifo => process_0.IN1
FifoFull_fifo => reg_reset_cache2.OUTPUTSELECT
FifoFull_fifo => reg_enable_cache2.OUTPUTSELECT
FifoFull_fifo => reg_reset_cache1.OUTPUTSELECT
FifoFull_fifo => reg_enable_cache1.OUTPUTSELECT
FifoFull_fifo => reg_resetMax.OUTPUTSELECT
FifoFull_fifo => reg_resetMin.OUTPUTSELECT
FifoFull_fifo => reg_enableMax.OUTPUTSELECT
FifoFull_fifo => reg_enableMin.OUTPUTSELECT
FifoFull_fifo => acc_first_time1.OUTPUTSELECT
FifoFull_fifo => acc_first_time2.OUTPUTSELECT
FifoFull_fifo => reset_AlphaBetaI.OUTPUTSELECT
FifoFull_fifo => reset_AlphaBetaJ.OUTPUTSELECT
FifoFull_fifo => Reset_square.OUTPUTSELECT
FifoFull_fifo => Selector23.IN11
FifoFull_fifo => Selector31.IN11
Reg_reset_Queu_AvgNorm <= Reg_reset_Queu_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Enable_Queu_AvgNorm <= Reg_Enable_Queu_AvgNorm~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reset_square <= Reset_square~reg0.DB_MAX_OUTPUT_PORT_TYPE
Last_Termination_condition[0] => Equal14.IN1
Last_Termination_condition[1] => Equal14.IN0
reg_reset_Kernel_RelativePoint_F <= reg_reset_Kernel_RelativePoint_F~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_Kernel_RelativePoint_F <= reg_enable_Kernel_RelativePoint_F~reg0.DB_MAX_OUTPUT_PORT_TYPE
Kernal_classF_Mux_Selc <= Kernal_classF_Mux_Selc~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_Kernel_classF <= reg_reset_Kernel_classF~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_Kernel_classF <= reg_enable_Kernel_classF~reg0.DB_MAX_OUTPUT_PORT_TYPE
sigCountKernel => process_0.IN1
sigCountKernel => process_0.IN1
sigCountKernel => process_0.IN1
reset_count_kernel <= reset_count_kernel~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_enable_1 <= average_enable_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_enable_2 <= average_enable_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
First_Run <= First_Run_sig.DB_MAX_OUTPUT_PORT_TYPE
reset_AlphaBetaI <= reset_AlphaBetaI~reg0.DB_MAX_OUTPUT_PORT_TYPE
copyTobackUp_enable_I <= copyTobackUp_enable_I~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_AlphaBeta_AvrgI <= read_enable_AlphaBeta_AvrgI~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_BackUp_I <= read_enable_BackUp_I~reg0.DB_MAX_OUTPUT_PORT_TYPE
alpha_beta_wake_up_I <= alpha_beta_wake_up_I~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_AlphaBetaJ <= reset_AlphaBetaJ~reg0.DB_MAX_OUTPUT_PORT_TYPE
copyTobackUp_enable_J <= copyTobackUp_enable_J~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_AlphaBeta_AvrgJ <= read_enable_AlphaBeta_AvrgJ~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_enable_BackUp_J <= read_enable_BackUp_J~reg0.DB_MAX_OUTPUT_PORT_TYPE
alpha_beta_wake_up_J <= alpha_beta_wake_up_J~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_Min_b <= reg_reset_Min_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_Min_b <= reg_enable_Min_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_reset_Max_b <= reg_reset_Max_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_Max_b <= reg_enable_Max_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
Count_TostartRead[0] => Equal4.IN1
Count_TostartRead[1] => Equal4.IN2
Count_TostartRead[2] => Equal4.IN0


|integration_final|Classes:classes_int
clk => C1X1_Mem:C1X1.clock
clk => Count_1024_sig[0].CLK
clk => Count_1024_sig[1].CLK
clk => Count_1024_sig[2].CLK
clk => Count_1024_sig[3].CLK
clk => Count_1024_sig[4].CLK
clk => Count_1024_sig[5].CLK
clk => Count_1024_sig[6].CLK
clk => Count_1024_sig[7].CLK
clk => Count_1024_sig[8].CLK
clk => Count_1024_sig[9].CLK
clk => Count_ClassJ_sig[0].CLK
clk => Count_ClassJ_sig[1].CLK
clk => Count_ClassJ_sig[2].CLK
clk => Count_ClassJ_sig[3].CLK
clk => Count_ClassJ_sig[4].CLK
clk => Count_ClassJ_sig[5].CLK
clk => Count_ClassJ_sig[6].CLK
clk => Count_ClassJ_sig[7].CLK
clk => Count_ClassJ_sig[8].CLK
clk => Count_ClassJ_sig[9].CLK
clk => Count_ClassI_Sig[0].CLK
clk => Count_ClassI_Sig[1].CLK
clk => Count_ClassI_Sig[2].CLK
clk => Count_ClassI_Sig[3].CLK
clk => Count_ClassI_Sig[4].CLK
clk => Count_ClassI_Sig[5].CLK
clk => Count_ClassI_Sig[6].CLK
clk => Count_ClassI_Sig[7].CLK
clk => Count_ClassI_Sig[8].CLK
clk => Count_ClassI_Sig[9].CLK
clk => C1X2_Mem:C1X2.clock
clk => C1X3_Mem:C1X3.clock
clk => C2X1_mem:C2X1.clock
clk => C2X2_Mem:C2X2.clock
clk => C2X3_Mem:C2X3.clock
clk => reg:C1reg.clk
clk => reg:C2reg.clk
clk => NormCalculate:Norm_Wkblock.clk
clk => reg:LABLE_Reg_addres.clk
clk => reg:LABLE_Reg_addres2.clk
Read_enable_C1 => C1X1_Mem:C1X1.rden
Read_enable_C1 => C1X2_Mem:C1X2.rden
Read_enable_C1 => C1X3_Mem:C1X3.rden
Read_enable_C2 => C2X1_mem:C2X1.rden
Read_enable_C2 => C2X2_Mem:C2X2.rden
Read_enable_C2 => C2X3_Mem:C2X3.rden
addressSel_Class => mux2x1:LABLE_addressSel.s
addressSel_Class => mux2x1:LABLE_addressSe2.s
reg_reset_class1_Address => reg:LABLE_Reg_addres.rst
reg_enable_class1_Address => reg:LABLE_Reg_addres.wenable
reg_reset_class2_Address => reg:LABLE_Reg_addres2.rst
reg_enable_class2_Address => reg:LABLE_Reg_addres2.wenable
Address_i_new[0] => mux2x1:LABLE_addressSel.d1[0]
Address_i_new[1] => mux2x1:LABLE_addressSel.d1[1]
Address_i_new[2] => mux2x1:LABLE_addressSel.d1[2]
Address_i_new[3] => mux2x1:LABLE_addressSel.d1[3]
Address_i_new[4] => mux2x1:LABLE_addressSel.d1[4]
Address_i_new[5] => mux2x1:LABLE_addressSel.d1[5]
Address_i_new[6] => mux2x1:LABLE_addressSel.d1[6]
Address_i_new[7] => mux2x1:LABLE_addressSel.d1[7]
Address_i_new[8] => mux2x1:LABLE_addressSel.d1[8]
Address_i_new[9] => mux2x1:LABLE_addressSel.d1[9]
Address_j_new[0] => mux2x1:LABLE_addressSe2.d1[0]
Address_j_new[1] => mux2x1:LABLE_addressSe2.d1[1]
Address_j_new[2] => mux2x1:LABLE_addressSe2.d1[2]
Address_j_new[3] => mux2x1:LABLE_addressSe2.d1[3]
Address_j_new[4] => mux2x1:LABLE_addressSe2.d1[4]
Address_j_new[5] => mux2x1:LABLE_addressSe2.d1[5]
Address_j_new[6] => mux2x1:LABLE_addressSe2.d1[6]
Address_j_new[7] => mux2x1:LABLE_addressSe2.d1[7]
Address_j_new[8] => mux2x1:LABLE_addressSe2.d1[8]
Address_j_new[9] => mux2x1:LABLE_addressSe2.d1[9]
C1X1out[0] <= C1X1_Mem:C1X1.q[0]
C1X1out[1] <= C1X1_Mem:C1X1.q[1]
C1X1out[2] <= C1X1_Mem:C1X1.q[2]
C1X1out[3] <= C1X1_Mem:C1X1.q[3]
C1X1out[4] <= C1X1_Mem:C1X1.q[4]
C1X1out[5] <= C1X1_Mem:C1X1.q[5]
C1X1out[6] <= C1X1_Mem:C1X1.q[6]
C1X1out[7] <= C1X1_Mem:C1X1.q[7]
C1X1out[8] <= C1X1_Mem:C1X1.q[8]
C1X1out[9] <= C1X1_Mem:C1X1.q[9]
C1X1out[10] <= C1X1_Mem:C1X1.q[10]
C1X1out[11] <= C1X1_Mem:C1X1.q[11]
C1X1out[12] <= C1X1_Mem:C1X1.q[12]
C1X1out[13] <= C1X1_Mem:C1X1.q[13]
C1X1out[14] <= C1X1_Mem:C1X1.q[14]
C1X1out[15] <= C1X1_Mem:C1X1.q[15]
C1X1out[16] <= C1X1_Mem:C1X1.q[16]
C1X2out[0] <= C1X2_Mem:C1X2.q[0]
C1X2out[1] <= C1X2_Mem:C1X2.q[1]
C1X2out[2] <= C1X2_Mem:C1X2.q[2]
C1X2out[3] <= C1X2_Mem:C1X2.q[3]
C1X2out[4] <= C1X2_Mem:C1X2.q[4]
C1X2out[5] <= C1X2_Mem:C1X2.q[5]
C1X2out[6] <= C1X2_Mem:C1X2.q[6]
C1X2out[7] <= C1X2_Mem:C1X2.q[7]
C1X2out[8] <= C1X2_Mem:C1X2.q[8]
C1X2out[9] <= C1X2_Mem:C1X2.q[9]
C1X2out[10] <= C1X2_Mem:C1X2.q[10]
C1X2out[11] <= C1X2_Mem:C1X2.q[11]
C1X2out[12] <= C1X2_Mem:C1X2.q[12]
C1X2out[13] <= C1X2_Mem:C1X2.q[13]
C1X2out[14] <= C1X2_Mem:C1X2.q[14]
C1X2out[15] <= C1X2_Mem:C1X2.q[15]
C1X2out[16] <= C1X2_Mem:C1X2.q[16]
C1X3out[0] <= C1X3_Mem:C1X3.q[0]
C1X3out[1] <= C1X3_Mem:C1X3.q[1]
C1X3out[2] <= C1X3_Mem:C1X3.q[2]
C1X3out[3] <= C1X3_Mem:C1X3.q[3]
C1X3out[4] <= C1X3_Mem:C1X3.q[4]
C1X3out[5] <= C1X3_Mem:C1X3.q[5]
C1X3out[6] <= C1X3_Mem:C1X3.q[6]
C1X3out[7] <= C1X3_Mem:C1X3.q[7]
C1X3out[8] <= C1X3_Mem:C1X3.q[8]
C1X3out[9] <= C1X3_Mem:C1X3.q[9]
C1X3out[10] <= C1X3_Mem:C1X3.q[10]
C1X3out[11] <= C1X3_Mem:C1X3.q[11]
C1X3out[12] <= C1X3_Mem:C1X3.q[12]
C1X3out[13] <= C1X3_Mem:C1X3.q[13]
C1X3out[14] <= C1X3_Mem:C1X3.q[14]
C1X3out[15] <= C1X3_Mem:C1X3.q[15]
C1X3out[16] <= C1X3_Mem:C1X3.q[16]
C2X1out[0] <= C2X1_mem:C2X1.q[0]
C2X1out[1] <= C2X1_mem:C2X1.q[1]
C2X1out[2] <= C2X1_mem:C2X1.q[2]
C2X1out[3] <= C2X1_mem:C2X1.q[3]
C2X1out[4] <= C2X1_mem:C2X1.q[4]
C2X1out[5] <= C2X1_mem:C2X1.q[5]
C2X1out[6] <= C2X1_mem:C2X1.q[6]
C2X1out[7] <= C2X1_mem:C2X1.q[7]
C2X1out[8] <= C2X1_mem:C2X1.q[8]
C2X1out[9] <= C2X1_mem:C2X1.q[9]
C2X1out[10] <= C2X1_mem:C2X1.q[10]
C2X1out[11] <= C2X1_mem:C2X1.q[11]
C2X1out[12] <= C2X1_mem:C2X1.q[12]
C2X1out[13] <= C2X1_mem:C2X1.q[13]
C2X1out[14] <= C2X1_mem:C2X1.q[14]
C2X1out[15] <= C2X1_mem:C2X1.q[15]
C2X1out[16] <= C2X1_mem:C2X1.q[16]
C2X2out[0] <= C2X2_Mem:C2X2.q[0]
C2X2out[1] <= C2X2_Mem:C2X2.q[1]
C2X2out[2] <= C2X2_Mem:C2X2.q[2]
C2X2out[3] <= C2X2_Mem:C2X2.q[3]
C2X2out[4] <= C2X2_Mem:C2X2.q[4]
C2X2out[5] <= C2X2_Mem:C2X2.q[5]
C2X2out[6] <= C2X2_Mem:C2X2.q[6]
C2X2out[7] <= C2X2_Mem:C2X2.q[7]
C2X2out[8] <= C2X2_Mem:C2X2.q[8]
C2X2out[9] <= C2X2_Mem:C2X2.q[9]
C2X2out[10] <= C2X2_Mem:C2X2.q[10]
C2X2out[11] <= C2X2_Mem:C2X2.q[11]
C2X2out[12] <= C2X2_Mem:C2X2.q[12]
C2X2out[13] <= C2X2_Mem:C2X2.q[13]
C2X2out[14] <= C2X2_Mem:C2X2.q[14]
C2X2out[15] <= C2X2_Mem:C2X2.q[15]
C2X2out[16] <= C2X2_Mem:C2X2.q[16]
C2X3out[0] <= C2X3_Mem:C2X3.q[0]
C2X3out[1] <= C2X3_Mem:C2X3.q[1]
C2X3out[2] <= C2X3_Mem:C2X3.q[2]
C2X3out[3] <= C2X3_Mem:C2X3.q[3]
C2X3out[4] <= C2X3_Mem:C2X3.q[4]
C2X3out[5] <= C2X3_Mem:C2X3.q[5]
C2X3out[6] <= C2X3_Mem:C2X3.q[6]
C2X3out[7] <= C2X3_Mem:C2X3.q[7]
C2X3out[8] <= C2X3_Mem:C2X3.q[8]
C2X3out[9] <= C2X3_Mem:C2X3.q[9]
C2X3out[10] <= C2X3_Mem:C2X3.q[10]
C2X3out[11] <= C2X3_Mem:C2X3.q[11]
C2X3out[12] <= C2X3_Mem:C2X3.q[12]
C2X3out[13] <= C2X3_Mem:C2X3.q[13]
C2X3out[14] <= C2X3_Mem:C2X3.q[14]
C2X3out[15] <= C2X3_Mem:C2X3.q[15]
C2X3out[16] <= C2X3_Mem:C2X3.q[16]
Reset_fifo_Norm_wkblock => NormCalculate:Norm_Wkblock.Reset_fifo_Norm_wkblock
WriteEnable_fifo_Norm_wkblock => NormCalculate:Norm_Wkblock.WriteEnable_fifo_Norm_wkblock
ReadEnable_fifo_Norm_wkblock => NormCalculate:Norm_Wkblock.ReadEnable_fifo_Norm_wkblock
FifoEmpty_fifo_Norm_wkblock <= NormCalculate:Norm_Wkblock.FifoEmpty_fifo_Norm_wkblock
FifoFull_fifo_Norm_wkblock <= NormCalculate:Norm_Wkblock.FifoFull_fifo_Norm_wkblock
reg_reset_WkBlock => NormCalculate:Norm_Wkblock.reg_reset_WkBlock
reg_enable_WkBlock => NormCalculate:Norm_Wkblock.reg_enable_WkBlock
Ctilde[0] => NormCalculate:Norm_Wkblock.Ctilde[0]
Ctilde[1] => NormCalculate:Norm_Wkblock.Ctilde[1]
Ctilde[2] => NormCalculate:Norm_Wkblock.Ctilde[2]
Ctilde[3] => NormCalculate:Norm_Wkblock.Ctilde[3]
Ctilde[4] => NormCalculate:Norm_Wkblock.Ctilde[4]
Ctilde[5] => NormCalculate:Norm_Wkblock.Ctilde[5]
Ctilde[6] => NormCalculate:Norm_Wkblock.Ctilde[6]
Ctilde[7] => NormCalculate:Norm_Wkblock.Ctilde[7]
Ctilde[8] => NormCalculate:Norm_Wkblock.Ctilde[8]
Ctilde[9] => NormCalculate:Norm_Wkblock.Ctilde[9]
Select_Norm_queueIn => NormCalculate:Norm_Wkblock.Select_Norm_queueIn
Cache_i_min[0] => NormCalculate:Norm_Wkblock.Cache_i_max[0]
Cache_i_min[1] => NormCalculate:Norm_Wkblock.Cache_i_max[1]
Cache_i_min[2] => NormCalculate:Norm_Wkblock.Cache_i_max[2]
Cache_i_min[3] => NormCalculate:Norm_Wkblock.Cache_i_max[3]
Cache_i_min[4] => NormCalculate:Norm_Wkblock.Cache_i_max[4]
Cache_i_min[5] => NormCalculate:Norm_Wkblock.Cache_i_max[5]
Cache_i_min[6] => NormCalculate:Norm_Wkblock.Cache_i_max[6]
Cache_i_min[7] => NormCalculate:Norm_Wkblock.Cache_i_max[7]
Cache_i_min[8] => NormCalculate:Norm_Wkblock.Cache_i_max[8]
Cache_i_min[9] => NormCalculate:Norm_Wkblock.Cache_i_max[9]
Cache_i_min[10] => NormCalculate:Norm_Wkblock.Cache_i_max[10]
Cache_i_min[11] => NormCalculate:Norm_Wkblock.Cache_i_max[11]
Cache_i_min[12] => NormCalculate:Norm_Wkblock.Cache_i_max[12]
Cache_i_min[13] => NormCalculate:Norm_Wkblock.Cache_i_max[13]
Cache_i_min[14] => NormCalculate:Norm_Wkblock.Cache_i_max[14]
Cache_i_min[15] => NormCalculate:Norm_Wkblock.Cache_i_max[15]
Cache_i_min[16] => NormCalculate:Norm_Wkblock.Cache_i_max[16]
Cache_i_min[17] => NormCalculate:Norm_Wkblock.Cache_i_max[17]
Cache_i_min[18] => NormCalculate:Norm_Wkblock.Cache_i_max[18]
Cache_i_min[19] => NormCalculate:Norm_Wkblock.Cache_i_max[19]
Cache_i_min[20] => NormCalculate:Norm_Wkblock.Cache_i_max[20]
Cache_i_min[21] => NormCalculate:Norm_Wkblock.Cache_i_max[21]
Cache_i_min[22] => NormCalculate:Norm_Wkblock.Cache_i_max[22]
Cache_j_max[0] => NormCalculate:Norm_Wkblock.Cache_j_min[0]
Cache_j_max[1] => NormCalculate:Norm_Wkblock.Cache_j_min[1]
Cache_j_max[2] => NormCalculate:Norm_Wkblock.Cache_j_min[2]
Cache_j_max[3] => NormCalculate:Norm_Wkblock.Cache_j_min[3]
Cache_j_max[4] => NormCalculate:Norm_Wkblock.Cache_j_min[4]
Cache_j_max[5] => NormCalculate:Norm_Wkblock.Cache_j_min[5]
Cache_j_max[6] => NormCalculate:Norm_Wkblock.Cache_j_min[6]
Cache_j_max[7] => NormCalculate:Norm_Wkblock.Cache_j_min[7]
Cache_j_max[8] => NormCalculate:Norm_Wkblock.Cache_j_min[8]
Cache_j_max[9] => NormCalculate:Norm_Wkblock.Cache_j_min[9]
Cache_j_max[10] => NormCalculate:Norm_Wkblock.Cache_j_min[10]
Cache_j_max[11] => NormCalculate:Norm_Wkblock.Cache_j_min[11]
Cache_j_max[12] => NormCalculate:Norm_Wkblock.Cache_j_min[12]
Cache_j_max[13] => NormCalculate:Norm_Wkblock.Cache_j_min[13]
Cache_j_max[14] => NormCalculate:Norm_Wkblock.Cache_j_min[14]
Cache_j_max[15] => NormCalculate:Norm_Wkblock.Cache_j_min[15]
Cache_j_max[16] => NormCalculate:Norm_Wkblock.Cache_j_min[16]
Cache_j_max[17] => NormCalculate:Norm_Wkblock.Cache_j_min[17]
Cache_j_max[18] => NormCalculate:Norm_Wkblock.Cache_j_min[18]
Cache_j_max[19] => NormCalculate:Norm_Wkblock.Cache_j_min[19]
Cache_j_max[20] => NormCalculate:Norm_Wkblock.Cache_j_min[20]
Cache_j_max[21] => NormCalculate:Norm_Wkblock.Cache_j_min[21]
Cache_j_max[22] => NormCalculate:Norm_Wkblock.Cache_j_min[22]
WkSelect[0] <= NormCalculate:Norm_Wkblock.WkSelect[0]
WkSelect[1] <= NormCalculate:Norm_Wkblock.WkSelect[1]
lamda[0] <= NormCalculate:Norm_Wkblock.lamda[0]
lamda[1] <= NormCalculate:Norm_Wkblock.lamda[1]
lamda[2] <= NormCalculate:Norm_Wkblock.lamda[2]
lamda[3] <= NormCalculate:Norm_Wkblock.lamda[3]
lamda[4] <= NormCalculate:Norm_Wkblock.lamda[4]
lamda[5] <= NormCalculate:Norm_Wkblock.lamda[5]
lamda[6] <= NormCalculate:Norm_Wkblock.lamda[6]
lamda[7] <= NormCalculate:Norm_Wkblock.lamda[7]
lamda[8] <= NormCalculate:Norm_Wkblock.lamda[8]
lamda[9] <= NormCalculate:Norm_Wkblock.lamda[9]
lamda[10] <= NormCalculate:Norm_Wkblock.lamda[10]
lamda[11] <= NormCalculate:Norm_Wkblock.lamda[11]
lamda[12] <= NormCalculate:Norm_Wkblock.lamda[12]
lamda[13] <= NormCalculate:Norm_Wkblock.lamda[13]
lamda[14] <= NormCalculate:Norm_Wkblock.lamda[14]
lamda[15] <= NormCalculate:Norm_Wkblock.lamda[15]
max_min_enable => NormCalculate:Norm_Wkblock.max_min_enable
Count_ClassI[0] <= Count_ClassI_Sig[0].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[1] <= Count_ClassI_Sig[1].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[2] <= Count_ClassI_Sig[2].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[3] <= Count_ClassI_Sig[3].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[4] <= Count_ClassI_Sig[4].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[5] <= Count_ClassI_Sig[5].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[6] <= Count_ClassI_Sig[6].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[7] <= Count_ClassI_Sig[7].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[8] <= Count_ClassI_Sig[8].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassI[9] <= Count_ClassI_Sig[9].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[0] <= Count_ClassJ_sig[0].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[1] <= Count_ClassJ_sig[1].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[2] <= Count_ClassJ_sig[2].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[3] <= Count_ClassJ_sig[3].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[4] <= Count_ClassJ_sig[4].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[5] <= Count_ClassJ_sig[5].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[6] <= Count_ClassJ_sig[6].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[7] <= Count_ClassJ_sig[7].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[8] <= Count_ClassJ_sig[8].DB_MAX_OUTPUT_PORT_TYPE
Count_ClassJ[9] <= Count_ClassJ_sig[9].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[0] <= Count_1024_sig[0].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[1] <= Count_1024_sig[1].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[2] <= Count_1024_sig[2].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[3] <= Count_1024_sig[3].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[4] <= Count_1024_sig[4].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[5] <= Count_1024_sig[5].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[6] <= Count_1024_sig[6].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[7] <= Count_1024_sig[7].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[8] <= Count_1024_sig[8].DB_MAX_OUTPUT_PORT_TYPE
Count_1024[9] <= Count_1024_sig[9].DB_MAX_OUTPUT_PORT_TYPE
On_sig => ~NO_FANOUT~
Count_reset => Count_1024_sig[0].ACLR
Count_reset => Count_1024_sig[1].ACLR
Count_reset => Count_1024_sig[2].ACLR
Count_reset => Count_1024_sig[3].ACLR
Count_reset => Count_1024_sig[4].ACLR
Count_reset => Count_1024_sig[5].ACLR
Count_reset => Count_1024_sig[6].ACLR
Count_reset => Count_1024_sig[7].ACLR
Count_reset => Count_1024_sig[8].ACLR
Count_reset => Count_1024_sig[9].ACLR
Count_reset => Count_ClassJ_sig[0].ACLR
Count_reset => Count_ClassJ_sig[1].ACLR
Count_reset => Count_ClassJ_sig[2].ACLR
Count_reset => Count_ClassJ_sig[3].ACLR
Count_reset => Count_ClassJ_sig[4].ACLR
Count_reset => Count_ClassJ_sig[5].ACLR
Count_reset => Count_ClassJ_sig[6].ACLR
Count_reset => Count_ClassJ_sig[7].ACLR
Count_reset => Count_ClassJ_sig[8].ACLR
Count_reset => Count_ClassJ_sig[9].ACLR
Count_reset => Count_ClassI_Sig[0].ACLR
Count_reset => Count_ClassI_Sig[1].ACLR
Count_reset => Count_ClassI_Sig[2].ACLR
Count_reset => Count_ClassI_Sig[3].ACLR
Count_reset => Count_ClassI_Sig[4].ACLR
Count_reset => Count_ClassI_Sig[5].ACLR
Count_reset => Count_ClassI_Sig[6].ACLR
Count_reset => Count_ClassI_Sig[7].ACLR
Count_reset => Count_ClassI_Sig[8].ACLR
Count_reset => Count_ClassI_Sig[9].ACLR
incidacte_address_class <= comb.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|C1X1_Mem:C1X1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component
wren_a => altsyncram_6e24:auto_generated.wren_a
rden_a => altsyncram_6e24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6e24:auto_generated.data_a[0]
data_a[1] => altsyncram_6e24:auto_generated.data_a[1]
data_a[2] => altsyncram_6e24:auto_generated.data_a[2]
data_a[3] => altsyncram_6e24:auto_generated.data_a[3]
data_a[4] => altsyncram_6e24:auto_generated.data_a[4]
data_a[5] => altsyncram_6e24:auto_generated.data_a[5]
data_a[6] => altsyncram_6e24:auto_generated.data_a[6]
data_a[7] => altsyncram_6e24:auto_generated.data_a[7]
data_a[8] => altsyncram_6e24:auto_generated.data_a[8]
data_a[9] => altsyncram_6e24:auto_generated.data_a[9]
data_a[10] => altsyncram_6e24:auto_generated.data_a[10]
data_a[11] => altsyncram_6e24:auto_generated.data_a[11]
data_a[12] => altsyncram_6e24:auto_generated.data_a[12]
data_a[13] => altsyncram_6e24:auto_generated.data_a[13]
data_a[14] => altsyncram_6e24:auto_generated.data_a[14]
data_a[15] => altsyncram_6e24:auto_generated.data_a[15]
data_a[16] => altsyncram_6e24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6e24:auto_generated.address_a[0]
address_a[1] => altsyncram_6e24:auto_generated.address_a[1]
address_a[2] => altsyncram_6e24:auto_generated.address_a[2]
address_a[3] => altsyncram_6e24:auto_generated.address_a[3]
address_a[4] => altsyncram_6e24:auto_generated.address_a[4]
address_a[5] => altsyncram_6e24:auto_generated.address_a[5]
address_a[6] => altsyncram_6e24:auto_generated.address_a[6]
address_a[7] => altsyncram_6e24:auto_generated.address_a[7]
address_a[8] => altsyncram_6e24:auto_generated.address_a[8]
address_a[9] => altsyncram_6e24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6e24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6e24:auto_generated.q_a[0]
q_a[1] <= altsyncram_6e24:auto_generated.q_a[1]
q_a[2] <= altsyncram_6e24:auto_generated.q_a[2]
q_a[3] <= altsyncram_6e24:auto_generated.q_a[3]
q_a[4] <= altsyncram_6e24:auto_generated.q_a[4]
q_a[5] <= altsyncram_6e24:auto_generated.q_a[5]
q_a[6] <= altsyncram_6e24:auto_generated.q_a[6]
q_a[7] <= altsyncram_6e24:auto_generated.q_a[7]
q_a[8] <= altsyncram_6e24:auto_generated.q_a[8]
q_a[9] <= altsyncram_6e24:auto_generated.q_a[9]
q_a[10] <= altsyncram_6e24:auto_generated.q_a[10]
q_a[11] <= altsyncram_6e24:auto_generated.q_a[11]
q_a[12] <= altsyncram_6e24:auto_generated.q_a[12]
q_a[13] <= altsyncram_6e24:auto_generated.q_a[13]
q_a[14] <= altsyncram_6e24:auto_generated.q_a[14]
q_a[15] <= altsyncram_6e24:auto_generated.q_a[15]
q_a[16] <= altsyncram_6e24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|C1X2_Mem:C1X2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component
wren_a => altsyncram_7e24:auto_generated.wren_a
rden_a => altsyncram_7e24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7e24:auto_generated.data_a[0]
data_a[1] => altsyncram_7e24:auto_generated.data_a[1]
data_a[2] => altsyncram_7e24:auto_generated.data_a[2]
data_a[3] => altsyncram_7e24:auto_generated.data_a[3]
data_a[4] => altsyncram_7e24:auto_generated.data_a[4]
data_a[5] => altsyncram_7e24:auto_generated.data_a[5]
data_a[6] => altsyncram_7e24:auto_generated.data_a[6]
data_a[7] => altsyncram_7e24:auto_generated.data_a[7]
data_a[8] => altsyncram_7e24:auto_generated.data_a[8]
data_a[9] => altsyncram_7e24:auto_generated.data_a[9]
data_a[10] => altsyncram_7e24:auto_generated.data_a[10]
data_a[11] => altsyncram_7e24:auto_generated.data_a[11]
data_a[12] => altsyncram_7e24:auto_generated.data_a[12]
data_a[13] => altsyncram_7e24:auto_generated.data_a[13]
data_a[14] => altsyncram_7e24:auto_generated.data_a[14]
data_a[15] => altsyncram_7e24:auto_generated.data_a[15]
data_a[16] => altsyncram_7e24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7e24:auto_generated.address_a[0]
address_a[1] => altsyncram_7e24:auto_generated.address_a[1]
address_a[2] => altsyncram_7e24:auto_generated.address_a[2]
address_a[3] => altsyncram_7e24:auto_generated.address_a[3]
address_a[4] => altsyncram_7e24:auto_generated.address_a[4]
address_a[5] => altsyncram_7e24:auto_generated.address_a[5]
address_a[6] => altsyncram_7e24:auto_generated.address_a[6]
address_a[7] => altsyncram_7e24:auto_generated.address_a[7]
address_a[8] => altsyncram_7e24:auto_generated.address_a[8]
address_a[9] => altsyncram_7e24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7e24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7e24:auto_generated.q_a[0]
q_a[1] <= altsyncram_7e24:auto_generated.q_a[1]
q_a[2] <= altsyncram_7e24:auto_generated.q_a[2]
q_a[3] <= altsyncram_7e24:auto_generated.q_a[3]
q_a[4] <= altsyncram_7e24:auto_generated.q_a[4]
q_a[5] <= altsyncram_7e24:auto_generated.q_a[5]
q_a[6] <= altsyncram_7e24:auto_generated.q_a[6]
q_a[7] <= altsyncram_7e24:auto_generated.q_a[7]
q_a[8] <= altsyncram_7e24:auto_generated.q_a[8]
q_a[9] <= altsyncram_7e24:auto_generated.q_a[9]
q_a[10] <= altsyncram_7e24:auto_generated.q_a[10]
q_a[11] <= altsyncram_7e24:auto_generated.q_a[11]
q_a[12] <= altsyncram_7e24:auto_generated.q_a[12]
q_a[13] <= altsyncram_7e24:auto_generated.q_a[13]
q_a[14] <= altsyncram_7e24:auto_generated.q_a[14]
q_a[15] <= altsyncram_7e24:auto_generated.q_a[15]
q_a[16] <= altsyncram_7e24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|C1X3_Mem:C1X3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component
wren_a => altsyncram_8e24:auto_generated.wren_a
rden_a => altsyncram_8e24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8e24:auto_generated.data_a[0]
data_a[1] => altsyncram_8e24:auto_generated.data_a[1]
data_a[2] => altsyncram_8e24:auto_generated.data_a[2]
data_a[3] => altsyncram_8e24:auto_generated.data_a[3]
data_a[4] => altsyncram_8e24:auto_generated.data_a[4]
data_a[5] => altsyncram_8e24:auto_generated.data_a[5]
data_a[6] => altsyncram_8e24:auto_generated.data_a[6]
data_a[7] => altsyncram_8e24:auto_generated.data_a[7]
data_a[8] => altsyncram_8e24:auto_generated.data_a[8]
data_a[9] => altsyncram_8e24:auto_generated.data_a[9]
data_a[10] => altsyncram_8e24:auto_generated.data_a[10]
data_a[11] => altsyncram_8e24:auto_generated.data_a[11]
data_a[12] => altsyncram_8e24:auto_generated.data_a[12]
data_a[13] => altsyncram_8e24:auto_generated.data_a[13]
data_a[14] => altsyncram_8e24:auto_generated.data_a[14]
data_a[15] => altsyncram_8e24:auto_generated.data_a[15]
data_a[16] => altsyncram_8e24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8e24:auto_generated.address_a[0]
address_a[1] => altsyncram_8e24:auto_generated.address_a[1]
address_a[2] => altsyncram_8e24:auto_generated.address_a[2]
address_a[3] => altsyncram_8e24:auto_generated.address_a[3]
address_a[4] => altsyncram_8e24:auto_generated.address_a[4]
address_a[5] => altsyncram_8e24:auto_generated.address_a[5]
address_a[6] => altsyncram_8e24:auto_generated.address_a[6]
address_a[7] => altsyncram_8e24:auto_generated.address_a[7]
address_a[8] => altsyncram_8e24:auto_generated.address_a[8]
address_a[9] => altsyncram_8e24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8e24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8e24:auto_generated.q_a[0]
q_a[1] <= altsyncram_8e24:auto_generated.q_a[1]
q_a[2] <= altsyncram_8e24:auto_generated.q_a[2]
q_a[3] <= altsyncram_8e24:auto_generated.q_a[3]
q_a[4] <= altsyncram_8e24:auto_generated.q_a[4]
q_a[5] <= altsyncram_8e24:auto_generated.q_a[5]
q_a[6] <= altsyncram_8e24:auto_generated.q_a[6]
q_a[7] <= altsyncram_8e24:auto_generated.q_a[7]
q_a[8] <= altsyncram_8e24:auto_generated.q_a[8]
q_a[9] <= altsyncram_8e24:auto_generated.q_a[9]
q_a[10] <= altsyncram_8e24:auto_generated.q_a[10]
q_a[11] <= altsyncram_8e24:auto_generated.q_a[11]
q_a[12] <= altsyncram_8e24:auto_generated.q_a[12]
q_a[13] <= altsyncram_8e24:auto_generated.q_a[13]
q_a[14] <= altsyncram_8e24:auto_generated.q_a[14]
q_a[15] <= altsyncram_8e24:auto_generated.q_a[15]
q_a[16] <= altsyncram_8e24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|C2X1_Mem:C2X1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component
wren_a => altsyncram_be24:auto_generated.wren_a
rden_a => altsyncram_be24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_be24:auto_generated.data_a[0]
data_a[1] => altsyncram_be24:auto_generated.data_a[1]
data_a[2] => altsyncram_be24:auto_generated.data_a[2]
data_a[3] => altsyncram_be24:auto_generated.data_a[3]
data_a[4] => altsyncram_be24:auto_generated.data_a[4]
data_a[5] => altsyncram_be24:auto_generated.data_a[5]
data_a[6] => altsyncram_be24:auto_generated.data_a[6]
data_a[7] => altsyncram_be24:auto_generated.data_a[7]
data_a[8] => altsyncram_be24:auto_generated.data_a[8]
data_a[9] => altsyncram_be24:auto_generated.data_a[9]
data_a[10] => altsyncram_be24:auto_generated.data_a[10]
data_a[11] => altsyncram_be24:auto_generated.data_a[11]
data_a[12] => altsyncram_be24:auto_generated.data_a[12]
data_a[13] => altsyncram_be24:auto_generated.data_a[13]
data_a[14] => altsyncram_be24:auto_generated.data_a[14]
data_a[15] => altsyncram_be24:auto_generated.data_a[15]
data_a[16] => altsyncram_be24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_be24:auto_generated.address_a[0]
address_a[1] => altsyncram_be24:auto_generated.address_a[1]
address_a[2] => altsyncram_be24:auto_generated.address_a[2]
address_a[3] => altsyncram_be24:auto_generated.address_a[3]
address_a[4] => altsyncram_be24:auto_generated.address_a[4]
address_a[5] => altsyncram_be24:auto_generated.address_a[5]
address_a[6] => altsyncram_be24:auto_generated.address_a[6]
address_a[7] => altsyncram_be24:auto_generated.address_a[7]
address_a[8] => altsyncram_be24:auto_generated.address_a[8]
address_a[9] => altsyncram_be24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_be24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_be24:auto_generated.q_a[0]
q_a[1] <= altsyncram_be24:auto_generated.q_a[1]
q_a[2] <= altsyncram_be24:auto_generated.q_a[2]
q_a[3] <= altsyncram_be24:auto_generated.q_a[3]
q_a[4] <= altsyncram_be24:auto_generated.q_a[4]
q_a[5] <= altsyncram_be24:auto_generated.q_a[5]
q_a[6] <= altsyncram_be24:auto_generated.q_a[6]
q_a[7] <= altsyncram_be24:auto_generated.q_a[7]
q_a[8] <= altsyncram_be24:auto_generated.q_a[8]
q_a[9] <= altsyncram_be24:auto_generated.q_a[9]
q_a[10] <= altsyncram_be24:auto_generated.q_a[10]
q_a[11] <= altsyncram_be24:auto_generated.q_a[11]
q_a[12] <= altsyncram_be24:auto_generated.q_a[12]
q_a[13] <= altsyncram_be24:auto_generated.q_a[13]
q_a[14] <= altsyncram_be24:auto_generated.q_a[14]
q_a[15] <= altsyncram_be24:auto_generated.q_a[15]
q_a[16] <= altsyncram_be24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|C2X2_Mem:C2X2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component
wren_a => altsyncram_9e24:auto_generated.wren_a
rden_a => altsyncram_9e24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9e24:auto_generated.data_a[0]
data_a[1] => altsyncram_9e24:auto_generated.data_a[1]
data_a[2] => altsyncram_9e24:auto_generated.data_a[2]
data_a[3] => altsyncram_9e24:auto_generated.data_a[3]
data_a[4] => altsyncram_9e24:auto_generated.data_a[4]
data_a[5] => altsyncram_9e24:auto_generated.data_a[5]
data_a[6] => altsyncram_9e24:auto_generated.data_a[6]
data_a[7] => altsyncram_9e24:auto_generated.data_a[7]
data_a[8] => altsyncram_9e24:auto_generated.data_a[8]
data_a[9] => altsyncram_9e24:auto_generated.data_a[9]
data_a[10] => altsyncram_9e24:auto_generated.data_a[10]
data_a[11] => altsyncram_9e24:auto_generated.data_a[11]
data_a[12] => altsyncram_9e24:auto_generated.data_a[12]
data_a[13] => altsyncram_9e24:auto_generated.data_a[13]
data_a[14] => altsyncram_9e24:auto_generated.data_a[14]
data_a[15] => altsyncram_9e24:auto_generated.data_a[15]
data_a[16] => altsyncram_9e24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9e24:auto_generated.address_a[0]
address_a[1] => altsyncram_9e24:auto_generated.address_a[1]
address_a[2] => altsyncram_9e24:auto_generated.address_a[2]
address_a[3] => altsyncram_9e24:auto_generated.address_a[3]
address_a[4] => altsyncram_9e24:auto_generated.address_a[4]
address_a[5] => altsyncram_9e24:auto_generated.address_a[5]
address_a[6] => altsyncram_9e24:auto_generated.address_a[6]
address_a[7] => altsyncram_9e24:auto_generated.address_a[7]
address_a[8] => altsyncram_9e24:auto_generated.address_a[8]
address_a[9] => altsyncram_9e24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9e24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9e24:auto_generated.q_a[0]
q_a[1] <= altsyncram_9e24:auto_generated.q_a[1]
q_a[2] <= altsyncram_9e24:auto_generated.q_a[2]
q_a[3] <= altsyncram_9e24:auto_generated.q_a[3]
q_a[4] <= altsyncram_9e24:auto_generated.q_a[4]
q_a[5] <= altsyncram_9e24:auto_generated.q_a[5]
q_a[6] <= altsyncram_9e24:auto_generated.q_a[6]
q_a[7] <= altsyncram_9e24:auto_generated.q_a[7]
q_a[8] <= altsyncram_9e24:auto_generated.q_a[8]
q_a[9] <= altsyncram_9e24:auto_generated.q_a[9]
q_a[10] <= altsyncram_9e24:auto_generated.q_a[10]
q_a[11] <= altsyncram_9e24:auto_generated.q_a[11]
q_a[12] <= altsyncram_9e24:auto_generated.q_a[12]
q_a[13] <= altsyncram_9e24:auto_generated.q_a[13]
q_a[14] <= altsyncram_9e24:auto_generated.q_a[14]
q_a[15] <= altsyncram_9e24:auto_generated.q_a[15]
q_a[16] <= altsyncram_9e24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|C2X3_Mem:C2X3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]


|integration_final|Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component
wren_a => altsyncram_ae24:auto_generated.wren_a
rden_a => altsyncram_ae24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ae24:auto_generated.data_a[0]
data_a[1] => altsyncram_ae24:auto_generated.data_a[1]
data_a[2] => altsyncram_ae24:auto_generated.data_a[2]
data_a[3] => altsyncram_ae24:auto_generated.data_a[3]
data_a[4] => altsyncram_ae24:auto_generated.data_a[4]
data_a[5] => altsyncram_ae24:auto_generated.data_a[5]
data_a[6] => altsyncram_ae24:auto_generated.data_a[6]
data_a[7] => altsyncram_ae24:auto_generated.data_a[7]
data_a[8] => altsyncram_ae24:auto_generated.data_a[8]
data_a[9] => altsyncram_ae24:auto_generated.data_a[9]
data_a[10] => altsyncram_ae24:auto_generated.data_a[10]
data_a[11] => altsyncram_ae24:auto_generated.data_a[11]
data_a[12] => altsyncram_ae24:auto_generated.data_a[12]
data_a[13] => altsyncram_ae24:auto_generated.data_a[13]
data_a[14] => altsyncram_ae24:auto_generated.data_a[14]
data_a[15] => altsyncram_ae24:auto_generated.data_a[15]
data_a[16] => altsyncram_ae24:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ae24:auto_generated.address_a[0]
address_a[1] => altsyncram_ae24:auto_generated.address_a[1]
address_a[2] => altsyncram_ae24:auto_generated.address_a[2]
address_a[3] => altsyncram_ae24:auto_generated.address_a[3]
address_a[4] => altsyncram_ae24:auto_generated.address_a[4]
address_a[5] => altsyncram_ae24:auto_generated.address_a[5]
address_a[6] => altsyncram_ae24:auto_generated.address_a[6]
address_a[7] => altsyncram_ae24:auto_generated.address_a[7]
address_a[8] => altsyncram_ae24:auto_generated.address_a[8]
address_a[9] => altsyncram_ae24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ae24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ae24:auto_generated.q_a[0]
q_a[1] <= altsyncram_ae24:auto_generated.q_a[1]
q_a[2] <= altsyncram_ae24:auto_generated.q_a[2]
q_a[3] <= altsyncram_ae24:auto_generated.q_a[3]
q_a[4] <= altsyncram_ae24:auto_generated.q_a[4]
q_a[5] <= altsyncram_ae24:auto_generated.q_a[5]
q_a[6] <= altsyncram_ae24:auto_generated.q_a[6]
q_a[7] <= altsyncram_ae24:auto_generated.q_a[7]
q_a[8] <= altsyncram_ae24:auto_generated.q_a[8]
q_a[9] <= altsyncram_ae24:auto_generated.q_a[9]
q_a[10] <= altsyncram_ae24:auto_generated.q_a[10]
q_a[11] <= altsyncram_ae24:auto_generated.q_a[11]
q_a[12] <= altsyncram_ae24:auto_generated.q_a[12]
q_a[13] <= altsyncram_ae24:auto_generated.q_a[13]
q_a[14] <= altsyncram_ae24:auto_generated.q_a[14]
q_a[15] <= altsyncram_ae24:auto_generated.q_a[15]
q_a[16] <= altsyncram_ae24:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|integration_final|Classes:classes_int|reg:C1reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|reg:C2reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock
clk => fifo2:LABEL5.Clk
clk => reg:LABEL7.clk
Reset_fifo_Norm_wkblock => fifo2:LABEL5.Reset
WriteEnable_fifo_Norm_wkblock => fifo2:LABEL5.WriteEnable
ReadEnable_fifo_Norm_wkblock => fifo2:LABEL5.ReadEnable
FifoEmpty_fifo_Norm_wkblock <= fifo2:LABEL5.FifoEmpty
FifoFull_fifo_Norm_wkblock <= fifo2:LABEL5.FifoFull
reg_reset_WkBlock => reg:LABEL7.rst
reg_enable_WkBlock => reg:LABEL7.wenable
Ctilde[0] => Add2.IN30
Ctilde[1] => Add2.IN29
Ctilde[2] => Add2.IN28
Ctilde[3] => Add2.IN27
Ctilde[4] => Add2.IN26
Ctilde[5] => Add2.IN25
Ctilde[6] => Add2.IN24
Ctilde[7] => Add2.IN23
Ctilde[8] => Add2.IN22
Ctilde[9] => Add2.IN21
Feature1_Class1_Data[0] => DotProduct:LABEL1.Input1[0]
Feature1_Class1_Data[0] => DotProduct:LABEL1.Input2[0]
Feature1_Class1_Data[0] => DotProduct:LABEL3.Input1[0]
Feature1_Class1_Data[1] => DotProduct:LABEL1.Input1[1]
Feature1_Class1_Data[1] => DotProduct:LABEL1.Input2[1]
Feature1_Class1_Data[1] => DotProduct:LABEL3.Input1[1]
Feature1_Class1_Data[2] => DotProduct:LABEL1.Input1[2]
Feature1_Class1_Data[2] => DotProduct:LABEL1.Input2[2]
Feature1_Class1_Data[2] => DotProduct:LABEL3.Input1[2]
Feature1_Class1_Data[3] => DotProduct:LABEL1.Input1[3]
Feature1_Class1_Data[3] => DotProduct:LABEL1.Input2[3]
Feature1_Class1_Data[3] => DotProduct:LABEL3.Input1[3]
Feature1_Class1_Data[4] => DotProduct:LABEL1.Input1[4]
Feature1_Class1_Data[4] => DotProduct:LABEL1.Input2[4]
Feature1_Class1_Data[4] => DotProduct:LABEL3.Input1[4]
Feature1_Class1_Data[5] => DotProduct:LABEL1.Input1[5]
Feature1_Class1_Data[5] => DotProduct:LABEL1.Input2[5]
Feature1_Class1_Data[5] => DotProduct:LABEL3.Input1[5]
Feature1_Class1_Data[6] => DotProduct:LABEL1.Input1[6]
Feature1_Class1_Data[6] => DotProduct:LABEL1.Input2[6]
Feature1_Class1_Data[6] => DotProduct:LABEL3.Input1[6]
Feature1_Class1_Data[7] => DotProduct:LABEL1.Input1[7]
Feature1_Class1_Data[7] => DotProduct:LABEL1.Input2[7]
Feature1_Class1_Data[7] => DotProduct:LABEL3.Input1[7]
Feature1_Class1_Data[8] => DotProduct:LABEL1.Input1[8]
Feature1_Class1_Data[8] => DotProduct:LABEL1.Input2[8]
Feature1_Class1_Data[8] => DotProduct:LABEL3.Input1[8]
Feature1_Class1_Data[9] => DotProduct:LABEL1.Input1[9]
Feature1_Class1_Data[9] => DotProduct:LABEL1.Input2[9]
Feature1_Class1_Data[9] => DotProduct:LABEL3.Input1[9]
Feature1_Class1_Data[10] => DotProduct:LABEL1.Input1[10]
Feature1_Class1_Data[10] => DotProduct:LABEL1.Input2[10]
Feature1_Class1_Data[10] => DotProduct:LABEL3.Input1[10]
Feature1_Class1_Data[11] => DotProduct:LABEL1.Input1[11]
Feature1_Class1_Data[11] => DotProduct:LABEL1.Input2[11]
Feature1_Class1_Data[11] => DotProduct:LABEL3.Input1[11]
Feature1_Class1_Data[12] => DotProduct:LABEL1.Input1[12]
Feature1_Class1_Data[12] => DotProduct:LABEL1.Input2[12]
Feature1_Class1_Data[12] => DotProduct:LABEL3.Input1[12]
Feature1_Class1_Data[13] => DotProduct:LABEL1.Input1[13]
Feature1_Class1_Data[13] => DotProduct:LABEL1.Input2[13]
Feature1_Class1_Data[13] => DotProduct:LABEL3.Input1[13]
Feature1_Class1_Data[14] => DotProduct:LABEL1.Input1[14]
Feature1_Class1_Data[14] => DotProduct:LABEL1.Input2[14]
Feature1_Class1_Data[14] => DotProduct:LABEL3.Input1[14]
Feature1_Class1_Data[15] => DotProduct:LABEL1.Input1[15]
Feature1_Class1_Data[15] => DotProduct:LABEL1.Input2[15]
Feature1_Class1_Data[15] => DotProduct:LABEL3.Input1[15]
Feature1_Class1_Data[16] => DotProduct:LABEL1.Input1[16]
Feature1_Class1_Data[16] => DotProduct:LABEL1.Input2[16]
Feature1_Class1_Data[16] => DotProduct:LABEL3.Input1[16]
Feature2_Class1_Data[0] => DotProduct:LABEL1.Input3[0]
Feature2_Class1_Data[0] => DotProduct:LABEL1.Input4[0]
Feature2_Class1_Data[0] => DotProduct:LABEL3.Input3[0]
Feature2_Class1_Data[1] => DotProduct:LABEL1.Input3[1]
Feature2_Class1_Data[1] => DotProduct:LABEL1.Input4[1]
Feature2_Class1_Data[1] => DotProduct:LABEL3.Input3[1]
Feature2_Class1_Data[2] => DotProduct:LABEL1.Input3[2]
Feature2_Class1_Data[2] => DotProduct:LABEL1.Input4[2]
Feature2_Class1_Data[2] => DotProduct:LABEL3.Input3[2]
Feature2_Class1_Data[3] => DotProduct:LABEL1.Input3[3]
Feature2_Class1_Data[3] => DotProduct:LABEL1.Input4[3]
Feature2_Class1_Data[3] => DotProduct:LABEL3.Input3[3]
Feature2_Class1_Data[4] => DotProduct:LABEL1.Input3[4]
Feature2_Class1_Data[4] => DotProduct:LABEL1.Input4[4]
Feature2_Class1_Data[4] => DotProduct:LABEL3.Input3[4]
Feature2_Class1_Data[5] => DotProduct:LABEL1.Input3[5]
Feature2_Class1_Data[5] => DotProduct:LABEL1.Input4[5]
Feature2_Class1_Data[5] => DotProduct:LABEL3.Input3[5]
Feature2_Class1_Data[6] => DotProduct:LABEL1.Input3[6]
Feature2_Class1_Data[6] => DotProduct:LABEL1.Input4[6]
Feature2_Class1_Data[6] => DotProduct:LABEL3.Input3[6]
Feature2_Class1_Data[7] => DotProduct:LABEL1.Input3[7]
Feature2_Class1_Data[7] => DotProduct:LABEL1.Input4[7]
Feature2_Class1_Data[7] => DotProduct:LABEL3.Input3[7]
Feature2_Class1_Data[8] => DotProduct:LABEL1.Input3[8]
Feature2_Class1_Data[8] => DotProduct:LABEL1.Input4[8]
Feature2_Class1_Data[8] => DotProduct:LABEL3.Input3[8]
Feature2_Class1_Data[9] => DotProduct:LABEL1.Input3[9]
Feature2_Class1_Data[9] => DotProduct:LABEL1.Input4[9]
Feature2_Class1_Data[9] => DotProduct:LABEL3.Input3[9]
Feature2_Class1_Data[10] => DotProduct:LABEL1.Input3[10]
Feature2_Class1_Data[10] => DotProduct:LABEL1.Input4[10]
Feature2_Class1_Data[10] => DotProduct:LABEL3.Input3[10]
Feature2_Class1_Data[11] => DotProduct:LABEL1.Input3[11]
Feature2_Class1_Data[11] => DotProduct:LABEL1.Input4[11]
Feature2_Class1_Data[11] => DotProduct:LABEL3.Input3[11]
Feature2_Class1_Data[12] => DotProduct:LABEL1.Input3[12]
Feature2_Class1_Data[12] => DotProduct:LABEL1.Input4[12]
Feature2_Class1_Data[12] => DotProduct:LABEL3.Input3[12]
Feature2_Class1_Data[13] => DotProduct:LABEL1.Input3[13]
Feature2_Class1_Data[13] => DotProduct:LABEL1.Input4[13]
Feature2_Class1_Data[13] => DotProduct:LABEL3.Input3[13]
Feature2_Class1_Data[14] => DotProduct:LABEL1.Input3[14]
Feature2_Class1_Data[14] => DotProduct:LABEL1.Input4[14]
Feature2_Class1_Data[14] => DotProduct:LABEL3.Input3[14]
Feature2_Class1_Data[15] => DotProduct:LABEL1.Input3[15]
Feature2_Class1_Data[15] => DotProduct:LABEL1.Input4[15]
Feature2_Class1_Data[15] => DotProduct:LABEL3.Input3[15]
Feature2_Class1_Data[16] => DotProduct:LABEL1.Input3[16]
Feature2_Class1_Data[16] => DotProduct:LABEL1.Input4[16]
Feature2_Class1_Data[16] => DotProduct:LABEL3.Input3[16]
Feature3_Class1_Data[0] => DotProduct:LABEL1.Input5[0]
Feature3_Class1_Data[0] => DotProduct:LABEL1.Input6[0]
Feature3_Class1_Data[0] => DotProduct:LABEL3.Input5[0]
Feature3_Class1_Data[1] => DotProduct:LABEL1.Input5[1]
Feature3_Class1_Data[1] => DotProduct:LABEL1.Input6[1]
Feature3_Class1_Data[1] => DotProduct:LABEL3.Input5[1]
Feature3_Class1_Data[2] => DotProduct:LABEL1.Input5[2]
Feature3_Class1_Data[2] => DotProduct:LABEL1.Input6[2]
Feature3_Class1_Data[2] => DotProduct:LABEL3.Input5[2]
Feature3_Class1_Data[3] => DotProduct:LABEL1.Input5[3]
Feature3_Class1_Data[3] => DotProduct:LABEL1.Input6[3]
Feature3_Class1_Data[3] => DotProduct:LABEL3.Input5[3]
Feature3_Class1_Data[4] => DotProduct:LABEL1.Input5[4]
Feature3_Class1_Data[4] => DotProduct:LABEL1.Input6[4]
Feature3_Class1_Data[4] => DotProduct:LABEL3.Input5[4]
Feature3_Class1_Data[5] => DotProduct:LABEL1.Input5[5]
Feature3_Class1_Data[5] => DotProduct:LABEL1.Input6[5]
Feature3_Class1_Data[5] => DotProduct:LABEL3.Input5[5]
Feature3_Class1_Data[6] => DotProduct:LABEL1.Input5[6]
Feature3_Class1_Data[6] => DotProduct:LABEL1.Input6[6]
Feature3_Class1_Data[6] => DotProduct:LABEL3.Input5[6]
Feature3_Class1_Data[7] => DotProduct:LABEL1.Input5[7]
Feature3_Class1_Data[7] => DotProduct:LABEL1.Input6[7]
Feature3_Class1_Data[7] => DotProduct:LABEL3.Input5[7]
Feature3_Class1_Data[8] => DotProduct:LABEL1.Input5[8]
Feature3_Class1_Data[8] => DotProduct:LABEL1.Input6[8]
Feature3_Class1_Data[8] => DotProduct:LABEL3.Input5[8]
Feature3_Class1_Data[9] => DotProduct:LABEL1.Input5[9]
Feature3_Class1_Data[9] => DotProduct:LABEL1.Input6[9]
Feature3_Class1_Data[9] => DotProduct:LABEL3.Input5[9]
Feature3_Class1_Data[10] => DotProduct:LABEL1.Input5[10]
Feature3_Class1_Data[10] => DotProduct:LABEL1.Input6[10]
Feature3_Class1_Data[10] => DotProduct:LABEL3.Input5[10]
Feature3_Class1_Data[11] => DotProduct:LABEL1.Input5[11]
Feature3_Class1_Data[11] => DotProduct:LABEL1.Input6[11]
Feature3_Class1_Data[11] => DotProduct:LABEL3.Input5[11]
Feature3_Class1_Data[12] => DotProduct:LABEL1.Input5[12]
Feature3_Class1_Data[12] => DotProduct:LABEL1.Input6[12]
Feature3_Class1_Data[12] => DotProduct:LABEL3.Input5[12]
Feature3_Class1_Data[13] => DotProduct:LABEL1.Input5[13]
Feature3_Class1_Data[13] => DotProduct:LABEL1.Input6[13]
Feature3_Class1_Data[13] => DotProduct:LABEL3.Input5[13]
Feature3_Class1_Data[14] => DotProduct:LABEL1.Input5[14]
Feature3_Class1_Data[14] => DotProduct:LABEL1.Input6[14]
Feature3_Class1_Data[14] => DotProduct:LABEL3.Input5[14]
Feature3_Class1_Data[15] => DotProduct:LABEL1.Input5[15]
Feature3_Class1_Data[15] => DotProduct:LABEL1.Input6[15]
Feature3_Class1_Data[15] => DotProduct:LABEL3.Input5[15]
Feature3_Class1_Data[16] => DotProduct:LABEL1.Input5[16]
Feature3_Class1_Data[16] => DotProduct:LABEL1.Input6[16]
Feature3_Class1_Data[16] => DotProduct:LABEL3.Input5[16]
Feature1_Class2_Data[0] => DotProduct:LABEL2.Input1[0]
Feature1_Class2_Data[0] => DotProduct:LABEL2.Input2[0]
Feature1_Class2_Data[0] => DotProduct:LABEL3.Input2[0]
Feature1_Class2_Data[1] => DotProduct:LABEL2.Input1[1]
Feature1_Class2_Data[1] => DotProduct:LABEL2.Input2[1]
Feature1_Class2_Data[1] => DotProduct:LABEL3.Input2[1]
Feature1_Class2_Data[2] => DotProduct:LABEL2.Input1[2]
Feature1_Class2_Data[2] => DotProduct:LABEL2.Input2[2]
Feature1_Class2_Data[2] => DotProduct:LABEL3.Input2[2]
Feature1_Class2_Data[3] => DotProduct:LABEL2.Input1[3]
Feature1_Class2_Data[3] => DotProduct:LABEL2.Input2[3]
Feature1_Class2_Data[3] => DotProduct:LABEL3.Input2[3]
Feature1_Class2_Data[4] => DotProduct:LABEL2.Input1[4]
Feature1_Class2_Data[4] => DotProduct:LABEL2.Input2[4]
Feature1_Class2_Data[4] => DotProduct:LABEL3.Input2[4]
Feature1_Class2_Data[5] => DotProduct:LABEL2.Input1[5]
Feature1_Class2_Data[5] => DotProduct:LABEL2.Input2[5]
Feature1_Class2_Data[5] => DotProduct:LABEL3.Input2[5]
Feature1_Class2_Data[6] => DotProduct:LABEL2.Input1[6]
Feature1_Class2_Data[6] => DotProduct:LABEL2.Input2[6]
Feature1_Class2_Data[6] => DotProduct:LABEL3.Input2[6]
Feature1_Class2_Data[7] => DotProduct:LABEL2.Input1[7]
Feature1_Class2_Data[7] => DotProduct:LABEL2.Input2[7]
Feature1_Class2_Data[7] => DotProduct:LABEL3.Input2[7]
Feature1_Class2_Data[8] => DotProduct:LABEL2.Input1[8]
Feature1_Class2_Data[8] => DotProduct:LABEL2.Input2[8]
Feature1_Class2_Data[8] => DotProduct:LABEL3.Input2[8]
Feature1_Class2_Data[9] => DotProduct:LABEL2.Input1[9]
Feature1_Class2_Data[9] => DotProduct:LABEL2.Input2[9]
Feature1_Class2_Data[9] => DotProduct:LABEL3.Input2[9]
Feature1_Class2_Data[10] => DotProduct:LABEL2.Input1[10]
Feature1_Class2_Data[10] => DotProduct:LABEL2.Input2[10]
Feature1_Class2_Data[10] => DotProduct:LABEL3.Input2[10]
Feature1_Class2_Data[11] => DotProduct:LABEL2.Input1[11]
Feature1_Class2_Data[11] => DotProduct:LABEL2.Input2[11]
Feature1_Class2_Data[11] => DotProduct:LABEL3.Input2[11]
Feature1_Class2_Data[12] => DotProduct:LABEL2.Input1[12]
Feature1_Class2_Data[12] => DotProduct:LABEL2.Input2[12]
Feature1_Class2_Data[12] => DotProduct:LABEL3.Input2[12]
Feature1_Class2_Data[13] => DotProduct:LABEL2.Input1[13]
Feature1_Class2_Data[13] => DotProduct:LABEL2.Input2[13]
Feature1_Class2_Data[13] => DotProduct:LABEL3.Input2[13]
Feature1_Class2_Data[14] => DotProduct:LABEL2.Input1[14]
Feature1_Class2_Data[14] => DotProduct:LABEL2.Input2[14]
Feature1_Class2_Data[14] => DotProduct:LABEL3.Input2[14]
Feature1_Class2_Data[15] => DotProduct:LABEL2.Input1[15]
Feature1_Class2_Data[15] => DotProduct:LABEL2.Input2[15]
Feature1_Class2_Data[15] => DotProduct:LABEL3.Input2[15]
Feature1_Class2_Data[16] => DotProduct:LABEL2.Input1[16]
Feature1_Class2_Data[16] => DotProduct:LABEL2.Input2[16]
Feature1_Class2_Data[16] => DotProduct:LABEL3.Input2[16]
Feature2_Class2_Data[0] => DotProduct:LABEL2.Input3[0]
Feature2_Class2_Data[0] => DotProduct:LABEL2.Input4[0]
Feature2_Class2_Data[0] => DotProduct:LABEL3.Input4[0]
Feature2_Class2_Data[1] => DotProduct:LABEL2.Input3[1]
Feature2_Class2_Data[1] => DotProduct:LABEL2.Input4[1]
Feature2_Class2_Data[1] => DotProduct:LABEL3.Input4[1]
Feature2_Class2_Data[2] => DotProduct:LABEL2.Input3[2]
Feature2_Class2_Data[2] => DotProduct:LABEL2.Input4[2]
Feature2_Class2_Data[2] => DotProduct:LABEL3.Input4[2]
Feature2_Class2_Data[3] => DotProduct:LABEL2.Input3[3]
Feature2_Class2_Data[3] => DotProduct:LABEL2.Input4[3]
Feature2_Class2_Data[3] => DotProduct:LABEL3.Input4[3]
Feature2_Class2_Data[4] => DotProduct:LABEL2.Input3[4]
Feature2_Class2_Data[4] => DotProduct:LABEL2.Input4[4]
Feature2_Class2_Data[4] => DotProduct:LABEL3.Input4[4]
Feature2_Class2_Data[5] => DotProduct:LABEL2.Input3[5]
Feature2_Class2_Data[5] => DotProduct:LABEL2.Input4[5]
Feature2_Class2_Data[5] => DotProduct:LABEL3.Input4[5]
Feature2_Class2_Data[6] => DotProduct:LABEL2.Input3[6]
Feature2_Class2_Data[6] => DotProduct:LABEL2.Input4[6]
Feature2_Class2_Data[6] => DotProduct:LABEL3.Input4[6]
Feature2_Class2_Data[7] => DotProduct:LABEL2.Input3[7]
Feature2_Class2_Data[7] => DotProduct:LABEL2.Input4[7]
Feature2_Class2_Data[7] => DotProduct:LABEL3.Input4[7]
Feature2_Class2_Data[8] => DotProduct:LABEL2.Input3[8]
Feature2_Class2_Data[8] => DotProduct:LABEL2.Input4[8]
Feature2_Class2_Data[8] => DotProduct:LABEL3.Input4[8]
Feature2_Class2_Data[9] => DotProduct:LABEL2.Input3[9]
Feature2_Class2_Data[9] => DotProduct:LABEL2.Input4[9]
Feature2_Class2_Data[9] => DotProduct:LABEL3.Input4[9]
Feature2_Class2_Data[10] => DotProduct:LABEL2.Input3[10]
Feature2_Class2_Data[10] => DotProduct:LABEL2.Input4[10]
Feature2_Class2_Data[10] => DotProduct:LABEL3.Input4[10]
Feature2_Class2_Data[11] => DotProduct:LABEL2.Input3[11]
Feature2_Class2_Data[11] => DotProduct:LABEL2.Input4[11]
Feature2_Class2_Data[11] => DotProduct:LABEL3.Input4[11]
Feature2_Class2_Data[12] => DotProduct:LABEL2.Input3[12]
Feature2_Class2_Data[12] => DotProduct:LABEL2.Input4[12]
Feature2_Class2_Data[12] => DotProduct:LABEL3.Input4[12]
Feature2_Class2_Data[13] => DotProduct:LABEL2.Input3[13]
Feature2_Class2_Data[13] => DotProduct:LABEL2.Input4[13]
Feature2_Class2_Data[13] => DotProduct:LABEL3.Input4[13]
Feature2_Class2_Data[14] => DotProduct:LABEL2.Input3[14]
Feature2_Class2_Data[14] => DotProduct:LABEL2.Input4[14]
Feature2_Class2_Data[14] => DotProduct:LABEL3.Input4[14]
Feature2_Class2_Data[15] => DotProduct:LABEL2.Input3[15]
Feature2_Class2_Data[15] => DotProduct:LABEL2.Input4[15]
Feature2_Class2_Data[15] => DotProduct:LABEL3.Input4[15]
Feature2_Class2_Data[16] => DotProduct:LABEL2.Input3[16]
Feature2_Class2_Data[16] => DotProduct:LABEL2.Input4[16]
Feature2_Class2_Data[16] => DotProduct:LABEL3.Input4[16]
Feature3_Class2_Data[0] => DotProduct:LABEL2.Input5[0]
Feature3_Class2_Data[0] => DotProduct:LABEL2.Input6[0]
Feature3_Class2_Data[0] => DotProduct:LABEL3.Input6[0]
Feature3_Class2_Data[1] => DotProduct:LABEL2.Input5[1]
Feature3_Class2_Data[1] => DotProduct:LABEL2.Input6[1]
Feature3_Class2_Data[1] => DotProduct:LABEL3.Input6[1]
Feature3_Class2_Data[2] => DotProduct:LABEL2.Input5[2]
Feature3_Class2_Data[2] => DotProduct:LABEL2.Input6[2]
Feature3_Class2_Data[2] => DotProduct:LABEL3.Input6[2]
Feature3_Class2_Data[3] => DotProduct:LABEL2.Input5[3]
Feature3_Class2_Data[3] => DotProduct:LABEL2.Input6[3]
Feature3_Class2_Data[3] => DotProduct:LABEL3.Input6[3]
Feature3_Class2_Data[4] => DotProduct:LABEL2.Input5[4]
Feature3_Class2_Data[4] => DotProduct:LABEL2.Input6[4]
Feature3_Class2_Data[4] => DotProduct:LABEL3.Input6[4]
Feature3_Class2_Data[5] => DotProduct:LABEL2.Input5[5]
Feature3_Class2_Data[5] => DotProduct:LABEL2.Input6[5]
Feature3_Class2_Data[5] => DotProduct:LABEL3.Input6[5]
Feature3_Class2_Data[6] => DotProduct:LABEL2.Input5[6]
Feature3_Class2_Data[6] => DotProduct:LABEL2.Input6[6]
Feature3_Class2_Data[6] => DotProduct:LABEL3.Input6[6]
Feature3_Class2_Data[7] => DotProduct:LABEL2.Input5[7]
Feature3_Class2_Data[7] => DotProduct:LABEL2.Input6[7]
Feature3_Class2_Data[7] => DotProduct:LABEL3.Input6[7]
Feature3_Class2_Data[8] => DotProduct:LABEL2.Input5[8]
Feature3_Class2_Data[8] => DotProduct:LABEL2.Input6[8]
Feature3_Class2_Data[8] => DotProduct:LABEL3.Input6[8]
Feature3_Class2_Data[9] => DotProduct:LABEL2.Input5[9]
Feature3_Class2_Data[9] => DotProduct:LABEL2.Input6[9]
Feature3_Class2_Data[9] => DotProduct:LABEL3.Input6[9]
Feature3_Class2_Data[10] => DotProduct:LABEL2.Input5[10]
Feature3_Class2_Data[10] => DotProduct:LABEL2.Input6[10]
Feature3_Class2_Data[10] => DotProduct:LABEL3.Input6[10]
Feature3_Class2_Data[11] => DotProduct:LABEL2.Input5[11]
Feature3_Class2_Data[11] => DotProduct:LABEL2.Input6[11]
Feature3_Class2_Data[11] => DotProduct:LABEL3.Input6[11]
Feature3_Class2_Data[12] => DotProduct:LABEL2.Input5[12]
Feature3_Class2_Data[12] => DotProduct:LABEL2.Input6[12]
Feature3_Class2_Data[12] => DotProduct:LABEL3.Input6[12]
Feature3_Class2_Data[13] => DotProduct:LABEL2.Input5[13]
Feature3_Class2_Data[13] => DotProduct:LABEL2.Input6[13]
Feature3_Class2_Data[13] => DotProduct:LABEL3.Input6[13]
Feature3_Class2_Data[14] => DotProduct:LABEL2.Input5[14]
Feature3_Class2_Data[14] => DotProduct:LABEL2.Input6[14]
Feature3_Class2_Data[14] => DotProduct:LABEL3.Input6[14]
Feature3_Class2_Data[15] => DotProduct:LABEL2.Input5[15]
Feature3_Class2_Data[15] => DotProduct:LABEL2.Input6[15]
Feature3_Class2_Data[15] => DotProduct:LABEL3.Input6[15]
Feature3_Class2_Data[16] => DotProduct:LABEL2.Input5[16]
Feature3_Class2_Data[16] => DotProduct:LABEL2.Input6[16]
Feature3_Class2_Data[16] => DotProduct:LABEL3.Input6[16]
Select_Norm_queueIn => mux2x1:LABEL4.s
Cache_i_max[0] => Wk_calculate:LABEL6.Cache_i_sig[0]
Cache_i_max[1] => Wk_calculate:LABEL6.Cache_i_sig[1]
Cache_i_max[2] => Wk_calculate:LABEL6.Cache_i_sig[2]
Cache_i_max[3] => Wk_calculate:LABEL6.Cache_i_sig[3]
Cache_i_max[4] => Wk_calculate:LABEL6.Cache_i_sig[4]
Cache_i_max[5] => Wk_calculate:LABEL6.Cache_i_sig[5]
Cache_i_max[6] => Wk_calculate:LABEL6.Cache_i_sig[6]
Cache_i_max[7] => Wk_calculate:LABEL6.Cache_i_sig[7]
Cache_i_max[8] => Wk_calculate:LABEL6.Cache_i_sig[8]
Cache_i_max[9] => Wk_calculate:LABEL6.Cache_i_sig[9]
Cache_i_max[10] => Wk_calculate:LABEL6.Cache_i_sig[10]
Cache_i_max[11] => Wk_calculate:LABEL6.Cache_i_sig[11]
Cache_i_max[12] => Wk_calculate:LABEL6.Cache_i_sig[12]
Cache_i_max[13] => Wk_calculate:LABEL6.Cache_i_sig[13]
Cache_i_max[14] => Wk_calculate:LABEL6.Cache_i_sig[14]
Cache_i_max[15] => Wk_calculate:LABEL6.Cache_i_sig[15]
Cache_i_max[16] => Wk_calculate:LABEL6.Cache_i_sig[16]
Cache_i_max[17] => Wk_calculate:LABEL6.Cache_i_sig[17]
Cache_i_max[18] => Wk_calculate:LABEL6.Cache_i_sig[18]
Cache_i_max[19] => Wk_calculate:LABEL6.Cache_i_sig[19]
Cache_i_max[20] => Wk_calculate:LABEL6.Cache_i_sig[20]
Cache_i_max[21] => Wk_calculate:LABEL6.Cache_i_sig[21]
Cache_i_max[22] => Wk_calculate:LABEL6.Cache_i_sig[22]
Cache_j_min[0] => Wk_calculate:LABEL6.Cache_j_sig[0]
Cache_j_min[1] => Wk_calculate:LABEL6.Cache_j_sig[1]
Cache_j_min[2] => Wk_calculate:LABEL6.Cache_j_sig[2]
Cache_j_min[3] => Wk_calculate:LABEL6.Cache_j_sig[3]
Cache_j_min[4] => Wk_calculate:LABEL6.Cache_j_sig[4]
Cache_j_min[5] => Wk_calculate:LABEL6.Cache_j_sig[5]
Cache_j_min[6] => Wk_calculate:LABEL6.Cache_j_sig[6]
Cache_j_min[7] => Wk_calculate:LABEL6.Cache_j_sig[7]
Cache_j_min[8] => Wk_calculate:LABEL6.Cache_j_sig[8]
Cache_j_min[9] => Wk_calculate:LABEL6.Cache_j_sig[9]
Cache_j_min[10] => Wk_calculate:LABEL6.Cache_j_sig[10]
Cache_j_min[11] => Wk_calculate:LABEL6.Cache_j_sig[11]
Cache_j_min[12] => Wk_calculate:LABEL6.Cache_j_sig[12]
Cache_j_min[13] => Wk_calculate:LABEL6.Cache_j_sig[13]
Cache_j_min[14] => Wk_calculate:LABEL6.Cache_j_sig[14]
Cache_j_min[15] => Wk_calculate:LABEL6.Cache_j_sig[15]
Cache_j_min[16] => Wk_calculate:LABEL6.Cache_j_sig[16]
Cache_j_min[17] => Wk_calculate:LABEL6.Cache_j_sig[17]
Cache_j_min[18] => Wk_calculate:LABEL6.Cache_j_sig[18]
Cache_j_min[19] => Wk_calculate:LABEL6.Cache_j_sig[19]
Cache_j_min[20] => Wk_calculate:LABEL6.Cache_j_sig[20]
Cache_j_min[21] => Wk_calculate:LABEL6.Cache_j_sig[21]
Cache_j_min[22] => Wk_calculate:LABEL6.Cache_j_sig[22]
WkSelect[0] <= Wk_calculate:LABEL6.WkSelect[0]
WkSelect[1] <= Wk_calculate:LABEL6.WkSelect[1]
lamda[0] <= Wk_calculate:LABEL6.lamda[0]
lamda[1] <= Wk_calculate:LABEL6.lamda[1]
lamda[2] <= Wk_calculate:LABEL6.lamda[2]
lamda[3] <= Wk_calculate:LABEL6.lamda[3]
lamda[4] <= Wk_calculate:LABEL6.lamda[4]
lamda[5] <= Wk_calculate:LABEL6.lamda[5]
lamda[6] <= Wk_calculate:LABEL6.lamda[6]
lamda[7] <= Wk_calculate:LABEL6.lamda[7]
lamda[8] <= Wk_calculate:LABEL6.lamda[8]
lamda[9] <= Wk_calculate:LABEL6.lamda[9]
lamda[10] <= Wk_calculate:LABEL6.lamda[10]
lamda[11] <= Wk_calculate:LABEL6.lamda[11]
lamda[12] <= Wk_calculate:LABEL6.lamda[12]
lamda[13] <= Wk_calculate:LABEL6.lamda[13]
lamda[14] <= Wk_calculate:LABEL6.lamda[14]
lamda[15] <= Wk_calculate:LABEL6.lamda[15]
max_min_enable => Wk_calculate:LABEL6.max_min_enable


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1
Input1[0] => Mult0.IN16
Input1[1] => Mult0.IN15
Input1[2] => Mult0.IN14
Input1[3] => Mult0.IN13
Input1[4] => Mult0.IN12
Input1[5] => Mult0.IN11
Input1[6] => Mult0.IN10
Input1[7] => Mult0.IN9
Input1[8] => Mult0.IN8
Input1[9] => Mult0.IN7
Input1[10] => Mult0.IN6
Input1[11] => Mult0.IN5
Input1[12] => Mult0.IN4
Input1[13] => Mult0.IN3
Input1[14] => Mult0.IN2
Input1[15] => Mult0.IN1
Input1[16] => Mult0.IN0
Input2[0] => Mult0.IN33
Input2[1] => Mult0.IN32
Input2[2] => Mult0.IN31
Input2[3] => Mult0.IN30
Input2[4] => Mult0.IN29
Input2[5] => Mult0.IN28
Input2[6] => Mult0.IN27
Input2[7] => Mult0.IN26
Input2[8] => Mult0.IN25
Input2[9] => Mult0.IN24
Input2[10] => Mult0.IN23
Input2[11] => Mult0.IN22
Input2[12] => Mult0.IN21
Input2[13] => Mult0.IN20
Input2[14] => Mult0.IN19
Input2[15] => Mult0.IN18
Input2[16] => Mult0.IN17
Input3[0] => Mult1.IN16
Input3[1] => Mult1.IN15
Input3[2] => Mult1.IN14
Input3[3] => Mult1.IN13
Input3[4] => Mult1.IN12
Input3[5] => Mult1.IN11
Input3[6] => Mult1.IN10
Input3[7] => Mult1.IN9
Input3[8] => Mult1.IN8
Input3[9] => Mult1.IN7
Input3[10] => Mult1.IN6
Input3[11] => Mult1.IN5
Input3[12] => Mult1.IN4
Input3[13] => Mult1.IN3
Input3[14] => Mult1.IN2
Input3[15] => Mult1.IN1
Input3[16] => Mult1.IN0
Input4[0] => Mult1.IN33
Input4[1] => Mult1.IN32
Input4[2] => Mult1.IN31
Input4[3] => Mult1.IN30
Input4[4] => Mult1.IN29
Input4[5] => Mult1.IN28
Input4[6] => Mult1.IN27
Input4[7] => Mult1.IN26
Input4[8] => Mult1.IN25
Input4[9] => Mult1.IN24
Input4[10] => Mult1.IN23
Input4[11] => Mult1.IN22
Input4[12] => Mult1.IN21
Input4[13] => Mult1.IN20
Input4[14] => Mult1.IN19
Input4[15] => Mult1.IN18
Input4[16] => Mult1.IN17
Input5[0] => Mult2.IN16
Input5[1] => Mult2.IN15
Input5[2] => Mult2.IN14
Input5[3] => Mult2.IN13
Input5[4] => Mult2.IN12
Input5[5] => Mult2.IN11
Input5[6] => Mult2.IN10
Input5[7] => Mult2.IN9
Input5[8] => Mult2.IN8
Input5[9] => Mult2.IN7
Input5[10] => Mult2.IN6
Input5[11] => Mult2.IN5
Input5[12] => Mult2.IN4
Input5[13] => Mult2.IN3
Input5[14] => Mult2.IN2
Input5[15] => Mult2.IN1
Input5[16] => Mult2.IN0
Input6[0] => Mult2.IN33
Input6[1] => Mult2.IN32
Input6[2] => Mult2.IN31
Input6[3] => Mult2.IN30
Input6[4] => Mult2.IN29
Input6[5] => Mult2.IN28
Input6[6] => Mult2.IN27
Input6[7] => Mult2.IN26
Input6[8] => Mult2.IN25
Input6[9] => Mult2.IN24
Input6[10] => Mult2.IN23
Input6[11] => Mult2.IN22
Input6[12] => Mult2.IN21
Input6[13] => Mult2.IN20
Input6[14] => Mult2.IN19
Input6[15] => Mult2.IN18
Input6[16] => Mult2.IN17
Result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2
Input1[0] => Mult0.IN16
Input1[1] => Mult0.IN15
Input1[2] => Mult0.IN14
Input1[3] => Mult0.IN13
Input1[4] => Mult0.IN12
Input1[5] => Mult0.IN11
Input1[6] => Mult0.IN10
Input1[7] => Mult0.IN9
Input1[8] => Mult0.IN8
Input1[9] => Mult0.IN7
Input1[10] => Mult0.IN6
Input1[11] => Mult0.IN5
Input1[12] => Mult0.IN4
Input1[13] => Mult0.IN3
Input1[14] => Mult0.IN2
Input1[15] => Mult0.IN1
Input1[16] => Mult0.IN0
Input2[0] => Mult0.IN33
Input2[1] => Mult0.IN32
Input2[2] => Mult0.IN31
Input2[3] => Mult0.IN30
Input2[4] => Mult0.IN29
Input2[5] => Mult0.IN28
Input2[6] => Mult0.IN27
Input2[7] => Mult0.IN26
Input2[8] => Mult0.IN25
Input2[9] => Mult0.IN24
Input2[10] => Mult0.IN23
Input2[11] => Mult0.IN22
Input2[12] => Mult0.IN21
Input2[13] => Mult0.IN20
Input2[14] => Mult0.IN19
Input2[15] => Mult0.IN18
Input2[16] => Mult0.IN17
Input3[0] => Mult1.IN16
Input3[1] => Mult1.IN15
Input3[2] => Mult1.IN14
Input3[3] => Mult1.IN13
Input3[4] => Mult1.IN12
Input3[5] => Mult1.IN11
Input3[6] => Mult1.IN10
Input3[7] => Mult1.IN9
Input3[8] => Mult1.IN8
Input3[9] => Mult1.IN7
Input3[10] => Mult1.IN6
Input3[11] => Mult1.IN5
Input3[12] => Mult1.IN4
Input3[13] => Mult1.IN3
Input3[14] => Mult1.IN2
Input3[15] => Mult1.IN1
Input3[16] => Mult1.IN0
Input4[0] => Mult1.IN33
Input4[1] => Mult1.IN32
Input4[2] => Mult1.IN31
Input4[3] => Mult1.IN30
Input4[4] => Mult1.IN29
Input4[5] => Mult1.IN28
Input4[6] => Mult1.IN27
Input4[7] => Mult1.IN26
Input4[8] => Mult1.IN25
Input4[9] => Mult1.IN24
Input4[10] => Mult1.IN23
Input4[11] => Mult1.IN22
Input4[12] => Mult1.IN21
Input4[13] => Mult1.IN20
Input4[14] => Mult1.IN19
Input4[15] => Mult1.IN18
Input4[16] => Mult1.IN17
Input5[0] => Mult2.IN16
Input5[1] => Mult2.IN15
Input5[2] => Mult2.IN14
Input5[3] => Mult2.IN13
Input5[4] => Mult2.IN12
Input5[5] => Mult2.IN11
Input5[6] => Mult2.IN10
Input5[7] => Mult2.IN9
Input5[8] => Mult2.IN8
Input5[9] => Mult2.IN7
Input5[10] => Mult2.IN6
Input5[11] => Mult2.IN5
Input5[12] => Mult2.IN4
Input5[13] => Mult2.IN3
Input5[14] => Mult2.IN2
Input5[15] => Mult2.IN1
Input5[16] => Mult2.IN0
Input6[0] => Mult2.IN33
Input6[1] => Mult2.IN32
Input6[2] => Mult2.IN31
Input6[3] => Mult2.IN30
Input6[4] => Mult2.IN29
Input6[5] => Mult2.IN28
Input6[6] => Mult2.IN27
Input6[7] => Mult2.IN26
Input6[8] => Mult2.IN25
Input6[9] => Mult2.IN24
Input6[10] => Mult2.IN23
Input6[11] => Mult2.IN22
Input6[12] => Mult2.IN21
Input6[13] => Mult2.IN20
Input6[14] => Mult2.IN19
Input6[15] => Mult2.IN18
Input6[16] => Mult2.IN17
Result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3
Input1[0] => Mult0.IN16
Input1[1] => Mult0.IN15
Input1[2] => Mult0.IN14
Input1[3] => Mult0.IN13
Input1[4] => Mult0.IN12
Input1[5] => Mult0.IN11
Input1[6] => Mult0.IN10
Input1[7] => Mult0.IN9
Input1[8] => Mult0.IN8
Input1[9] => Mult0.IN7
Input1[10] => Mult0.IN6
Input1[11] => Mult0.IN5
Input1[12] => Mult0.IN4
Input1[13] => Mult0.IN3
Input1[14] => Mult0.IN2
Input1[15] => Mult0.IN1
Input1[16] => Mult0.IN0
Input2[0] => Mult0.IN33
Input2[1] => Mult0.IN32
Input2[2] => Mult0.IN31
Input2[3] => Mult0.IN30
Input2[4] => Mult0.IN29
Input2[5] => Mult0.IN28
Input2[6] => Mult0.IN27
Input2[7] => Mult0.IN26
Input2[8] => Mult0.IN25
Input2[9] => Mult0.IN24
Input2[10] => Mult0.IN23
Input2[11] => Mult0.IN22
Input2[12] => Mult0.IN21
Input2[13] => Mult0.IN20
Input2[14] => Mult0.IN19
Input2[15] => Mult0.IN18
Input2[16] => Mult0.IN17
Input3[0] => Mult1.IN16
Input3[1] => Mult1.IN15
Input3[2] => Mult1.IN14
Input3[3] => Mult1.IN13
Input3[4] => Mult1.IN12
Input3[5] => Mult1.IN11
Input3[6] => Mult1.IN10
Input3[7] => Mult1.IN9
Input3[8] => Mult1.IN8
Input3[9] => Mult1.IN7
Input3[10] => Mult1.IN6
Input3[11] => Mult1.IN5
Input3[12] => Mult1.IN4
Input3[13] => Mult1.IN3
Input3[14] => Mult1.IN2
Input3[15] => Mult1.IN1
Input3[16] => Mult1.IN0
Input4[0] => Mult1.IN33
Input4[1] => Mult1.IN32
Input4[2] => Mult1.IN31
Input4[3] => Mult1.IN30
Input4[4] => Mult1.IN29
Input4[5] => Mult1.IN28
Input4[6] => Mult1.IN27
Input4[7] => Mult1.IN26
Input4[8] => Mult1.IN25
Input4[9] => Mult1.IN24
Input4[10] => Mult1.IN23
Input4[11] => Mult1.IN22
Input4[12] => Mult1.IN21
Input4[13] => Mult1.IN20
Input4[14] => Mult1.IN19
Input4[15] => Mult1.IN18
Input4[16] => Mult1.IN17
Input5[0] => Mult2.IN16
Input5[1] => Mult2.IN15
Input5[2] => Mult2.IN14
Input5[3] => Mult2.IN13
Input5[4] => Mult2.IN12
Input5[5] => Mult2.IN11
Input5[6] => Mult2.IN10
Input5[7] => Mult2.IN9
Input5[8] => Mult2.IN8
Input5[9] => Mult2.IN7
Input5[10] => Mult2.IN6
Input5[11] => Mult2.IN5
Input5[12] => Mult2.IN4
Input5[13] => Mult2.IN3
Input5[14] => Mult2.IN2
Input5[15] => Mult2.IN1
Input5[16] => Mult2.IN0
Input6[0] => Mult2.IN33
Input6[1] => Mult2.IN32
Input6[2] => Mult2.IN31
Input6[3] => Mult2.IN30
Input6[4] => Mult2.IN29
Input6[5] => Mult2.IN28
Input6[6] => Mult2.IN27
Input6[7] => Mult2.IN26
Input6[8] => Mult2.IN25
Input6[9] => Mult2.IN24
Input6[10] => Mult2.IN23
Input6[11] => Mult2.IN22
Input6[12] => Mult2.IN21
Input6[13] => Mult2.IN20
Input6[14] => Mult2.IN19
Input6[15] => Mult2.IN18
Input6[16] => Mult2.IN17
Result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[32] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[33] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[34] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result[35] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
d2[17] => q.DATAA
d2[18] => q.DATAA
d2[19] => q.DATAA
d2[20] => q.DATAA
d2[21] => q.DATAA
d2[22] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5
Clk => data_Memory_fifo2:FifoRam.clk
Clk => ByteCounter[0].CLK
Clk => ByteCounter[1].CLK
Clk => WritePointer[0].CLK
Clk => WritePointer[1].CLK
Clk => ReadPointer[0].CLK
Clk => ReadPointer[1].CLK
Reset => ByteCounter[0].ACLR
Reset => ByteCounter[1].ACLR
Reset => WritePointer[0].ACLR
Reset => WritePointer[1].ACLR
Reset => ReadPointer[0].ACLR
Reset => ReadPointer[1].ACLR
WriteEnable => ReadWriteFifoOut.IN1
WriteEnable => WriteEnable_s.IN1
WriteEnable => Addr_s[0].OUTPUTSELECT
WriteEnable => Addr_s[1].OUTPUTSELECT
WriteEnable => Addr_s[1].IN0
WriteEnable => ReadWriteFifoOut.IN1
ReadEnable => ReadWriteFifoOut.IN1
ReadEnable => ReadEnable_s.IN1
ReadEnable => Addr_s[1].IN1
ReadEnable => ReadWriteFifoOut.IN1
DataIn[0] => data_Memory_fifo2:FifoRam.datain[0]
DataIn[1] => data_Memory_fifo2:FifoRam.datain[1]
DataIn[2] => data_Memory_fifo2:FifoRam.datain[2]
DataIn[3] => data_Memory_fifo2:FifoRam.datain[3]
DataIn[4] => data_Memory_fifo2:FifoRam.datain[4]
DataIn[5] => data_Memory_fifo2:FifoRam.datain[5]
DataIn[6] => data_Memory_fifo2:FifoRam.datain[6]
DataIn[7] => data_Memory_fifo2:FifoRam.datain[7]
DataIn[8] => data_Memory_fifo2:FifoRam.datain[8]
DataIn[9] => data_Memory_fifo2:FifoRam.datain[9]
DataIn[10] => data_Memory_fifo2:FifoRam.datain[10]
DataIn[11] => data_Memory_fifo2:FifoRam.datain[11]
DataIn[12] => data_Memory_fifo2:FifoRam.datain[12]
DataIn[13] => data_Memory_fifo2:FifoRam.datain[13]
DataIn[14] => data_Memory_fifo2:FifoRam.datain[14]
DataIn[15] => data_Memory_fifo2:FifoRam.datain[15]
DataIn[16] => data_Memory_fifo2:FifoRam.datain[16]
DataIn[17] => data_Memory_fifo2:FifoRam.datain[17]
DataIn[18] => data_Memory_fifo2:FifoRam.datain[18]
DataIn[19] => data_Memory_fifo2:FifoRam.datain[19]
DataIn[20] => data_Memory_fifo2:FifoRam.datain[20]
DataIn[21] => data_Memory_fifo2:FifoRam.datain[21]
DataIn[22] => data_Memory_fifo2:FifoRam.datain[22]
DataOut[0] <= data_Memory_fifo2:FifoRam.dataout[0]
DataOut[1] <= data_Memory_fifo2:FifoRam.dataout[1]
DataOut[2] <= data_Memory_fifo2:FifoRam.dataout[2]
DataOut[3] <= data_Memory_fifo2:FifoRam.dataout[3]
DataOut[4] <= data_Memory_fifo2:FifoRam.dataout[4]
DataOut[5] <= data_Memory_fifo2:FifoRam.dataout[5]
DataOut[6] <= data_Memory_fifo2:FifoRam.dataout[6]
DataOut[7] <= data_Memory_fifo2:FifoRam.dataout[7]
DataOut[8] <= data_Memory_fifo2:FifoRam.dataout[8]
DataOut[9] <= data_Memory_fifo2:FifoRam.dataout[9]
DataOut[10] <= data_Memory_fifo2:FifoRam.dataout[10]
DataOut[11] <= data_Memory_fifo2:FifoRam.dataout[11]
DataOut[12] <= data_Memory_fifo2:FifoRam.dataout[12]
DataOut[13] <= data_Memory_fifo2:FifoRam.dataout[13]
DataOut[14] <= data_Memory_fifo2:FifoRam.dataout[14]
DataOut[15] <= data_Memory_fifo2:FifoRam.dataout[15]
DataOut[16] <= data_Memory_fifo2:FifoRam.dataout[16]
DataOut[17] <= data_Memory_fifo2:FifoRam.dataout[17]
DataOut[18] <= data_Memory_fifo2:FifoRam.dataout[18]
DataOut[19] <= data_Memory_fifo2:FifoRam.dataout[19]
DataOut[20] <= data_Memory_fifo2:FifoRam.dataout[20]
DataOut[21] <= data_Memory_fifo2:FifoRam.dataout[21]
DataOut[22] <= data_Memory_fifo2:FifoRam.dataout[22]
FifoEmpty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
FifoFull <= ByteCounter[1].DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam
clk => ram~24.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram.CLK0
write_enable => ram~24.DATAIN
write_enable => ram.WE
read_enable => dataout[0]$latch.LATCH_ENABLE
read_enable => dataout[1]$latch.LATCH_ENABLE
read_enable => dataout[2]$latch.LATCH_ENABLE
read_enable => dataout[3]$latch.LATCH_ENABLE
read_enable => dataout[4]$latch.LATCH_ENABLE
read_enable => dataout[5]$latch.LATCH_ENABLE
read_enable => dataout[6]$latch.LATCH_ENABLE
read_enable => dataout[7]$latch.LATCH_ENABLE
read_enable => dataout[8]$latch.LATCH_ENABLE
read_enable => dataout[9]$latch.LATCH_ENABLE
read_enable => dataout[10]$latch.LATCH_ENABLE
read_enable => dataout[11]$latch.LATCH_ENABLE
read_enable => dataout[12]$latch.LATCH_ENABLE
read_enable => dataout[13]$latch.LATCH_ENABLE
read_enable => dataout[14]$latch.LATCH_ENABLE
read_enable => dataout[15]$latch.LATCH_ENABLE
read_enable => dataout[16]$latch.LATCH_ENABLE
read_enable => dataout[17]$latch.LATCH_ENABLE
read_enable => dataout[18]$latch.LATCH_ENABLE
read_enable => dataout[19]$latch.LATCH_ENABLE
read_enable => dataout[20]$latch.LATCH_ENABLE
read_enable => dataout[21]$latch.LATCH_ENABLE
read_enable => dataout[22]$latch.LATCH_ENABLE
address[0] => ram~0.DATAIN
address[0] => ram.WADDR
address[0] => ram.RADDR
address[1] => ~NO_FANOUT~
datain[0] => ram~23.DATAIN
datain[0] => ram.DATAIN
datain[1] => ram~22.DATAIN
datain[1] => ram.DATAIN1
datain[2] => ram~21.DATAIN
datain[2] => ram.DATAIN2
datain[3] => ram~20.DATAIN
datain[3] => ram.DATAIN3
datain[4] => ram~19.DATAIN
datain[4] => ram.DATAIN4
datain[5] => ram~18.DATAIN
datain[5] => ram.DATAIN5
datain[6] => ram~17.DATAIN
datain[6] => ram.DATAIN6
datain[7] => ram~16.DATAIN
datain[7] => ram.DATAIN7
datain[8] => ram~15.DATAIN
datain[8] => ram.DATAIN8
datain[9] => ram~14.DATAIN
datain[9] => ram.DATAIN9
datain[10] => ram~13.DATAIN
datain[10] => ram.DATAIN10
datain[11] => ram~12.DATAIN
datain[11] => ram.DATAIN11
datain[12] => ram~11.DATAIN
datain[12] => ram.DATAIN12
datain[13] => ram~10.DATAIN
datain[13] => ram.DATAIN13
datain[14] => ram~9.DATAIN
datain[14] => ram.DATAIN14
datain[15] => ram~8.DATAIN
datain[15] => ram.DATAIN15
datain[16] => ram~7.DATAIN
datain[16] => ram.DATAIN16
datain[17] => ram~6.DATAIN
datain[17] => ram.DATAIN17
datain[18] => ram~5.DATAIN
datain[18] => ram.DATAIN18
datain[19] => ram~4.DATAIN
datain[19] => ram.DATAIN19
datain[20] => ram~3.DATAIN
datain[20] => ram.DATAIN20
datain[21] => ram~2.DATAIN
datain[21] => ram.DATAIN21
datain[22] => ram~1.DATAIN
datain[22] => ram.DATAIN22
dataout[0] <= dataout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6
Cache_i_sig[0] => Cache_i[0].DATAIN
Cache_i_sig[1] => Cache_i[1].DATAIN
Cache_i_sig[2] => Cache_i[2].DATAIN
Cache_i_sig[3] => Cache_i[3].DATAIN
Cache_i_sig[4] => Cache_i[4].DATAIN
Cache_i_sig[5] => Cache_i[5].DATAIN
Cache_i_sig[6] => Cache_i[6].DATAIN
Cache_i_sig[7] => Cache_i[7].DATAIN
Cache_i_sig[8] => Cache_i[8].DATAIN
Cache_i_sig[9] => Cache_i[9].DATAIN
Cache_i_sig[10] => Cache_i[10].DATAIN
Cache_i_sig[11] => Cache_i[11].DATAIN
Cache_i_sig[12] => Cache_i[12].DATAIN
Cache_i_sig[13] => Cache_i[13].DATAIN
Cache_i_sig[14] => Cache_i[14].DATAIN
Cache_i_sig[15] => Cache_i[15].DATAIN
Cache_i_sig[16] => Cache_i[16].DATAIN
Cache_i_sig[17] => Cache_i[17].DATAIN
Cache_i_sig[18] => Cache_i[18].DATAIN
Cache_i_sig[19] => Cache_i[19].DATAIN
Cache_i_sig[20] => Cache_i[20].DATAIN
Cache_i_sig[21] => Cache_i[21].DATAIN
Cache_i_sig[22] => Cache_i[22].DATAIN
Cache_j_sig[0] => Cache_j[0].DATAIN
Cache_j_sig[1] => Cache_j[1].DATAIN
Cache_j_sig[2] => Cache_j[2].DATAIN
Cache_j_sig[3] => Cache_j[3].DATAIN
Cache_j_sig[4] => Cache_j[4].DATAIN
Cache_j_sig[5] => Cache_j[5].DATAIN
Cache_j_sig[6] => Cache_j[6].DATAIN
Cache_j_sig[7] => Cache_j[7].DATAIN
Cache_j_sig[8] => Cache_j[8].DATAIN
Cache_j_sig[9] => Cache_j[9].DATAIN
Cache_j_sig[10] => Cache_j[10].DATAIN
Cache_j_sig[11] => Cache_j[11].DATAIN
Cache_j_sig[12] => Cache_j[12].DATAIN
Cache_j_sig[13] => Cache_j[13].DATAIN
Cache_j_sig[14] => Cache_j[14].DATAIN
Cache_j_sig[15] => Cache_j[15].DATAIN
Cache_j_sig[16] => Cache_j[16].DATAIN
Cache_j_sig[17] => Cache_j[17].DATAIN
Cache_j_sig[18] => Cache_j[18].DATAIN
Cache_j_sig[19] => Cache_j[19].DATAIN
Cache_j_sig[20] => Cache_j[20].DATAIN
Cache_j_sig[21] => Cache_j[21].DATAIN
Cache_j_sig[22] => Cache_j[22].DATAIN
Wknorm2[0] => Add2.IN54
Wknorm2[0] => Add4.IN46
Wknorm2[0] => Wk.DATAB
Wknorm2[0] => Add1.IN54
Wknorm2[1] => Add2.IN53
Wknorm2[1] => Add4.IN45
Wknorm2[1] => Wk.DATAB
Wknorm2[1] => Add1.IN53
Wknorm2[2] => Add2.IN52
Wknorm2[2] => Add4.IN44
Wknorm2[2] => Wk.DATAB
Wknorm2[2] => Add1.IN52
Wknorm2[3] => Add2.IN51
Wknorm2[3] => Add4.IN43
Wknorm2[3] => Wk.DATAB
Wknorm2[3] => Add1.IN51
Wknorm2[4] => Add2.IN50
Wknorm2[4] => Add4.IN42
Wknorm2[4] => Wk.DATAB
Wknorm2[4] => Add1.IN50
Wknorm2[5] => Add2.IN49
Wknorm2[5] => Add4.IN41
Wknorm2[5] => Wk.DATAB
Wknorm2[5] => Add1.IN49
Wknorm2[6] => Add2.IN48
Wknorm2[6] => Add4.IN40
Wknorm2[6] => Wk.DATAB
Wknorm2[6] => Add1.IN48
Wknorm2[7] => Add2.IN47
Wknorm2[7] => Add4.IN39
Wknorm2[7] => Wk.DATAB
Wknorm2[7] => Add1.IN47
Wknorm2[8] => Add2.IN46
Wknorm2[8] => Add4.IN38
Wknorm2[8] => Wk.DATAB
Wknorm2[8] => Add1.IN46
Wknorm2[9] => Add2.IN45
Wknorm2[9] => Add4.IN37
Wknorm2[9] => Wk.DATAB
Wknorm2[9] => Add1.IN45
Wknorm2[10] => Add2.IN44
Wknorm2[10] => Add4.IN36
Wknorm2[10] => Wk.DATAB
Wknorm2[10] => Add1.IN44
Wknorm2[11] => Add2.IN43
Wknorm2[11] => Add4.IN35
Wknorm2[11] => Wk.DATAB
Wknorm2[11] => Add1.IN43
Wknorm2[12] => Add2.IN42
Wknorm2[12] => Add4.IN34
Wknorm2[12] => Wk.DATAB
Wknorm2[12] => Add1.IN42
Wknorm2[13] => Add2.IN41
Wknorm2[13] => Add4.IN33
Wknorm2[13] => Wk.DATAB
Wknorm2[13] => Add1.IN41
Wknorm2[14] => Add2.IN40
Wknorm2[14] => Add4.IN32
Wknorm2[14] => Wk.DATAB
Wknorm2[14] => Add1.IN40
Wknorm2[15] => Add2.IN39
Wknorm2[15] => Add4.IN31
Wknorm2[15] => Wk.DATAB
Wknorm2[15] => Add1.IN39
Wknorm2[16] => Add2.IN38
Wknorm2[16] => Add4.IN30
Wknorm2[16] => Wk.DATAB
Wknorm2[16] => Add1.IN38
Wknorm2[17] => Add2.IN37
Wknorm2[17] => Add4.IN29
Wknorm2[17] => Wk.DATAB
Wknorm2[17] => Add1.IN37
Wknorm2[18] => Add2.IN36
Wknorm2[18] => Add4.IN28
Wknorm2[18] => Wk.DATAB
Wknorm2[18] => Add1.IN36
Wknorm2[19] => Add2.IN35
Wknorm2[19] => Add4.IN27
Wknorm2[19] => Wk.DATAB
Wknorm2[19] => Add1.IN35
Wknorm2[20] => Add2.IN34
Wknorm2[20] => Add4.IN26
Wknorm2[20] => Wk.DATAB
Wknorm2[20] => Add1.IN34
Wknorm2[21] => Add2.IN33
Wknorm2[21] => Add4.IN25
Wknorm2[21] => Wk.DATAB
Wknorm2[21] => Add1.IN33
Wknorm2[22] => Add2.IN32
Wknorm2[22] => Add4.IN24
Wknorm2[22] => Wk.DATAB
Wknorm2[22] => Add1.IN32
Norm2sij[0] => Add3.IN46
Norm2sij[0] => Wk.DATAB
Norm2sij[1] => Add3.IN45
Norm2sij[1] => Wk.DATAB
Norm2sij[2] => Add3.IN44
Norm2sij[2] => Wk.DATAB
Norm2sij[3] => Add3.IN43
Norm2sij[3] => Wk.DATAB
Norm2sij[4] => Add3.IN42
Norm2sij[4] => Wk.DATAB
Norm2sij[5] => Add3.IN41
Norm2sij[5] => Wk.DATAB
Norm2sij[6] => Add3.IN40
Norm2sij[6] => Wk.DATAB
Norm2sij[7] => Add3.IN39
Norm2sij[7] => Wk.DATAB
Norm2sij[8] => Add3.IN38
Norm2sij[8] => Wk.DATAB
Norm2sij[9] => Add3.IN37
Norm2sij[9] => Wk.DATAB
Norm2sij[10] => Add3.IN36
Norm2sij[10] => Wk.DATAB
Norm2sij[11] => Add3.IN35
Norm2sij[11] => Wk.DATAB
Norm2sij[12] => Add3.IN34
Norm2sij[12] => Wk.DATAB
Norm2sij[13] => Add3.IN33
Norm2sij[13] => Wk.DATAB
Norm2sij[14] => Add3.IN32
Norm2sij[14] => Wk.DATAB
Norm2sij[15] => Add3.IN31
Norm2sij[15] => Wk.DATAB
Norm2sij[16] => Add3.IN30
Norm2sij[16] => Wk.DATAB
Norm2sij[17] => Add3.IN29
Norm2sij[17] => Wk.DATAB
Norm2sij[18] => Add3.IN28
Norm2sij[18] => Wk.DATAB
Norm2sij[19] => Add3.IN27
Norm2sij[19] => Wk.DATAB
Norm2sij[20] => Add3.IN26
Norm2sij[20] => Wk.DATAB
Norm2sij[21] => Add3.IN25
Norm2sij[21] => Wk.DATAB
Norm2sij[22] => Add3.IN24
Norm2sij[22] => Wk.DATAB
WkSelect[0] <= comparator:CompTopBot.Y[0]
WkSelect[1] <= comparator:CompTopBot.Y[1]
lamda[0] <= divider:siglamdaport.Quo[0]
lamda[1] <= divider:siglamdaport.Quo[1]
lamda[2] <= divider:siglamdaport.Quo[2]
lamda[3] <= divider:siglamdaport.Quo[3]
lamda[4] <= divider:siglamdaport.Quo[4]
lamda[5] <= divider:siglamdaport.Quo[5]
lamda[6] <= divider:siglamdaport.Quo[6]
lamda[7] <= divider:siglamdaport.Quo[7]
lamda[8] <= divider:siglamdaport.Quo[8]
lamda[9] <= divider:siglamdaport.Quo[9]
lamda[10] <= divider:siglamdaport.Quo[10]
lamda[11] <= divider:siglamdaport.Quo[11]
lamda[12] <= divider:siglamdaport.Quo[12]
lamda[13] <= divider:siglamdaport.Quo[13]
lamda[14] <= divider:siglamdaport.Quo[14]
lamda[15] <= divider:siglamdaport.Quo[15]
Wk[0] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[1] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[2] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[3] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[4] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[5] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[6] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[7] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[8] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[9] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[10] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[11] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[12] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[13] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[14] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[15] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[16] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[17] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[18] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[19] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[20] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[21] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
Wk[22] <= Wk.DB_MAX_OUTPUT_PORT_TYPE
max_min_enable => Cache_i[14].LATCH_ENABLE
max_min_enable => Cache_i[13].LATCH_ENABLE
max_min_enable => Cache_i[12].LATCH_ENABLE
max_min_enable => Cache_i[11].LATCH_ENABLE
max_min_enable => Cache_i[10].LATCH_ENABLE
max_min_enable => Cache_i[9].LATCH_ENABLE
max_min_enable => Cache_i[8].LATCH_ENABLE
max_min_enable => Cache_i[7].LATCH_ENABLE
max_min_enable => Cache_i[6].LATCH_ENABLE
max_min_enable => Cache_i[5].LATCH_ENABLE
max_min_enable => Cache_i[4].LATCH_ENABLE
max_min_enable => Cache_i[3].LATCH_ENABLE
max_min_enable => Cache_i[2].LATCH_ENABLE
max_min_enable => Cache_i[1].LATCH_ENABLE
max_min_enable => Cache_i[0].LATCH_ENABLE
max_min_enable => Cache_j[22].LATCH_ENABLE
max_min_enable => Cache_j[21].LATCH_ENABLE
max_min_enable => Cache_j[20].LATCH_ENABLE
max_min_enable => Cache_j[19].LATCH_ENABLE
max_min_enable => Cache_j[18].LATCH_ENABLE
max_min_enable => Cache_j[17].LATCH_ENABLE
max_min_enable => Cache_j[16].LATCH_ENABLE
max_min_enable => Cache_j[15].LATCH_ENABLE
max_min_enable => Cache_j[14].LATCH_ENABLE
max_min_enable => Cache_j[13].LATCH_ENABLE
max_min_enable => Cache_j[12].LATCH_ENABLE
max_min_enable => Cache_j[11].LATCH_ENABLE
max_min_enable => Cache_j[10].LATCH_ENABLE
max_min_enable => Cache_j[9].LATCH_ENABLE
max_min_enable => Cache_j[8].LATCH_ENABLE
max_min_enable => Cache_j[7].LATCH_ENABLE
max_min_enable => Cache_j[6].LATCH_ENABLE
max_min_enable => Cache_j[5].LATCH_ENABLE
max_min_enable => Cache_j[4].LATCH_ENABLE
max_min_enable => Cache_j[3].LATCH_ENABLE
max_min_enable => Cache_j[2].LATCH_ENABLE
max_min_enable => Cache_j[1].LATCH_ENABLE
max_min_enable => Cache_j[0].LATCH_ENABLE
max_min_enable => Cache_i[15].LATCH_ENABLE
max_min_enable => Cache_i[16].LATCH_ENABLE
max_min_enable => Cache_i[17].LATCH_ENABLE
max_min_enable => Cache_i[18].LATCH_ENABLE
max_min_enable => Cache_i[19].LATCH_ENABLE
max_min_enable => Cache_i[20].LATCH_ENABLE
max_min_enable => Cache_i[21].LATCH_ENABLE
max_min_enable => Cache_i[22].LATCH_ENABLE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|comparator:CompTopBot
In1[0] => Add0.IN54
In1[0] => Equal0.IN26
In1[1] => Add0.IN53
In1[1] => Equal0.IN25
In1[2] => Add0.IN52
In1[2] => Equal0.IN24
In1[3] => Add0.IN51
In1[3] => Equal0.IN23
In1[4] => Add0.IN50
In1[4] => Equal0.IN22
In1[5] => Add0.IN49
In1[5] => Equal0.IN21
In1[6] => Add0.IN48
In1[6] => Equal0.IN20
In1[7] => Add0.IN47
In1[7] => Equal0.IN19
In1[8] => Add0.IN46
In1[8] => Equal0.IN18
In1[9] => Add0.IN45
In1[9] => Equal0.IN17
In1[10] => Add0.IN44
In1[10] => Equal0.IN16
In1[11] => Add0.IN43
In1[11] => Equal0.IN15
In1[12] => Add0.IN42
In1[12] => Equal0.IN14
In1[13] => Add0.IN41
In1[13] => Equal0.IN13
In1[14] => Add0.IN40
In1[14] => Equal0.IN12
In1[15] => Add0.IN39
In1[15] => Equal0.IN11
In1[16] => Add0.IN38
In1[16] => Equal0.IN10
In1[17] => Add0.IN37
In1[17] => Equal0.IN9
In1[18] => Add0.IN36
In1[18] => Equal0.IN8
In1[19] => Add0.IN35
In1[19] => Equal0.IN7
In1[20] => Add0.IN34
In1[20] => Equal0.IN6
In1[21] => Add0.IN33
In1[21] => Equal0.IN5
In1[22] => Add0.IN32
In1[22] => Equal0.IN4
In1[23] => Add0.IN31
In1[23] => Equal0.IN3
In1[24] => Add0.IN30
In1[24] => Equal0.IN2
In1[25] => Add0.IN29
In1[25] => Equal0.IN1
In1[26] => Add0.IN28
In1[26] => Y.IN1
In1[26] => Equal0.IN0
In2[0] => Add0.IN27
In2[1] => Add0.IN26
In2[2] => Add0.IN25
In2[3] => Add0.IN24
In2[4] => Add0.IN23
In2[5] => Add0.IN22
In2[6] => Add0.IN21
In2[7] => Add0.IN20
In2[8] => Add0.IN19
In2[9] => Add0.IN18
In2[10] => Add0.IN17
In2[11] => Add0.IN16
In2[12] => Add0.IN15
In2[13] => Add0.IN14
In2[14] => Add0.IN13
In2[15] => Add0.IN12
In2[16] => Add0.IN11
In2[17] => Add0.IN10
In2[18] => Add0.IN9
In2[19] => Add0.IN8
In2[20] => Add0.IN7
In2[21] => Add0.IN6
In2[22] => Add0.IN5
In2[23] => Add0.IN4
In2[24] => Add0.IN3
In2[25] => Add0.IN2
In2[26] => Add0.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport
Q[0] => a1.DATAA
Q[0] => Add0.IN35
Q[1] => a1.DATAA
Q[1] => Add0.IN34
Q[2] => a1.DATAA
Q[2] => Add0.IN33
Q[3] => a1.DATAA
Q[3] => Add0.IN32
Q[4] => a1.DATAA
Q[4] => Add0.IN31
Q[5] => a1.DATAA
Q[5] => Add0.IN30
Q[6] => a1.DATAA
Q[6] => Add0.IN29
Q[7] => a1.DATAA
Q[7] => Add0.IN28
Q[8] => a1.DATAA
Q[8] => Add0.IN27
Q[9] => a1.DATAA
Q[9] => Add0.IN26
Q[10] => a1.DATAA
Q[10] => Add0.IN25
Q[11] => a1.DATAA
Q[11] => Add0.IN24
Q[12] => a1.DATAA
Q[12] => Add0.IN23
Q[13] => a1.DATAA
Q[13] => Add0.IN22
Q[14] => a1.DATAA
Q[14] => Add0.IN21
Q[15] => a1.DATAA
Q[15] => Add0.IN20
Q[16] => a1.DATAA
Q[16] => Add0.IN19
Q[17] => a1.DATAA
Q[17] => Add0.IN18
Q[18] => a1.DATAA
Q[18] => Add0.IN17
Q[19] => a1.DATAA
Q[19] => Add0.IN16
Q[20] => a1.DATAA
Q[20] => Add0.IN15
Q[21] => a1.DATAA
Q[21] => Add0.IN14
Q[22] => a1.DATAA
Q[22] => Add0.IN13
Q[23] => a1.DATAA
Q[23] => Add0.IN12
Q[24] => a1.DATAA
Q[24] => Add0.IN11
Q[25] => a1.DATAA
Q[25] => Add0.IN10
Q[26] => a1.DATAA
Q[26] => Add0.IN9
Q[27] => a1.DATAA
Q[27] => Add0.IN8
Q[28] => a1.DATAA
Q[28] => Add0.IN7
Q[29] => a1.DATAA
Q[29] => Add0.IN6
Q[30] => a1.DATAA
Q[30] => Add0.IN5
Q[31] => a1.DATAA
Q[31] => Add0.IN4
Q[32] => a1.DATAA
Q[32] => Add0.IN3
Q[33] => a1.DATAA
Q[33] => Add0.IN2
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => a1.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Remi[0].OUTPUTSELECT
Q[34] => Remi[1].OUTPUTSELECT
Q[34] => Remi[2].OUTPUTSELECT
Q[34] => Remi[3].OUTPUTSELECT
Q[34] => Remi[4].OUTPUTSELECT
Q[34] => Remi[5].OUTPUTSELECT
Q[34] => Remi[6].OUTPUTSELECT
Q[34] => Remi[7].OUTPUTSELECT
Q[34] => Remi[8].OUTPUTSELECT
Q[34] => Remi[9].OUTPUTSELECT
Q[34] => Remi[10].OUTPUTSELECT
Q[34] => Remi[11].OUTPUTSELECT
Q[34] => Remi[12].OUTPUTSELECT
Q[34] => Remi[13].OUTPUTSELECT
Q[34] => Remi[14].OUTPUTSELECT
Q[34] => Remi[15].OUTPUTSELECT
Q[34] => Remi[16].OUTPUTSELECT
Q[34] => Remi[17].OUTPUTSELECT
Q[34] => Remi[18].OUTPUTSELECT
Q[34] => Remi[19].OUTPUTSELECT
Q[34] => Remi[20].OUTPUTSELECT
Q[34] => Remi[21].OUTPUTSELECT
Q[34] => Remi[22].OUTPUTSELECT
Q[34] => Remi[23].OUTPUTSELECT
Q[34] => Remi[24].OUTPUTSELECT
Q[34] => Remi[25].OUTPUTSELECT
Q[34] => Remi[26].OUTPUTSELECT
Q[34] => Remi[27].OUTPUTSELECT
Q[34] => Remi[28].OUTPUTSELECT
Q[34] => Remi[29].OUTPUTSELECT
Q[34] => Remi[30].OUTPUTSELECT
Q[34] => Remi[31].OUTPUTSELECT
Q[34] => Remi[32].OUTPUTSELECT
Q[34] => Remi[33].OUTPUTSELECT
Q[34] => Remi[34].OUTPUTSELECT
Q[34] => Remi[34].IN0
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Remi[0].OUTPUTSELECT
Q[34] => Remi[1].OUTPUTSELECT
Q[34] => Remi[2].OUTPUTSELECT
Q[34] => Remi[3].OUTPUTSELECT
Q[34] => Remi[4].OUTPUTSELECT
Q[34] => Remi[5].OUTPUTSELECT
Q[34] => Remi[6].OUTPUTSELECT
Q[34] => Remi[7].OUTPUTSELECT
Q[34] => Remi[8].OUTPUTSELECT
Q[34] => Remi[9].OUTPUTSELECT
Q[34] => Remi[10].OUTPUTSELECT
Q[34] => Remi[11].OUTPUTSELECT
Q[34] => Remi[12].OUTPUTSELECT
Q[34] => Remi[13].OUTPUTSELECT
Q[34] => Remi[14].OUTPUTSELECT
Q[34] => Remi[15].OUTPUTSELECT
Q[34] => Remi[16].OUTPUTSELECT
Q[34] => Remi[17].OUTPUTSELECT
Q[34] => Remi[18].OUTPUTSELECT
Q[34] => Remi[19].OUTPUTSELECT
Q[34] => Remi[20].OUTPUTSELECT
Q[34] => Remi[21].OUTPUTSELECT
Q[34] => Remi[22].OUTPUTSELECT
Q[34] => Remi[23].OUTPUTSELECT
Q[34] => Remi[24].OUTPUTSELECT
Q[34] => Remi[25].OUTPUTSELECT
Q[34] => Remi[26].OUTPUTSELECT
Q[34] => Remi[27].OUTPUTSELECT
Q[34] => Remi[28].OUTPUTSELECT
Q[34] => Remi[29].OUTPUTSELECT
Q[34] => Remi[30].OUTPUTSELECT
Q[34] => Remi[31].OUTPUTSELECT
Q[34] => Remi[32].OUTPUTSELECT
Q[34] => Remi[33].OUTPUTSELECT
Q[34] => Remi[34].OUTPUTSELECT
Q[34] => Remi[34].OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Quo.OUTPUTSELECT
Q[34] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN35
M[1] => b1.DATAA
M[1] => Add1.IN34
M[2] => b1.DATAA
M[2] => Add1.IN33
M[3] => b1.DATAA
M[3] => Add1.IN32
M[4] => b1.DATAA
M[4] => Add1.IN31
M[5] => b1.DATAA
M[5] => Add1.IN30
M[6] => b1.DATAA
M[6] => Add1.IN29
M[7] => b1.DATAA
M[7] => Add1.IN28
M[8] => b1.DATAA
M[8] => Add1.IN27
M[9] => b1.DATAA
M[9] => Add1.IN26
M[10] => b1.DATAA
M[10] => Add1.IN25
M[11] => b1.DATAA
M[11] => Add1.IN24
M[12] => b1.DATAA
M[12] => Add1.IN23
M[13] => b1.DATAA
M[13] => Add1.IN22
M[14] => b1.DATAA
M[14] => Add1.IN21
M[15] => b1.DATAA
M[15] => Add1.IN20
M[16] => b1.DATAA
M[16] => Add1.IN19
M[17] => b1.DATAA
M[17] => Add1.IN18
M[18] => b1.DATAA
M[18] => Add1.IN17
M[19] => b1.DATAA
M[19] => Add1.IN16
M[20] => b1.DATAA
M[20] => Add1.IN15
M[21] => b1.DATAA
M[21] => Add1.IN14
M[22] => b1.DATAA
M[22] => Add1.IN13
M[23] => b1.DATAA
M[23] => Add1.IN12
M[24] => b1.DATAA
M[24] => Add1.IN11
M[25] => b1.DATAA
M[25] => Add1.IN10
M[26] => b1.DATAA
M[26] => Add1.IN9
M[27] => b1.DATAA
M[27] => Add1.IN8
M[28] => b1.DATAA
M[28] => Add1.IN7
M[29] => b1.DATAA
M[29] => Add1.IN6
M[30] => b1.DATAA
M[30] => Add1.IN5
M[31] => b1.DATAA
M[31] => Add1.IN4
M[32] => b1.DATAA
M[32] => Add1.IN3
M[33] => b1.DATAA
M[33] => Add1.IN2
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => b1.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Remi[34].IN1
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Remi[0].OUTPUTSELECT
M[34] => Remi[1].OUTPUTSELECT
M[34] => Remi[2].OUTPUTSELECT
M[34] => Remi[3].OUTPUTSELECT
M[34] => Remi[4].OUTPUTSELECT
M[34] => Remi[5].OUTPUTSELECT
M[34] => Remi[6].OUTPUTSELECT
M[34] => Remi[7].OUTPUTSELECT
M[34] => Remi[8].OUTPUTSELECT
M[34] => Remi[9].OUTPUTSELECT
M[34] => Remi[10].OUTPUTSELECT
M[34] => Remi[11].OUTPUTSELECT
M[34] => Remi[12].OUTPUTSELECT
M[34] => Remi[13].OUTPUTSELECT
M[34] => Remi[14].OUTPUTSELECT
M[34] => Remi[15].OUTPUTSELECT
M[34] => Remi[16].OUTPUTSELECT
M[34] => Remi[17].OUTPUTSELECT
M[34] => Remi[18].OUTPUTSELECT
M[34] => Remi[19].OUTPUTSELECT
M[34] => Remi[20].OUTPUTSELECT
M[34] => Remi[21].OUTPUTSELECT
M[34] => Remi[22].OUTPUTSELECT
M[34] => Remi[23].OUTPUTSELECT
M[34] => Remi[24].OUTPUTSELECT
M[34] => Remi[25].OUTPUTSELECT
M[34] => Remi[26].OUTPUTSELECT
M[34] => Remi[27].OUTPUTSELECT
M[34] => Remi[28].OUTPUTSELECT
M[34] => Remi[29].OUTPUTSELECT
M[34] => Remi[30].OUTPUTSELECT
M[34] => Remi[31].OUTPUTSELECT
M[34] => Remi[32].OUTPUTSELECT
M[34] => Remi[33].OUTPUTSELECT
M[34] => Remi[34].OUTPUTSELECT
M[34] => Remi[34].IN1
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Quo.OUTPUTSELECT
M[34] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[16] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[17] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[18] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[19] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[20] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[21] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[22] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[23] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[24] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[25] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[26] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[27] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[28] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[29] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[30] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[31] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[32] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[33] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[34] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[16] <= Remi[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[17] <= Remi[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[18] <= Remi[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[19] <= Remi[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[20] <= Remi[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[21] <= Remi[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[22] <= Remi[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[23] <= Remi[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[24] <= Remi[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[25] <= Remi[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[26] <= Remi[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[27] <= Remi[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[28] <= Remi[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[29] <= Remi[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[30] <= Remi[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[31] <= Remi[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[32] <= Remi[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[33] <= Remi[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[34] <= Remi[34]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare
Q[0] => a1.DATAA
Q[0] => Add0.IN54
Q[1] => a1.DATAA
Q[1] => Add0.IN53
Q[2] => a1.DATAA
Q[2] => Add0.IN52
Q[3] => a1.DATAA
Q[3] => Add0.IN51
Q[4] => a1.DATAA
Q[4] => Add0.IN50
Q[5] => a1.DATAA
Q[5] => Add0.IN49
Q[6] => a1.DATAA
Q[6] => Add0.IN48
Q[7] => a1.DATAA
Q[7] => Add0.IN47
Q[8] => a1.DATAA
Q[8] => Add0.IN46
Q[9] => a1.DATAA
Q[9] => Add0.IN45
Q[10] => a1.DATAA
Q[10] => Add0.IN44
Q[11] => a1.DATAA
Q[11] => Add0.IN43
Q[12] => a1.DATAA
Q[12] => Add0.IN42
Q[13] => a1.DATAA
Q[13] => Add0.IN41
Q[14] => a1.DATAA
Q[14] => Add0.IN40
Q[15] => a1.DATAA
Q[15] => Add0.IN39
Q[16] => a1.DATAA
Q[16] => Add0.IN38
Q[17] => a1.DATAA
Q[17] => Add0.IN37
Q[18] => a1.DATAA
Q[18] => Add0.IN36
Q[19] => a1.DATAA
Q[19] => Add0.IN35
Q[20] => a1.DATAA
Q[20] => Add0.IN34
Q[21] => a1.DATAA
Q[21] => Add0.IN33
Q[22] => a1.DATAA
Q[22] => Add0.IN32
Q[23] => a1.DATAA
Q[23] => Add0.IN31
Q[24] => a1.DATAA
Q[24] => Add0.IN30
Q[25] => a1.DATAA
Q[25] => Add0.IN29
Q[26] => a1.DATAA
Q[26] => Add0.IN28
Q[27] => a1.DATAA
Q[27] => Add0.IN27
Q[28] => a1.DATAA
Q[28] => Add0.IN26
Q[29] => a1.DATAA
Q[29] => Add0.IN25
Q[30] => a1.DATAA
Q[30] => Add0.IN24
Q[31] => a1.DATAA
Q[31] => Add0.IN23
Q[32] => a1.DATAA
Q[32] => Add0.IN22
Q[33] => a1.DATAA
Q[33] => Add0.IN21
Q[34] => a1.DATAA
Q[34] => Add0.IN20
Q[35] => a1.DATAA
Q[35] => Add0.IN19
Q[36] => a1.DATAA
Q[36] => Add0.IN18
Q[37] => a1.DATAA
Q[37] => Add0.IN17
Q[38] => a1.DATAA
Q[38] => Add0.IN16
Q[39] => a1.DATAA
Q[39] => Add0.IN15
Q[40] => a1.DATAA
Q[40] => Add0.IN14
Q[41] => a1.DATAA
Q[41] => Add0.IN13
Q[42] => a1.DATAA
Q[42] => Add0.IN12
Q[43] => a1.DATAA
Q[43] => Add0.IN11
Q[44] => a1.DATAA
Q[44] => Add0.IN10
Q[45] => a1.DATAA
Q[45] => Add0.IN9
Q[46] => a1.DATAA
Q[46] => Add0.IN8
Q[47] => a1.DATAA
Q[47] => Add0.IN7
Q[48] => a1.DATAA
Q[48] => Add0.IN6
Q[49] => a1.DATAA
Q[49] => Add0.IN5
Q[50] => a1.DATAA
Q[50] => Add0.IN4
Q[51] => a1.DATAA
Q[51] => Add0.IN3
Q[52] => a1.DATAA
Q[52] => Add0.IN2
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => a1.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Remi[0].OUTPUTSELECT
Q[53] => Remi[1].OUTPUTSELECT
Q[53] => Remi[2].OUTPUTSELECT
Q[53] => Remi[3].OUTPUTSELECT
Q[53] => Remi[4].OUTPUTSELECT
Q[53] => Remi[5].OUTPUTSELECT
Q[53] => Remi[6].OUTPUTSELECT
Q[53] => Remi[7].OUTPUTSELECT
Q[53] => Remi[8].OUTPUTSELECT
Q[53] => Remi[9].OUTPUTSELECT
Q[53] => Remi[10].OUTPUTSELECT
Q[53] => Remi[11].OUTPUTSELECT
Q[53] => Remi[12].OUTPUTSELECT
Q[53] => Remi[13].OUTPUTSELECT
Q[53] => Remi[14].OUTPUTSELECT
Q[53] => Remi[15].OUTPUTSELECT
Q[53] => Remi[16].OUTPUTSELECT
Q[53] => Remi[17].OUTPUTSELECT
Q[53] => Remi[18].OUTPUTSELECT
Q[53] => Remi[19].OUTPUTSELECT
Q[53] => Remi[20].OUTPUTSELECT
Q[53] => Remi[21].OUTPUTSELECT
Q[53] => Remi[22].OUTPUTSELECT
Q[53] => Remi[23].OUTPUTSELECT
Q[53] => Remi[24].OUTPUTSELECT
Q[53] => Remi[25].OUTPUTSELECT
Q[53] => Remi[26].OUTPUTSELECT
Q[53] => Remi[27].OUTPUTSELECT
Q[53] => Remi[28].OUTPUTSELECT
Q[53] => Remi[29].OUTPUTSELECT
Q[53] => Remi[30].OUTPUTSELECT
Q[53] => Remi[31].OUTPUTSELECT
Q[53] => Remi[32].OUTPUTSELECT
Q[53] => Remi[33].OUTPUTSELECT
Q[53] => Remi[34].OUTPUTSELECT
Q[53] => Remi[35].OUTPUTSELECT
Q[53] => Remi[36].OUTPUTSELECT
Q[53] => Remi[37].OUTPUTSELECT
Q[53] => Remi[38].OUTPUTSELECT
Q[53] => Remi[39].OUTPUTSELECT
Q[53] => Remi[40].OUTPUTSELECT
Q[53] => Remi[41].OUTPUTSELECT
Q[53] => Remi[42].OUTPUTSELECT
Q[53] => Remi[43].OUTPUTSELECT
Q[53] => Remi[44].OUTPUTSELECT
Q[53] => Remi[45].OUTPUTSELECT
Q[53] => Remi[46].OUTPUTSELECT
Q[53] => Remi[47].OUTPUTSELECT
Q[53] => Remi[48].OUTPUTSELECT
Q[53] => Remi[49].OUTPUTSELECT
Q[53] => Remi[50].OUTPUTSELECT
Q[53] => Remi[51].OUTPUTSELECT
Q[53] => Remi[52].OUTPUTSELECT
Q[53] => Remi[53].OUTPUTSELECT
Q[53] => Remi[53].IN0
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Remi[0].OUTPUTSELECT
Q[53] => Remi[1].OUTPUTSELECT
Q[53] => Remi[2].OUTPUTSELECT
Q[53] => Remi[3].OUTPUTSELECT
Q[53] => Remi[4].OUTPUTSELECT
Q[53] => Remi[5].OUTPUTSELECT
Q[53] => Remi[6].OUTPUTSELECT
Q[53] => Remi[7].OUTPUTSELECT
Q[53] => Remi[8].OUTPUTSELECT
Q[53] => Remi[9].OUTPUTSELECT
Q[53] => Remi[10].OUTPUTSELECT
Q[53] => Remi[11].OUTPUTSELECT
Q[53] => Remi[12].OUTPUTSELECT
Q[53] => Remi[13].OUTPUTSELECT
Q[53] => Remi[14].OUTPUTSELECT
Q[53] => Remi[15].OUTPUTSELECT
Q[53] => Remi[16].OUTPUTSELECT
Q[53] => Remi[17].OUTPUTSELECT
Q[53] => Remi[18].OUTPUTSELECT
Q[53] => Remi[19].OUTPUTSELECT
Q[53] => Remi[20].OUTPUTSELECT
Q[53] => Remi[21].OUTPUTSELECT
Q[53] => Remi[22].OUTPUTSELECT
Q[53] => Remi[23].OUTPUTSELECT
Q[53] => Remi[24].OUTPUTSELECT
Q[53] => Remi[25].OUTPUTSELECT
Q[53] => Remi[26].OUTPUTSELECT
Q[53] => Remi[27].OUTPUTSELECT
Q[53] => Remi[28].OUTPUTSELECT
Q[53] => Remi[29].OUTPUTSELECT
Q[53] => Remi[30].OUTPUTSELECT
Q[53] => Remi[31].OUTPUTSELECT
Q[53] => Remi[32].OUTPUTSELECT
Q[53] => Remi[33].OUTPUTSELECT
Q[53] => Remi[34].OUTPUTSELECT
Q[53] => Remi[35].OUTPUTSELECT
Q[53] => Remi[36].OUTPUTSELECT
Q[53] => Remi[37].OUTPUTSELECT
Q[53] => Remi[38].OUTPUTSELECT
Q[53] => Remi[39].OUTPUTSELECT
Q[53] => Remi[40].OUTPUTSELECT
Q[53] => Remi[41].OUTPUTSELECT
Q[53] => Remi[42].OUTPUTSELECT
Q[53] => Remi[43].OUTPUTSELECT
Q[53] => Remi[44].OUTPUTSELECT
Q[53] => Remi[45].OUTPUTSELECT
Q[53] => Remi[46].OUTPUTSELECT
Q[53] => Remi[47].OUTPUTSELECT
Q[53] => Remi[48].OUTPUTSELECT
Q[53] => Remi[49].OUTPUTSELECT
Q[53] => Remi[50].OUTPUTSELECT
Q[53] => Remi[51].OUTPUTSELECT
Q[53] => Remi[52].OUTPUTSELECT
Q[53] => Remi[53].OUTPUTSELECT
Q[53] => Remi[53].OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Quo.OUTPUTSELECT
Q[53] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN54
M[1] => b1.DATAA
M[1] => Add1.IN53
M[2] => b1.DATAA
M[2] => Add1.IN52
M[3] => b1.DATAA
M[3] => Add1.IN51
M[4] => b1.DATAA
M[4] => Add1.IN50
M[5] => b1.DATAA
M[5] => Add1.IN49
M[6] => b1.DATAA
M[6] => Add1.IN48
M[7] => b1.DATAA
M[7] => Add1.IN47
M[8] => b1.DATAA
M[8] => Add1.IN46
M[9] => b1.DATAA
M[9] => Add1.IN45
M[10] => b1.DATAA
M[10] => Add1.IN44
M[11] => b1.DATAA
M[11] => Add1.IN43
M[12] => b1.DATAA
M[12] => Add1.IN42
M[13] => b1.DATAA
M[13] => Add1.IN41
M[14] => b1.DATAA
M[14] => Add1.IN40
M[15] => b1.DATAA
M[15] => Add1.IN39
M[16] => b1.DATAA
M[16] => Add1.IN38
M[17] => b1.DATAA
M[17] => Add1.IN37
M[18] => b1.DATAA
M[18] => Add1.IN36
M[19] => b1.DATAA
M[19] => Add1.IN35
M[20] => b1.DATAA
M[20] => Add1.IN34
M[21] => b1.DATAA
M[21] => Add1.IN33
M[22] => b1.DATAA
M[22] => Add1.IN32
M[23] => b1.DATAA
M[23] => Add1.IN31
M[24] => b1.DATAA
M[24] => Add1.IN30
M[25] => b1.DATAA
M[25] => Add1.IN29
M[26] => b1.DATAA
M[26] => Add1.IN28
M[27] => b1.DATAA
M[27] => Add1.IN27
M[28] => b1.DATAA
M[28] => Add1.IN26
M[29] => b1.DATAA
M[29] => Add1.IN25
M[30] => b1.DATAA
M[30] => Add1.IN24
M[31] => b1.DATAA
M[31] => Add1.IN23
M[32] => b1.DATAA
M[32] => Add1.IN22
M[33] => b1.DATAA
M[33] => Add1.IN21
M[34] => b1.DATAA
M[34] => Add1.IN20
M[35] => b1.DATAA
M[35] => Add1.IN19
M[36] => b1.DATAA
M[36] => Add1.IN18
M[37] => b1.DATAA
M[37] => Add1.IN17
M[38] => b1.DATAA
M[38] => Add1.IN16
M[39] => b1.DATAA
M[39] => Add1.IN15
M[40] => b1.DATAA
M[40] => Add1.IN14
M[41] => b1.DATAA
M[41] => Add1.IN13
M[42] => b1.DATAA
M[42] => Add1.IN12
M[43] => b1.DATAA
M[43] => Add1.IN11
M[44] => b1.DATAA
M[44] => Add1.IN10
M[45] => b1.DATAA
M[45] => Add1.IN9
M[46] => b1.DATAA
M[46] => Add1.IN8
M[47] => b1.DATAA
M[47] => Add1.IN7
M[48] => b1.DATAA
M[48] => Add1.IN6
M[49] => b1.DATAA
M[49] => Add1.IN5
M[50] => b1.DATAA
M[50] => Add1.IN4
M[51] => b1.DATAA
M[51] => Add1.IN3
M[52] => b1.DATAA
M[52] => Add1.IN2
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => b1.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Remi[53].IN1
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Remi[0].OUTPUTSELECT
M[53] => Remi[1].OUTPUTSELECT
M[53] => Remi[2].OUTPUTSELECT
M[53] => Remi[3].OUTPUTSELECT
M[53] => Remi[4].OUTPUTSELECT
M[53] => Remi[5].OUTPUTSELECT
M[53] => Remi[6].OUTPUTSELECT
M[53] => Remi[7].OUTPUTSELECT
M[53] => Remi[8].OUTPUTSELECT
M[53] => Remi[9].OUTPUTSELECT
M[53] => Remi[10].OUTPUTSELECT
M[53] => Remi[11].OUTPUTSELECT
M[53] => Remi[12].OUTPUTSELECT
M[53] => Remi[13].OUTPUTSELECT
M[53] => Remi[14].OUTPUTSELECT
M[53] => Remi[15].OUTPUTSELECT
M[53] => Remi[16].OUTPUTSELECT
M[53] => Remi[17].OUTPUTSELECT
M[53] => Remi[18].OUTPUTSELECT
M[53] => Remi[19].OUTPUTSELECT
M[53] => Remi[20].OUTPUTSELECT
M[53] => Remi[21].OUTPUTSELECT
M[53] => Remi[22].OUTPUTSELECT
M[53] => Remi[23].OUTPUTSELECT
M[53] => Remi[24].OUTPUTSELECT
M[53] => Remi[25].OUTPUTSELECT
M[53] => Remi[26].OUTPUTSELECT
M[53] => Remi[27].OUTPUTSELECT
M[53] => Remi[28].OUTPUTSELECT
M[53] => Remi[29].OUTPUTSELECT
M[53] => Remi[30].OUTPUTSELECT
M[53] => Remi[31].OUTPUTSELECT
M[53] => Remi[32].OUTPUTSELECT
M[53] => Remi[33].OUTPUTSELECT
M[53] => Remi[34].OUTPUTSELECT
M[53] => Remi[35].OUTPUTSELECT
M[53] => Remi[36].OUTPUTSELECT
M[53] => Remi[37].OUTPUTSELECT
M[53] => Remi[38].OUTPUTSELECT
M[53] => Remi[39].OUTPUTSELECT
M[53] => Remi[40].OUTPUTSELECT
M[53] => Remi[41].OUTPUTSELECT
M[53] => Remi[42].OUTPUTSELECT
M[53] => Remi[43].OUTPUTSELECT
M[53] => Remi[44].OUTPUTSELECT
M[53] => Remi[45].OUTPUTSELECT
M[53] => Remi[46].OUTPUTSELECT
M[53] => Remi[47].OUTPUTSELECT
M[53] => Remi[48].OUTPUTSELECT
M[53] => Remi[49].OUTPUTSELECT
M[53] => Remi[50].OUTPUTSELECT
M[53] => Remi[51].OUTPUTSELECT
M[53] => Remi[52].OUTPUTSELECT
M[53] => Remi[53].OUTPUTSELECT
M[53] => Remi[53].IN1
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Quo.OUTPUTSELECT
M[53] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[16] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[17] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[18] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[19] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[20] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[21] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[22] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[23] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[24] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[25] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[26] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[27] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[28] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[29] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[30] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[31] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[32] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[33] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[34] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[35] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[36] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[37] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[38] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[39] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[40] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[41] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[42] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[43] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[44] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[45] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[46] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[47] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[48] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[49] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[50] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[51] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[52] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[53] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[16] <= Remi[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[17] <= Remi[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[18] <= Remi[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[19] <= Remi[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[20] <= Remi[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[21] <= Remi[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[22] <= Remi[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[23] <= Remi[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[24] <= Remi[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[25] <= Remi[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[26] <= Remi[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[27] <= Remi[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[28] <= Remi[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[29] <= Remi[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[30] <= Remi[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[31] <= Remi[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[32] <= Remi[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[33] <= Remi[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[34] <= Remi[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[35] <= Remi[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[36] <= Remi[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[37] <= Remi[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[38] <= Remi[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[39] <= Remi[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[40] <= Remi[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[41] <= Remi[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[42] <= Remi[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[43] <= Remi[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[44] <= Remi[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[45] <= Remi[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[46] <= Remi[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[47] <= Remi[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[48] <= Remi[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[49] <= Remi[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[50] <= Remi[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[51] <= Remi[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[52] <= Remi[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[53] <= Remi[53]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|reg:LABEL7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
rst => q[17]~reg0.ACLR
rst => q[18]~reg0.ACLR
rst => q[19]~reg0.ACLR
rst => q[20]~reg0.ACLR
rst => q[21]~reg0.ACLR
rst => q[22]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
wenable => q[17]~reg0.ENA
wenable => q[18]~reg0.ENA
wenable => q[19]~reg0.ENA
wenable => q[20]~reg0.ENA
wenable => q[21]~reg0.ENA
wenable => q[22]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|reg:LABLE_Reg_addres
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|reg:LABLE_Reg_addres2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|N_bitfulladder:LABLE_AddreInc2|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|mux2x1:LABLE_addressSel
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Classes:classes_int|mux2x1:LABLE_addressSe2
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int
clk => B4_Kernel:input.clk
clk => Reg_buffer2.CLK
clk => Reg_buffer1.CLK
clk => Kernal_ADDOutput_accuml[0].CLK
clk => Kernal_ADDOutput_accuml[1].CLK
clk => Kernal_ADDOutput_accuml[2].CLK
clk => Kernal_ADDOutput_accuml[3].CLK
clk => Kernal_ADDOutput_accuml[4].CLK
clk => Kernal_ADDOutput_accuml[5].CLK
clk => Kernal_ADDOutput_accuml[6].CLK
clk => Kernal_ADDOutput_accuml[7].CLK
clk => Kernal_ADDOutput_accuml[8].CLK
clk => Kernal_ADDOutput_accuml[9].CLK
clk => Kernal_ADDOutput_accuml[10].CLK
clk => Kernal_ADDOutput_accuml[11].CLK
clk => Kernal_ADDOutput_accuml[12].CLK
clk => Kernal_ADDOutput_accuml[13].CLK
clk => Kernal_ADDOutput_accuml[14].CLK
clk => Kernal_ADDOutput_accuml[15].CLK
clk => Kernal_ADDOutput_accuml[16].CLK
clk => Kernal_ADDOutput_accuml[17].CLK
clk => Kernal_ADDOutput_accuml[18].CLK
clk => Kernal_ADDOutput_accuml[19].CLK
clk => Kernal_ADDOutput_accuml[20].CLK
clk => Kernal_ADDOutput_accuml[21].CLK
clk => Kernal_ADDOutput_accuml[22].CLK
clk => Kernal_ADDOutput_accuml[23].CLK
clk => Kernal_ADDOutput_accuml[24].CLK
clk => Kernal_ADDOutput_accuml[25].CLK
clk => Kernal_ADDOutput_accuml[26].CLK
clk => Kernal_ADDOutput_accuml[27].CLK
clk => Kernal_ADDOutput_accuml[28].CLK
clk => Kernal_ADDOutput_accuml[29].CLK
clk => Kernal_ADDOutput_accuml[30].CLK
clk => Kernal_ADDOutput_accuml[31].CLK
clk => Kernal_ADDOutput_accuml[32].CLK
clk => Kernal_ADDOutput_accuml[33].CLK
clk => Kernal_ADDOutput_accuml[34].CLK
clk => Kernal_ADDOutput_accuml[35].CLK
clk => Kernal_ADDOutput_accuml[36].CLK
clk => count_3[0].CLK
clk => count_3[1].CLK
clk => count_3[2].CLK
reset => Kernal_ADDOutput_accuml[0].ACLR
reset => Kernal_ADDOutput_accuml[1].ACLR
reset => Kernal_ADDOutput_accuml[2].ACLR
reset => Kernal_ADDOutput_accuml[3].ACLR
reset => Kernal_ADDOutput_accuml[4].ACLR
reset => Kernal_ADDOutput_accuml[5].ACLR
reset => Kernal_ADDOutput_accuml[6].ACLR
reset => Kernal_ADDOutput_accuml[7].ACLR
reset => Kernal_ADDOutput_accuml[8].ACLR
reset => Kernal_ADDOutput_accuml[9].ACLR
reset => Kernal_ADDOutput_accuml[10].ACLR
reset => Kernal_ADDOutput_accuml[11].ACLR
reset => Kernal_ADDOutput_accuml[12].ACLR
reset => Kernal_ADDOutput_accuml[13].ACLR
reset => Kernal_ADDOutput_accuml[14].ACLR
reset => Kernal_ADDOutput_accuml[15].ACLR
reset => Kernal_ADDOutput_accuml[16].ACLR
reset => Kernal_ADDOutput_accuml[17].ACLR
reset => Kernal_ADDOutput_accuml[18].ACLR
reset => Kernal_ADDOutput_accuml[19].ACLR
reset => Kernal_ADDOutput_accuml[20].ACLR
reset => Kernal_ADDOutput_accuml[21].ACLR
reset => Kernal_ADDOutput_accuml[22].ACLR
reset => Kernal_ADDOutput_accuml[23].ACLR
reset => Kernal_ADDOutput_accuml[24].ACLR
reset => Kernal_ADDOutput_accuml[25].ACLR
reset => Kernal_ADDOutput_accuml[26].ACLR
reset => Kernal_ADDOutput_accuml[27].ACLR
reset => Kernal_ADDOutput_accuml[28].ACLR
reset => Kernal_ADDOutput_accuml[29].ACLR
reset => Kernal_ADDOutput_accuml[30].ACLR
reset => Kernal_ADDOutput_accuml[31].ACLR
reset => Kernal_ADDOutput_accuml[32].ACLR
reset => Kernal_ADDOutput_accuml[33].ACLR
reset => Kernal_ADDOutput_accuml[34].ACLR
reset => Kernal_ADDOutput_accuml[35].ACLR
reset => Kernal_ADDOutput_accuml[36].ACLR
reset => count_3[0].ACLR
reset => count_3[1].ACLR
reset => count_3[2].ACLR
reset => Reg_buffer1.ENA
reset => Reg_buffer2.ENA
Feature1_Class1_Data[0] => B4_Kernel:input.Feature1_Class1_Data[0]
Feature1_Class1_Data[1] => B4_Kernel:input.Feature1_Class1_Data[1]
Feature1_Class1_Data[2] => B4_Kernel:input.Feature1_Class1_Data[2]
Feature1_Class1_Data[3] => B4_Kernel:input.Feature1_Class1_Data[3]
Feature1_Class1_Data[4] => B4_Kernel:input.Feature1_Class1_Data[4]
Feature1_Class1_Data[5] => B4_Kernel:input.Feature1_Class1_Data[5]
Feature1_Class1_Data[6] => B4_Kernel:input.Feature1_Class1_Data[6]
Feature1_Class1_Data[7] => B4_Kernel:input.Feature1_Class1_Data[7]
Feature1_Class1_Data[8] => B4_Kernel:input.Feature1_Class1_Data[8]
Feature1_Class1_Data[9] => B4_Kernel:input.Feature1_Class1_Data[9]
Feature1_Class1_Data[10] => B4_Kernel:input.Feature1_Class1_Data[10]
Feature1_Class1_Data[11] => B4_Kernel:input.Feature1_Class1_Data[11]
Feature1_Class1_Data[12] => B4_Kernel:input.Feature1_Class1_Data[12]
Feature1_Class1_Data[13] => B4_Kernel:input.Feature1_Class1_Data[13]
Feature1_Class1_Data[14] => B4_Kernel:input.Feature1_Class1_Data[14]
Feature1_Class1_Data[15] => B4_Kernel:input.Feature1_Class1_Data[15]
Feature1_Class1_Data[16] => B4_Kernel:input.Feature1_Class1_Data[16]
Feature2_Class1_Data[0] => B4_Kernel:input.Feature2_Class1_Data[0]
Feature2_Class1_Data[1] => B4_Kernel:input.Feature2_Class1_Data[1]
Feature2_Class1_Data[2] => B4_Kernel:input.Feature2_Class1_Data[2]
Feature2_Class1_Data[3] => B4_Kernel:input.Feature2_Class1_Data[3]
Feature2_Class1_Data[4] => B4_Kernel:input.Feature2_Class1_Data[4]
Feature2_Class1_Data[5] => B4_Kernel:input.Feature2_Class1_Data[5]
Feature2_Class1_Data[6] => B4_Kernel:input.Feature2_Class1_Data[6]
Feature2_Class1_Data[7] => B4_Kernel:input.Feature2_Class1_Data[7]
Feature2_Class1_Data[8] => B4_Kernel:input.Feature2_Class1_Data[8]
Feature2_Class1_Data[9] => B4_Kernel:input.Feature2_Class1_Data[9]
Feature2_Class1_Data[10] => B4_Kernel:input.Feature2_Class1_Data[10]
Feature2_Class1_Data[11] => B4_Kernel:input.Feature2_Class1_Data[11]
Feature2_Class1_Data[12] => B4_Kernel:input.Feature2_Class1_Data[12]
Feature2_Class1_Data[13] => B4_Kernel:input.Feature2_Class1_Data[13]
Feature2_Class1_Data[14] => B4_Kernel:input.Feature2_Class1_Data[14]
Feature2_Class1_Data[15] => B4_Kernel:input.Feature2_Class1_Data[15]
Feature2_Class1_Data[16] => B4_Kernel:input.Feature2_Class1_Data[16]
Feature3_Class1_Data[0] => B4_Kernel:input.Feature3_Class1_Data[0]
Feature3_Class1_Data[1] => B4_Kernel:input.Feature3_Class1_Data[1]
Feature3_Class1_Data[2] => B4_Kernel:input.Feature3_Class1_Data[2]
Feature3_Class1_Data[3] => B4_Kernel:input.Feature3_Class1_Data[3]
Feature3_Class1_Data[4] => B4_Kernel:input.Feature3_Class1_Data[4]
Feature3_Class1_Data[5] => B4_Kernel:input.Feature3_Class1_Data[5]
Feature3_Class1_Data[6] => B4_Kernel:input.Feature3_Class1_Data[6]
Feature3_Class1_Data[7] => B4_Kernel:input.Feature3_Class1_Data[7]
Feature3_Class1_Data[8] => B4_Kernel:input.Feature3_Class1_Data[8]
Feature3_Class1_Data[9] => B4_Kernel:input.Feature3_Class1_Data[9]
Feature3_Class1_Data[10] => B4_Kernel:input.Feature3_Class1_Data[10]
Feature3_Class1_Data[11] => B4_Kernel:input.Feature3_Class1_Data[11]
Feature3_Class1_Data[12] => B4_Kernel:input.Feature3_Class1_Data[12]
Feature3_Class1_Data[13] => B4_Kernel:input.Feature3_Class1_Data[13]
Feature3_Class1_Data[14] => B4_Kernel:input.Feature3_Class1_Data[14]
Feature3_Class1_Data[15] => B4_Kernel:input.Feature3_Class1_Data[15]
Feature3_Class1_Data[16] => B4_Kernel:input.Feature3_Class1_Data[16]
Feature1_Class2_Data[0] => B4_Kernel:input.Feature1_Class2_Data[0]
Feature1_Class2_Data[1] => B4_Kernel:input.Feature1_Class2_Data[1]
Feature1_Class2_Data[2] => B4_Kernel:input.Feature1_Class2_Data[2]
Feature1_Class2_Data[3] => B4_Kernel:input.Feature1_Class2_Data[3]
Feature1_Class2_Data[4] => B4_Kernel:input.Feature1_Class2_Data[4]
Feature1_Class2_Data[5] => B4_Kernel:input.Feature1_Class2_Data[5]
Feature1_Class2_Data[6] => B4_Kernel:input.Feature1_Class2_Data[6]
Feature1_Class2_Data[7] => B4_Kernel:input.Feature1_Class2_Data[7]
Feature1_Class2_Data[8] => B4_Kernel:input.Feature1_Class2_Data[8]
Feature1_Class2_Data[9] => B4_Kernel:input.Feature1_Class2_Data[9]
Feature1_Class2_Data[10] => B4_Kernel:input.Feature1_Class2_Data[10]
Feature1_Class2_Data[11] => B4_Kernel:input.Feature1_Class2_Data[11]
Feature1_Class2_Data[12] => B4_Kernel:input.Feature1_Class2_Data[12]
Feature1_Class2_Data[13] => B4_Kernel:input.Feature1_Class2_Data[13]
Feature1_Class2_Data[14] => B4_Kernel:input.Feature1_Class2_Data[14]
Feature1_Class2_Data[15] => B4_Kernel:input.Feature1_Class2_Data[15]
Feature1_Class2_Data[16] => B4_Kernel:input.Feature1_Class2_Data[16]
Feature2_Class2_Data[0] => B4_Kernel:input.Feature2_Class2_Data[0]
Feature2_Class2_Data[1] => B4_Kernel:input.Feature2_Class2_Data[1]
Feature2_Class2_Data[2] => B4_Kernel:input.Feature2_Class2_Data[2]
Feature2_Class2_Data[3] => B4_Kernel:input.Feature2_Class2_Data[3]
Feature2_Class2_Data[4] => B4_Kernel:input.Feature2_Class2_Data[4]
Feature2_Class2_Data[5] => B4_Kernel:input.Feature2_Class2_Data[5]
Feature2_Class2_Data[6] => B4_Kernel:input.Feature2_Class2_Data[6]
Feature2_Class2_Data[7] => B4_Kernel:input.Feature2_Class2_Data[7]
Feature2_Class2_Data[8] => B4_Kernel:input.Feature2_Class2_Data[8]
Feature2_Class2_Data[9] => B4_Kernel:input.Feature2_Class2_Data[9]
Feature2_Class2_Data[10] => B4_Kernel:input.Feature2_Class2_Data[10]
Feature2_Class2_Data[11] => B4_Kernel:input.Feature2_Class2_Data[11]
Feature2_Class2_Data[12] => B4_Kernel:input.Feature2_Class2_Data[12]
Feature2_Class2_Data[13] => B4_Kernel:input.Feature2_Class2_Data[13]
Feature2_Class2_Data[14] => B4_Kernel:input.Feature2_Class2_Data[14]
Feature2_Class2_Data[15] => B4_Kernel:input.Feature2_Class2_Data[15]
Feature2_Class2_Data[16] => B4_Kernel:input.Feature2_Class2_Data[16]
Feature3_Class2_Data[0] => B4_Kernel:input.Feature3_Class2_Data[0]
Feature3_Class2_Data[1] => B4_Kernel:input.Feature3_Class2_Data[1]
Feature3_Class2_Data[2] => B4_Kernel:input.Feature3_Class2_Data[2]
Feature3_Class2_Data[3] => B4_Kernel:input.Feature3_Class2_Data[3]
Feature3_Class2_Data[4] => B4_Kernel:input.Feature3_Class2_Data[4]
Feature3_Class2_Data[5] => B4_Kernel:input.Feature3_Class2_Data[5]
Feature3_Class2_Data[6] => B4_Kernel:input.Feature3_Class2_Data[6]
Feature3_Class2_Data[7] => B4_Kernel:input.Feature3_Class2_Data[7]
Feature3_Class2_Data[8] => B4_Kernel:input.Feature3_Class2_Data[8]
Feature3_Class2_Data[9] => B4_Kernel:input.Feature3_Class2_Data[9]
Feature3_Class2_Data[10] => B4_Kernel:input.Feature3_Class2_Data[10]
Feature3_Class2_Data[11] => B4_Kernel:input.Feature3_Class2_Data[11]
Feature3_Class2_Data[12] => B4_Kernel:input.Feature3_Class2_Data[12]
Feature3_Class2_Data[13] => B4_Kernel:input.Feature3_Class2_Data[13]
Feature3_Class2_Data[14] => B4_Kernel:input.Feature3_Class2_Data[14]
Feature3_Class2_Data[15] => B4_Kernel:input.Feature3_Class2_Data[15]
Feature3_Class2_Data[16] => B4_Kernel:input.Feature3_Class2_Data[16]
reg_reset_Kernel_RelativePoint_F => B4_Kernel:input.reg_reset_Kernel_RelativePoint_F
reg_enable_Kernel_RelativePoint_F => B4_Kernel:input.reg_enable_Kernel_RelativePoint_F
Kernal_classF_Mux_Selc => B4_Kernel:input.Kernal_classF_Mux_Selc
reg_reset_Kernel_classF => B4_Kernel:input.reg_reset_Kernel_classF
reg_enable_Kernel_classF => B4_Kernel:input.reg_enable_Kernel_classF
reg_enable_Kernel_classF => Reg_buffer1.DATAIN
Output_final[0] <= Output_final[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[1] <= Output_final[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[2] <= Output_final[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[3] <= Output_final[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[4] <= Output_final[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[5] <= Output_final[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[6] <= Output_final[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[7] <= Output_final[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[8] <= Output_final[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[9] <= Output_final[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[10] <= Output_final[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[11] <= Output_final[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[12] <= Output_final[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[13] <= Output_final[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[14] <= Output_final[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Output_final[15] <= Output_final[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutCountSig <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Count_TostartRead[0] <= count_3[0].DB_MAX_OUTPUT_PORT_TYPE
Count_TostartRead[1] <= count_3[1].DB_MAX_OUTPUT_PORT_TYPE
Count_TostartRead[2] <= count_3[2].DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input
clk => reg:LABLE_ker_RelativePoimt_REG_F1.clk
clk => reg:LABLE_ker_RelativePoimt_REG_F2.clk
clk => reg:LABLE_ker_RelativePoimt_REG_F3.clk
clk => reg:LABLE_ker_classF1_REG.clk
clk => reg:LABLE_ker_classF2_REG.clk
clk => reg:LABLE_ker_classF3_REG.clk
Feature1_Class1_Data[0] => Add0.IN34
Feature1_Class1_Data[0] => mux2x1:LABLE_Kenel_classF1_Mux.d1[0]
Feature1_Class1_Data[1] => Add0.IN33
Feature1_Class1_Data[1] => mux2x1:LABLE_Kenel_classF1_Mux.d1[1]
Feature1_Class1_Data[2] => Add0.IN32
Feature1_Class1_Data[2] => mux2x1:LABLE_Kenel_classF1_Mux.d1[2]
Feature1_Class1_Data[3] => Add0.IN31
Feature1_Class1_Data[3] => mux2x1:LABLE_Kenel_classF1_Mux.d1[3]
Feature1_Class1_Data[4] => Add0.IN30
Feature1_Class1_Data[4] => mux2x1:LABLE_Kenel_classF1_Mux.d1[4]
Feature1_Class1_Data[5] => Add0.IN29
Feature1_Class1_Data[5] => mux2x1:LABLE_Kenel_classF1_Mux.d1[5]
Feature1_Class1_Data[6] => Add0.IN28
Feature1_Class1_Data[6] => mux2x1:LABLE_Kenel_classF1_Mux.d1[6]
Feature1_Class1_Data[7] => Add0.IN27
Feature1_Class1_Data[7] => mux2x1:LABLE_Kenel_classF1_Mux.d1[7]
Feature1_Class1_Data[8] => Add0.IN26
Feature1_Class1_Data[8] => mux2x1:LABLE_Kenel_classF1_Mux.d1[8]
Feature1_Class1_Data[9] => Add0.IN25
Feature1_Class1_Data[9] => mux2x1:LABLE_Kenel_classF1_Mux.d1[9]
Feature1_Class1_Data[10] => Add0.IN24
Feature1_Class1_Data[10] => mux2x1:LABLE_Kenel_classF1_Mux.d1[10]
Feature1_Class1_Data[11] => Add0.IN23
Feature1_Class1_Data[11] => mux2x1:LABLE_Kenel_classF1_Mux.d1[11]
Feature1_Class1_Data[12] => Add0.IN22
Feature1_Class1_Data[12] => mux2x1:LABLE_Kenel_classF1_Mux.d1[12]
Feature1_Class1_Data[13] => Add0.IN21
Feature1_Class1_Data[13] => mux2x1:LABLE_Kenel_classF1_Mux.d1[13]
Feature1_Class1_Data[14] => Add0.IN20
Feature1_Class1_Data[14] => mux2x1:LABLE_Kenel_classF1_Mux.d1[14]
Feature1_Class1_Data[15] => Add0.IN19
Feature1_Class1_Data[15] => mux2x1:LABLE_Kenel_classF1_Mux.d1[15]
Feature1_Class1_Data[16] => Add0.IN18
Feature1_Class1_Data[16] => mux2x1:LABLE_Kenel_classF1_Mux.d1[16]
Feature2_Class1_Data[0] => Add1.IN34
Feature2_Class1_Data[0] => mux2x1:LABLE_Kenel_classF2_Mux.d1[0]
Feature2_Class1_Data[1] => Add1.IN33
Feature2_Class1_Data[1] => mux2x1:LABLE_Kenel_classF2_Mux.d1[1]
Feature2_Class1_Data[2] => Add1.IN32
Feature2_Class1_Data[2] => mux2x1:LABLE_Kenel_classF2_Mux.d1[2]
Feature2_Class1_Data[3] => Add1.IN31
Feature2_Class1_Data[3] => mux2x1:LABLE_Kenel_classF2_Mux.d1[3]
Feature2_Class1_Data[4] => Add1.IN30
Feature2_Class1_Data[4] => mux2x1:LABLE_Kenel_classF2_Mux.d1[4]
Feature2_Class1_Data[5] => Add1.IN29
Feature2_Class1_Data[5] => mux2x1:LABLE_Kenel_classF2_Mux.d1[5]
Feature2_Class1_Data[6] => Add1.IN28
Feature2_Class1_Data[6] => mux2x1:LABLE_Kenel_classF2_Mux.d1[6]
Feature2_Class1_Data[7] => Add1.IN27
Feature2_Class1_Data[7] => mux2x1:LABLE_Kenel_classF2_Mux.d1[7]
Feature2_Class1_Data[8] => Add1.IN26
Feature2_Class1_Data[8] => mux2x1:LABLE_Kenel_classF2_Mux.d1[8]
Feature2_Class1_Data[9] => Add1.IN25
Feature2_Class1_Data[9] => mux2x1:LABLE_Kenel_classF2_Mux.d1[9]
Feature2_Class1_Data[10] => Add1.IN24
Feature2_Class1_Data[10] => mux2x1:LABLE_Kenel_classF2_Mux.d1[10]
Feature2_Class1_Data[11] => Add1.IN23
Feature2_Class1_Data[11] => mux2x1:LABLE_Kenel_classF2_Mux.d1[11]
Feature2_Class1_Data[12] => Add1.IN22
Feature2_Class1_Data[12] => mux2x1:LABLE_Kenel_classF2_Mux.d1[12]
Feature2_Class1_Data[13] => Add1.IN21
Feature2_Class1_Data[13] => mux2x1:LABLE_Kenel_classF2_Mux.d1[13]
Feature2_Class1_Data[14] => Add1.IN20
Feature2_Class1_Data[14] => mux2x1:LABLE_Kenel_classF2_Mux.d1[14]
Feature2_Class1_Data[15] => Add1.IN19
Feature2_Class1_Data[15] => mux2x1:LABLE_Kenel_classF2_Mux.d1[15]
Feature2_Class1_Data[16] => Add1.IN18
Feature2_Class1_Data[16] => mux2x1:LABLE_Kenel_classF2_Mux.d1[16]
Feature3_Class1_Data[0] => Add2.IN34
Feature3_Class1_Data[0] => mux2x1:LABLE_Kenel_classF3_Mux.d1[0]
Feature3_Class1_Data[1] => Add2.IN33
Feature3_Class1_Data[1] => mux2x1:LABLE_Kenel_classF3_Mux.d1[1]
Feature3_Class1_Data[2] => Add2.IN32
Feature3_Class1_Data[2] => mux2x1:LABLE_Kenel_classF3_Mux.d1[2]
Feature3_Class1_Data[3] => Add2.IN31
Feature3_Class1_Data[3] => mux2x1:LABLE_Kenel_classF3_Mux.d1[3]
Feature3_Class1_Data[4] => Add2.IN30
Feature3_Class1_Data[4] => mux2x1:LABLE_Kenel_classF3_Mux.d1[4]
Feature3_Class1_Data[5] => Add2.IN29
Feature3_Class1_Data[5] => mux2x1:LABLE_Kenel_classF3_Mux.d1[5]
Feature3_Class1_Data[6] => Add2.IN28
Feature3_Class1_Data[6] => mux2x1:LABLE_Kenel_classF3_Mux.d1[6]
Feature3_Class1_Data[7] => Add2.IN27
Feature3_Class1_Data[7] => mux2x1:LABLE_Kenel_classF3_Mux.d1[7]
Feature3_Class1_Data[8] => Add2.IN26
Feature3_Class1_Data[8] => mux2x1:LABLE_Kenel_classF3_Mux.d1[8]
Feature3_Class1_Data[9] => Add2.IN25
Feature3_Class1_Data[9] => mux2x1:LABLE_Kenel_classF3_Mux.d1[9]
Feature3_Class1_Data[10] => Add2.IN24
Feature3_Class1_Data[10] => mux2x1:LABLE_Kenel_classF3_Mux.d1[10]
Feature3_Class1_Data[11] => Add2.IN23
Feature3_Class1_Data[11] => mux2x1:LABLE_Kenel_classF3_Mux.d1[11]
Feature3_Class1_Data[12] => Add2.IN22
Feature3_Class1_Data[12] => mux2x1:LABLE_Kenel_classF3_Mux.d1[12]
Feature3_Class1_Data[13] => Add2.IN21
Feature3_Class1_Data[13] => mux2x1:LABLE_Kenel_classF3_Mux.d1[13]
Feature3_Class1_Data[14] => Add2.IN20
Feature3_Class1_Data[14] => mux2x1:LABLE_Kenel_classF3_Mux.d1[14]
Feature3_Class1_Data[15] => Add2.IN19
Feature3_Class1_Data[15] => mux2x1:LABLE_Kenel_classF3_Mux.d1[15]
Feature3_Class1_Data[16] => Add2.IN18
Feature3_Class1_Data[16] => mux2x1:LABLE_Kenel_classF3_Mux.d1[16]
Feature1_Class2_Data[0] => mux2x1:LABLE_Kenel_classF1_Mux.d2[0]
Feature1_Class2_Data[0] => Add0.IN17
Feature1_Class2_Data[1] => mux2x1:LABLE_Kenel_classF1_Mux.d2[1]
Feature1_Class2_Data[1] => Add0.IN16
Feature1_Class2_Data[2] => mux2x1:LABLE_Kenel_classF1_Mux.d2[2]
Feature1_Class2_Data[2] => Add0.IN15
Feature1_Class2_Data[3] => mux2x1:LABLE_Kenel_classF1_Mux.d2[3]
Feature1_Class2_Data[3] => Add0.IN14
Feature1_Class2_Data[4] => mux2x1:LABLE_Kenel_classF1_Mux.d2[4]
Feature1_Class2_Data[4] => Add0.IN13
Feature1_Class2_Data[5] => mux2x1:LABLE_Kenel_classF1_Mux.d2[5]
Feature1_Class2_Data[5] => Add0.IN12
Feature1_Class2_Data[6] => mux2x1:LABLE_Kenel_classF1_Mux.d2[6]
Feature1_Class2_Data[6] => Add0.IN11
Feature1_Class2_Data[7] => mux2x1:LABLE_Kenel_classF1_Mux.d2[7]
Feature1_Class2_Data[7] => Add0.IN10
Feature1_Class2_Data[8] => mux2x1:LABLE_Kenel_classF1_Mux.d2[8]
Feature1_Class2_Data[8] => Add0.IN9
Feature1_Class2_Data[9] => mux2x1:LABLE_Kenel_classF1_Mux.d2[9]
Feature1_Class2_Data[9] => Add0.IN8
Feature1_Class2_Data[10] => mux2x1:LABLE_Kenel_classF1_Mux.d2[10]
Feature1_Class2_Data[10] => Add0.IN7
Feature1_Class2_Data[11] => mux2x1:LABLE_Kenel_classF1_Mux.d2[11]
Feature1_Class2_Data[11] => Add0.IN6
Feature1_Class2_Data[12] => mux2x1:LABLE_Kenel_classF1_Mux.d2[12]
Feature1_Class2_Data[12] => Add0.IN5
Feature1_Class2_Data[13] => mux2x1:LABLE_Kenel_classF1_Mux.d2[13]
Feature1_Class2_Data[13] => Add0.IN4
Feature1_Class2_Data[14] => mux2x1:LABLE_Kenel_classF1_Mux.d2[14]
Feature1_Class2_Data[14] => Add0.IN3
Feature1_Class2_Data[15] => mux2x1:LABLE_Kenel_classF1_Mux.d2[15]
Feature1_Class2_Data[15] => Add0.IN2
Feature1_Class2_Data[16] => mux2x1:LABLE_Kenel_classF1_Mux.d2[16]
Feature1_Class2_Data[16] => Add0.IN1
Feature2_Class2_Data[0] => mux2x1:LABLE_Kenel_classF2_Mux.d2[0]
Feature2_Class2_Data[0] => Add1.IN17
Feature2_Class2_Data[1] => mux2x1:LABLE_Kenel_classF2_Mux.d2[1]
Feature2_Class2_Data[1] => Add1.IN16
Feature2_Class2_Data[2] => mux2x1:LABLE_Kenel_classF2_Mux.d2[2]
Feature2_Class2_Data[2] => Add1.IN15
Feature2_Class2_Data[3] => mux2x1:LABLE_Kenel_classF2_Mux.d2[3]
Feature2_Class2_Data[3] => Add1.IN14
Feature2_Class2_Data[4] => mux2x1:LABLE_Kenel_classF2_Mux.d2[4]
Feature2_Class2_Data[4] => Add1.IN13
Feature2_Class2_Data[5] => mux2x1:LABLE_Kenel_classF2_Mux.d2[5]
Feature2_Class2_Data[5] => Add1.IN12
Feature2_Class2_Data[6] => mux2x1:LABLE_Kenel_classF2_Mux.d2[6]
Feature2_Class2_Data[6] => Add1.IN11
Feature2_Class2_Data[7] => mux2x1:LABLE_Kenel_classF2_Mux.d2[7]
Feature2_Class2_Data[7] => Add1.IN10
Feature2_Class2_Data[8] => mux2x1:LABLE_Kenel_classF2_Mux.d2[8]
Feature2_Class2_Data[8] => Add1.IN9
Feature2_Class2_Data[9] => mux2x1:LABLE_Kenel_classF2_Mux.d2[9]
Feature2_Class2_Data[9] => Add1.IN8
Feature2_Class2_Data[10] => mux2x1:LABLE_Kenel_classF2_Mux.d2[10]
Feature2_Class2_Data[10] => Add1.IN7
Feature2_Class2_Data[11] => mux2x1:LABLE_Kenel_classF2_Mux.d2[11]
Feature2_Class2_Data[11] => Add1.IN6
Feature2_Class2_Data[12] => mux2x1:LABLE_Kenel_classF2_Mux.d2[12]
Feature2_Class2_Data[12] => Add1.IN5
Feature2_Class2_Data[13] => mux2x1:LABLE_Kenel_classF2_Mux.d2[13]
Feature2_Class2_Data[13] => Add1.IN4
Feature2_Class2_Data[14] => mux2x1:LABLE_Kenel_classF2_Mux.d2[14]
Feature2_Class2_Data[14] => Add1.IN3
Feature2_Class2_Data[15] => mux2x1:LABLE_Kenel_classF2_Mux.d2[15]
Feature2_Class2_Data[15] => Add1.IN2
Feature2_Class2_Data[16] => mux2x1:LABLE_Kenel_classF2_Mux.d2[16]
Feature2_Class2_Data[16] => Add1.IN1
Feature3_Class2_Data[0] => mux2x1:LABLE_Kenel_classF3_Mux.d2[0]
Feature3_Class2_Data[0] => Add2.IN17
Feature3_Class2_Data[1] => mux2x1:LABLE_Kenel_classF3_Mux.d2[1]
Feature3_Class2_Data[1] => Add2.IN16
Feature3_Class2_Data[2] => mux2x1:LABLE_Kenel_classF3_Mux.d2[2]
Feature3_Class2_Data[2] => Add2.IN15
Feature3_Class2_Data[3] => mux2x1:LABLE_Kenel_classF3_Mux.d2[3]
Feature3_Class2_Data[3] => Add2.IN14
Feature3_Class2_Data[4] => mux2x1:LABLE_Kenel_classF3_Mux.d2[4]
Feature3_Class2_Data[4] => Add2.IN13
Feature3_Class2_Data[5] => mux2x1:LABLE_Kenel_classF3_Mux.d2[5]
Feature3_Class2_Data[5] => Add2.IN12
Feature3_Class2_Data[6] => mux2x1:LABLE_Kenel_classF3_Mux.d2[6]
Feature3_Class2_Data[6] => Add2.IN11
Feature3_Class2_Data[7] => mux2x1:LABLE_Kenel_classF3_Mux.d2[7]
Feature3_Class2_Data[7] => Add2.IN10
Feature3_Class2_Data[8] => mux2x1:LABLE_Kenel_classF3_Mux.d2[8]
Feature3_Class2_Data[8] => Add2.IN9
Feature3_Class2_Data[9] => mux2x1:LABLE_Kenel_classF3_Mux.d2[9]
Feature3_Class2_Data[9] => Add2.IN8
Feature3_Class2_Data[10] => mux2x1:LABLE_Kenel_classF3_Mux.d2[10]
Feature3_Class2_Data[10] => Add2.IN7
Feature3_Class2_Data[11] => mux2x1:LABLE_Kenel_classF3_Mux.d2[11]
Feature3_Class2_Data[11] => Add2.IN6
Feature3_Class2_Data[12] => mux2x1:LABLE_Kenel_classF3_Mux.d2[12]
Feature3_Class2_Data[12] => Add2.IN5
Feature3_Class2_Data[13] => mux2x1:LABLE_Kenel_classF3_Mux.d2[13]
Feature3_Class2_Data[13] => Add2.IN4
Feature3_Class2_Data[14] => mux2x1:LABLE_Kenel_classF3_Mux.d2[14]
Feature3_Class2_Data[14] => Add2.IN3
Feature3_Class2_Data[15] => mux2x1:LABLE_Kenel_classF3_Mux.d2[15]
Feature3_Class2_Data[15] => Add2.IN2
Feature3_Class2_Data[16] => mux2x1:LABLE_Kenel_classF3_Mux.d2[16]
Feature3_Class2_Data[16] => Add2.IN1
reg_reset_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F1.rst
reg_reset_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F2.rst
reg_reset_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F3.rst
reg_enable_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F1.wenable
reg_enable_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F2.wenable
reg_enable_Kernel_RelativePoint_F => reg:LABLE_ker_RelativePoimt_REG_F3.wenable
Kernal_RelativePoint_Mux_3Feature_Selc[0] => mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.s[0]
Kernal_RelativePoint_Mux_3Feature_Selc[1] => mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.s[1]
Kernal_classF_Mux_Selc => mux2x1:LABLE_Kenel_classF1_Mux.s
Kernal_classF_Mux_Selc => mux2x1:LABLE_Kenel_classF2_Mux.s
Kernal_classF_Mux_Selc => mux2x1:LABLE_Kenel_classF3_Mux.s
reg_reset_Kernel_classF => reg:LABLE_ker_classF1_REG.rst
reg_reset_Kernel_classF => reg:LABLE_ker_classF2_REG.rst
reg_reset_Kernel_classF => reg:LABLE_ker_classF3_REG.rst
reg_enable_Kernel_classF => reg:LABLE_ker_classF1_REG.wenable
reg_enable_Kernel_classF => reg:LABLE_ker_classF2_REG.wenable
reg_enable_Kernel_classF => reg:LABLE_ker_classF3_REG.wenable
Kernal_class_Mux_3Feature_Selc[0] => mux4x1:LABLE_Kenel_class_FeatureMux.s[0]
Kernal_class_Mux_3Feature_Selc[1] => mux4x1:LABLE_Kenel_class_FeatureMux.s[1]
Kernal_classFeature_Mux_dataOut[0] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[0]
Kernal_classFeature_Mux_dataOut[1] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[1]
Kernal_classFeature_Mux_dataOut[2] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[2]
Kernal_classFeature_Mux_dataOut[3] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[3]
Kernal_classFeature_Mux_dataOut[4] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[4]
Kernal_classFeature_Mux_dataOut[5] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[5]
Kernal_classFeature_Mux_dataOut[6] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[6]
Kernal_classFeature_Mux_dataOut[7] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[7]
Kernal_classFeature_Mux_dataOut[8] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[8]
Kernal_classFeature_Mux_dataOut[9] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[9]
Kernal_classFeature_Mux_dataOut[10] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[10]
Kernal_classFeature_Mux_dataOut[11] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[11]
Kernal_classFeature_Mux_dataOut[12] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[12]
Kernal_classFeature_Mux_dataOut[13] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[13]
Kernal_classFeature_Mux_dataOut[14] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[14]
Kernal_classFeature_Mux_dataOut[15] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[15]
Kernal_classFeature_Mux_dataOut[16] <= mux4x1:LABLE_Kenel_class_FeatureMux.q[16]
Kernal_RelativePoint_Mux_dataOut[0] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[0]
Kernal_RelativePoint_Mux_dataOut[1] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[1]
Kernal_RelativePoint_Mux_dataOut[2] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[2]
Kernal_RelativePoint_Mux_dataOut[3] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[3]
Kernal_RelativePoint_Mux_dataOut[4] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[4]
Kernal_RelativePoint_Mux_dataOut[5] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[5]
Kernal_RelativePoint_Mux_dataOut[6] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[6]
Kernal_RelativePoint_Mux_dataOut[7] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[7]
Kernal_RelativePoint_Mux_dataOut[8] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[8]
Kernal_RelativePoint_Mux_dataOut[9] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[9]
Kernal_RelativePoint_Mux_dataOut[10] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[10]
Kernal_RelativePoint_Mux_dataOut[11] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[11]
Kernal_RelativePoint_Mux_dataOut[12] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[12]
Kernal_RelativePoint_Mux_dataOut[13] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[13]
Kernal_RelativePoint_Mux_dataOut[14] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[14]
Kernal_RelativePoint_Mux_dataOut[15] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[15]
Kernal_RelativePoint_Mux_dataOut[16] <= mux4x1:LABLE_Kenel_RelativePoint_FeatureMux.q[16]


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF1_Mux
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF2_Mux
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF3_Mux
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF1_REG
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF2_REG
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF3_REG
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|Kernel_block:kernel_int|exp_lut:Exp
i_x[0] => LessThan0.IN21
i_x[1] => Add1.IN30
i_x[1] => LessThan0.IN32
i_x[2] => Add1.IN29
i_x[2] => LessThan0.IN31
i_x[3] => Add1.IN28
i_x[3] => LessThan0.IN30
i_x[4] => Add1.IN27
i_x[4] => LessThan0.IN29
i_x[5] => Add1.IN26
i_x[5] => LessThan0.IN28
i_x[6] => Add1.IN25
i_x[6] => LessThan0.IN27
i_x[7] => Add1.IN24
i_x[7] => LessThan0.IN26
i_x[8] => Add1.IN23
i_x[8] => LessThan0.IN25
i_x[9] => Add1.IN22
i_x[9] => LessThan0.IN24
i_x[10] => Add1.IN21
i_x[10] => LessThan0.IN23
i_x[11] => Add1.IN20
i_x[11] => LessThan0.IN22
i_x[12] => LessThan0.IN20
i_x[12] => Add0.IN2
i_x[13] => LessThan0.IN19
i_x[13] => Add0.IN1
i_x[14] => LessThan0.IN18
i_x[14] => Add0.IN0
i_x[15] => LessThan0.IN17
i_x[15] => Add0.IN4
o_exp[0] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_exp[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_exp[2] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_exp[3] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_exp[4] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_exp[5] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_exp[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_exp[7] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_exp[8] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_exp[9] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_exp[10] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_exp[11] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_exp[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_exp[13] <= <GND>
o_exp[14] <= <GND>
o_exp[15] <= <GND>


|integration_final|caches:caches_int
clk => reg:reg1.clk
clk => Mem_23x900:cache1.clock
clk => reg:reg2.clk
clk => Mem_23x900:cache2.clock
clk => GetMax:MaxValue.Clk
clk => GetMin:MinValue.Clk
clk => cacheAcc_Avg:cacheAcc_Avg1.clk
clk => cacheAcc_Avg:cacheAcc_Avg2.clk
clk => GetMin:Min_b.Clk
clk => GetMax:Max_B.Clk
clk => alphabetaMem:LABEL_ALPHA.clk
clk => alphabetaMem:LABEL_BETA.clk
clk => Norm_avg:LABLE_AVGNORM.clk
write_enable_cache1 => Mem_23x900:cache1.wren
read_enable_cache1 => Mem_23x900:cache1.rden
datain_cache_kernal[0] => Mult0.IN31
datain_cache_kernal[0] => mux4x1:muxCache1.d1[0]
datain_cache_kernal[0] => mux4x1:muxCache2.d1[0]
datain_cache_kernal[1] => Mult0.IN30
datain_cache_kernal[1] => mux4x1:muxCache1.d1[1]
datain_cache_kernal[1] => mux4x1:muxCache2.d1[1]
datain_cache_kernal[2] => Mult0.IN29
datain_cache_kernal[2] => mux4x1:muxCache1.d1[2]
datain_cache_kernal[2] => mux4x1:muxCache2.d1[2]
datain_cache_kernal[3] => Mult0.IN28
datain_cache_kernal[3] => mux4x1:muxCache1.d1[3]
datain_cache_kernal[3] => mux4x1:muxCache2.d1[3]
datain_cache_kernal[4] => Mult0.IN27
datain_cache_kernal[4] => mux4x1:muxCache1.d1[4]
datain_cache_kernal[4] => mux4x1:muxCache2.d1[4]
datain_cache_kernal[5] => Mult0.IN26
datain_cache_kernal[5] => mux4x1:muxCache1.d1[5]
datain_cache_kernal[5] => mux4x1:muxCache2.d1[5]
datain_cache_kernal[6] => Mult0.IN25
datain_cache_kernal[6] => mux4x1:muxCache1.d1[6]
datain_cache_kernal[6] => mux4x1:muxCache2.d1[6]
datain_cache_kernal[7] => Mult0.IN24
datain_cache_kernal[7] => mux4x1:muxCache1.d1[7]
datain_cache_kernal[7] => mux4x1:muxCache2.d1[7]
datain_cache_kernal[8] => Mult0.IN23
datain_cache_kernal[8] => mux4x1:muxCache1.d1[8]
datain_cache_kernal[8] => mux4x1:muxCache2.d1[8]
datain_cache_kernal[9] => Mult0.IN22
datain_cache_kernal[9] => mux4x1:muxCache1.d1[9]
datain_cache_kernal[9] => mux4x1:muxCache2.d1[9]
datain_cache_kernal[10] => Mult0.IN21
datain_cache_kernal[10] => mux4x1:muxCache1.d1[10]
datain_cache_kernal[10] => mux4x1:muxCache2.d1[10]
datain_cache_kernal[11] => Mult0.IN20
datain_cache_kernal[11] => mux4x1:muxCache1.d1[11]
datain_cache_kernal[11] => mux4x1:muxCache2.d1[11]
datain_cache_kernal[12] => Mult0.IN19
datain_cache_kernal[12] => mux4x1:muxCache1.d1[12]
datain_cache_kernal[12] => mux4x1:muxCache2.d1[12]
datain_cache_kernal[13] => Mult0.IN18
datain_cache_kernal[13] => mux4x1:muxCache1.d1[13]
datain_cache_kernal[13] => mux4x1:muxCache2.d1[13]
datain_cache_kernal[14] => Mult0.IN17
datain_cache_kernal[14] => mux4x1:muxCache1.d1[14]
datain_cache_kernal[14] => mux4x1:muxCache2.d1[14]
datain_cache_kernal[15] => Mult0.IN16
datain_cache_kernal[15] => mux4x1:muxCache1.d1[15]
datain_cache_kernal[15] => mux4x1:muxCache2.d1[15]
Inew[0] => mux2x1:mux_address1.d2[0]
Inew[1] => mux2x1:mux_address1.d2[1]
Inew[2] => mux2x1:mux_address1.d2[2]
Inew[3] => mux2x1:mux_address1.d2[3]
Inew[4] => mux2x1:mux_address1.d2[4]
Inew[5] => mux2x1:mux_address1.d2[5]
Inew[6] => mux2x1:mux_address1.d2[6]
Inew[7] => mux2x1:mux_address1.d2[7]
Inew[8] => mux2x1:mux_address1.d2[8]
Inew[9] => mux2x1:mux_address1.d2[9]
Jnew[0] => mux2x1:mux_address2.d2[0]
Jnew[1] => mux2x1:mux_address2.d2[1]
Jnew[2] => mux2x1:mux_address2.d2[2]
Jnew[3] => mux2x1:mux_address2.d2[3]
Jnew[4] => mux2x1:mux_address2.d2[4]
Jnew[5] => mux2x1:mux_address2.d2[5]
Jnew[6] => mux2x1:mux_address2.d2[6]
Jnew[7] => mux2x1:mux_address2.d2[7]
Jnew[8] => mux2x1:mux_address2.d2[8]
Jnew[9] => mux2x1:mux_address2.d2[9]
MuxAddress_selc1 => mux2x1:mux_address1.s
reg_enable_cache1 => reg:reg1.wenable
reg_reset_cache1 => reg:reg1.rst
mux_selc_DataIn_cache1[0] => mux4x1:muxCache1.s[0]
mux_selc_DataIn_cache1[1] => mux4x1:muxCache1.s[1]
write_enable_cache2 => Mem_23x900:cache2.wren
read_enable_cache2 => Mem_23x900:cache2.rden
reg_enable_cache2 => reg:reg2.wenable
reg_reset_cache2 => reg:reg2.rst
mux_selc_DataIn_cache2[0] => mux4x1:muxCache2.s[0]
mux_selc_DataIn_cache2[1] => mux4x1:muxCache2.s[1]
MuxAddress_selc2 => mux2x1:mux_address2.s
Lamda[0] => Mult0.IN15
Lamda[0] => CtildeUpdate:Ctildpart.Lamda[0]
Lamda[0] => alphabetaMem:LABEL_ALPHA.lamda[0]
Lamda[0] => alphabetaMem:LABEL_BETA.lamda[0]
Lamda[0] => Add0.IN16
Lamda[1] => Mult0.IN14
Lamda[1] => CtildeUpdate:Ctildpart.Lamda[1]
Lamda[1] => alphabetaMem:LABEL_ALPHA.lamda[1]
Lamda[1] => alphabetaMem:LABEL_BETA.lamda[1]
Lamda[1] => Add0.IN15
Lamda[2] => Mult0.IN13
Lamda[2] => CtildeUpdate:Ctildpart.Lamda[2]
Lamda[2] => alphabetaMem:LABEL_ALPHA.lamda[2]
Lamda[2] => alphabetaMem:LABEL_BETA.lamda[2]
Lamda[2] => Add0.IN14
Lamda[3] => Mult0.IN12
Lamda[3] => CtildeUpdate:Ctildpart.Lamda[3]
Lamda[3] => alphabetaMem:LABEL_ALPHA.lamda[3]
Lamda[3] => alphabetaMem:LABEL_BETA.lamda[3]
Lamda[3] => Add0.IN13
Lamda[4] => Mult0.IN11
Lamda[4] => CtildeUpdate:Ctildpart.Lamda[4]
Lamda[4] => alphabetaMem:LABEL_ALPHA.lamda[4]
Lamda[4] => alphabetaMem:LABEL_BETA.lamda[4]
Lamda[4] => Add0.IN12
Lamda[5] => Mult0.IN10
Lamda[5] => CtildeUpdate:Ctildpart.Lamda[5]
Lamda[5] => alphabetaMem:LABEL_ALPHA.lamda[5]
Lamda[5] => alphabetaMem:LABEL_BETA.lamda[5]
Lamda[5] => Add0.IN11
Lamda[6] => Mult0.IN9
Lamda[6] => CtildeUpdate:Ctildpart.Lamda[6]
Lamda[6] => alphabetaMem:LABEL_ALPHA.lamda[6]
Lamda[6] => alphabetaMem:LABEL_BETA.lamda[6]
Lamda[6] => Add0.IN10
Lamda[7] => Mult0.IN8
Lamda[7] => CtildeUpdate:Ctildpart.Lamda[7]
Lamda[7] => alphabetaMem:LABEL_ALPHA.lamda[7]
Lamda[7] => alphabetaMem:LABEL_BETA.lamda[7]
Lamda[7] => Add0.IN9
Lamda[8] => Mult0.IN7
Lamda[8] => CtildeUpdate:Ctildpart.Lamda[8]
Lamda[8] => alphabetaMem:LABEL_ALPHA.lamda[8]
Lamda[8] => alphabetaMem:LABEL_BETA.lamda[8]
Lamda[8] => Add0.IN1
Lamda[9] => Mult0.IN6
Lamda[9] => CtildeUpdate:Ctildpart.Lamda[9]
Lamda[9] => alphabetaMem:LABEL_ALPHA.lamda[9]
Lamda[9] => alphabetaMem:LABEL_BETA.lamda[9]
Lamda[9] => Add0.IN8
Lamda[10] => Mult0.IN5
Lamda[10] => CtildeUpdate:Ctildpart.Lamda[10]
Lamda[10] => alphabetaMem:LABEL_ALPHA.lamda[10]
Lamda[10] => alphabetaMem:LABEL_BETA.lamda[10]
Lamda[10] => Add0.IN7
Lamda[11] => Mult0.IN4
Lamda[11] => CtildeUpdate:Ctildpart.Lamda[11]
Lamda[11] => alphabetaMem:LABEL_ALPHA.lamda[11]
Lamda[11] => alphabetaMem:LABEL_BETA.lamda[11]
Lamda[11] => Add0.IN6
Lamda[12] => Mult0.IN3
Lamda[12] => CtildeUpdate:Ctildpart.Lamda[12]
Lamda[12] => alphabetaMem:LABEL_ALPHA.lamda[12]
Lamda[12] => alphabetaMem:LABEL_BETA.lamda[12]
Lamda[12] => Add0.IN5
Lamda[13] => Mult0.IN2
Lamda[13] => CtildeUpdate:Ctildpart.Lamda[13]
Lamda[13] => alphabetaMem:LABEL_ALPHA.lamda[13]
Lamda[13] => alphabetaMem:LABEL_BETA.lamda[13]
Lamda[13] => Add0.IN4
Lamda[14] => Mult0.IN1
Lamda[14] => CtildeUpdate:Ctildpart.Lamda[14]
Lamda[14] => alphabetaMem:LABEL_ALPHA.lamda[14]
Lamda[14] => alphabetaMem:LABEL_BETA.lamda[14]
Lamda[14] => Add0.IN3
Lamda[15] => Mult0.IN0
Lamda[15] => CtildeUpdate:Ctildpart.Lamda[15]
Lamda[15] => alphabetaMem:LABEL_ALPHA.lamda[15]
Lamda[15] => alphabetaMem:LABEL_BETA.lamda[15]
Lamda[15] => Add0.IN2
Ctilde[0] => CtildeUpdate:Ctildpart.Ctilde[0]
Ctilde[1] => CtildeUpdate:Ctildpart.Ctilde[1]
Ctilde[2] => CtildeUpdate:Ctildpart.Ctilde[2]
Ctilde[3] => CtildeUpdate:Ctildpart.Ctilde[3]
Ctilde[4] => CtildeUpdate:Ctildpart.Ctilde[4]
Ctilde[5] => CtildeUpdate:Ctildpart.Ctilde[5]
Ctilde[6] => CtildeUpdate:Ctildpart.Ctilde[6]
Ctilde[7] => CtildeUpdate:Ctildpart.Ctilde[7]
Ctilde[8] => CtildeUpdate:Ctildpart.Ctilde[8]
Ctilde[9] => CtildeUpdate:Ctildpart.Ctilde[9]
mux_SelecDataOut => mux2x1:mux_DataOut_cache1and2.s
mux_SelecDataOut => CtildeUpdate:Ctildpart.sub_add_Select
reg_enableMax => GetMax:MaxValue.enable
reg_resetMax => GetMax:MaxValue.Rst
addressMax[0] <= GetMax:MaxValue.addressMax[0]
addressMax[1] <= GetMax:MaxValue.addressMax[1]
addressMax[2] <= GetMax:MaxValue.addressMax[2]
addressMax[3] <= GetMax:MaxValue.addressMax[3]
addressMax[4] <= GetMax:MaxValue.addressMax[4]
addressMax[5] <= GetMax:MaxValue.addressMax[5]
addressMax[6] <= GetMax:MaxValue.addressMax[6]
addressMax[7] <= GetMax:MaxValue.addressMax[7]
addressMax[8] <= GetMax:MaxValue.addressMax[8]
addressMax[9] <= GetMax:MaxValue.addressMax[9]
MinValueCache1[0] <= GetMin:MinValue.minCache1[0]
MinValueCache1[1] <= GetMin:MinValue.minCache1[1]
MinValueCache1[2] <= GetMin:MinValue.minCache1[2]
MinValueCache1[3] <= GetMin:MinValue.minCache1[3]
MinValueCache1[4] <= GetMin:MinValue.minCache1[4]
MinValueCache1[5] <= GetMin:MinValue.minCache1[5]
MinValueCache1[6] <= GetMin:MinValue.minCache1[6]
MinValueCache1[7] <= GetMin:MinValue.minCache1[7]
MinValueCache1[8] <= GetMin:MinValue.minCache1[8]
MinValueCache1[9] <= GetMin:MinValue.minCache1[9]
MinValueCache1[10] <= GetMin:MinValue.minCache1[10]
MinValueCache1[11] <= GetMin:MinValue.minCache1[11]
MinValueCache1[12] <= GetMin:MinValue.minCache1[12]
MinValueCache1[13] <= GetMin:MinValue.minCache1[13]
MinValueCache1[14] <= GetMin:MinValue.minCache1[14]
MinValueCache1[15] <= GetMin:MinValue.minCache1[15]
MinValueCache1[16] <= GetMin:MinValue.minCache1[16]
MinValueCache1[17] <= GetMin:MinValue.minCache1[17]
MinValueCache1[18] <= GetMin:MinValue.minCache1[18]
MinValueCache1[19] <= GetMin:MinValue.minCache1[19]
MinValueCache1[20] <= GetMin:MinValue.minCache1[20]
MinValueCache1[21] <= GetMin:MinValue.minCache1[21]
MinValueCache1[22] <= GetMin:MinValue.minCache1[22]
reg_enableMin => GetMin:MinValue.enable
reg_resetMin => GetMin:MinValue.Rst
addressMin[0] <= GetMin:MinValue.addressMin[0]
addressMin[1] <= GetMin:MinValue.addressMin[1]
addressMin[2] <= GetMin:MinValue.addressMin[2]
addressMin[3] <= GetMin:MinValue.addressMin[3]
addressMin[4] <= GetMin:MinValue.addressMin[4]
addressMin[5] <= GetMin:MinValue.addressMin[5]
addressMin[6] <= GetMin:MinValue.addressMin[6]
addressMin[7] <= GetMin:MinValue.addressMin[7]
addressMin[8] <= GetMin:MinValue.addressMin[8]
addressMin[9] <= GetMin:MinValue.addressMin[9]
MaxValueCache2[0] <= GetMax:MaxValue.maxCache2[0]
MaxValueCache2[1] <= GetMax:MaxValue.maxCache2[1]
MaxValueCache2[2] <= GetMax:MaxValue.maxCache2[2]
MaxValueCache2[3] <= GetMax:MaxValue.maxCache2[3]
MaxValueCache2[4] <= GetMax:MaxValue.maxCache2[4]
MaxValueCache2[5] <= GetMax:MaxValue.maxCache2[5]
MaxValueCache2[6] <= GetMax:MaxValue.maxCache2[6]
MaxValueCache2[7] <= GetMax:MaxValue.maxCache2[7]
MaxValueCache2[8] <= GetMax:MaxValue.maxCache2[8]
MaxValueCache2[9] <= GetMax:MaxValue.maxCache2[9]
MaxValueCache2[10] <= GetMax:MaxValue.maxCache2[10]
MaxValueCache2[11] <= GetMax:MaxValue.maxCache2[11]
MaxValueCache2[12] <= GetMax:MaxValue.maxCache2[12]
MaxValueCache2[13] <= GetMax:MaxValue.maxCache2[13]
MaxValueCache2[14] <= GetMax:MaxValue.maxCache2[14]
MaxValueCache2[15] <= GetMax:MaxValue.maxCache2[15]
MaxValueCache2[16] <= GetMax:MaxValue.maxCache2[16]
MaxValueCache2[17] <= GetMax:MaxValue.maxCache2[17]
MaxValueCache2[18] <= GetMax:MaxValue.maxCache2[18]
MaxValueCache2[19] <= GetMax:MaxValue.maxCache2[19]
MaxValueCache2[20] <= GetMax:MaxValue.maxCache2[20]
MaxValueCache2[21] <= GetMax:MaxValue.maxCache2[21]
MaxValueCache2[22] <= GetMax:MaxValue.maxCache2[22]
sig_adjustMax_address => GetMax:MaxValue.sig_adjustMax_address
sig_adjustMax_address => GetMax:Max_B.sig_adjustMax_address
sig_adjustMin_address => GetMin:MinValue.sig_adjustMin_address
sig_adjustMin_address => GetMin:Min_b.sig_adjustMin_address
write_enable_cachAcc_Avg1 => cacheAcc_Avg:cacheAcc_Avg1.write_enable_cachAcc_Avg
read_enable_cachAcc_Avg1 => cacheAcc_Avg:cacheAcc_Avg1.read_enable_cachAcc_Avg
reg_reset_cachAcc_Avg1 => cacheAcc_Avg:cacheAcc_Avg1.reg_reset_cachAcc_Avg
reg_enable_cachAcc_Avg1 => cacheAcc_Avg:cacheAcc_Avg1.reg_enable_cachAcc_Avg
MuxDataIN_SeclAcc_Avg1[0] => cacheAcc_Avg:cacheAcc_Avg1.MuxDataIN_SeclAcc_Avg[0]
MuxDataIN_SeclAcc_Avg1[1] => cacheAcc_Avg:cacheAcc_Avg1.MuxDataIN_SeclAcc_Avg[1]
write_enable_cachAcc_Avg2 => cacheAcc_Avg:cacheAcc_Avg2.write_enable_cachAcc_Avg
read_enable_cachAcc_Avg2 => cacheAcc_Avg:cacheAcc_Avg2.read_enable_cachAcc_Avg
reg_reset_cachAcc_Avg2 => cacheAcc_Avg:cacheAcc_Avg2.reg_reset_cachAcc_Avg
reg_enable_cachAcc_Avg2 => cacheAcc_Avg:cacheAcc_Avg2.reg_enable_cachAcc_Avg
MuxDataIN_SeclAcc_Avg2[0] => cacheAcc_Avg:cacheAcc_Avg2.MuxDataIN_SeclAcc_Avg[0]
MuxDataIN_SeclAcc_Avg2[1] => cacheAcc_Avg:cacheAcc_Avg2.MuxDataIN_SeclAcc_Avg[1]
WkSelect[0] => alphabetaMem:LABEL_ALPHA.WkSelect[0]
WkSelect[0] => alphabetaMem:LABEL_BETA.WkSelect[0]
WkSelect[1] => alphabetaMem:LABEL_ALPHA.WkSelect[1]
WkSelect[1] => alphabetaMem:LABEL_BETA.WkSelect[1]
average_enable_1 => alphabetaMem:LABEL_ALPHA.average_enable
average_enable_2 => alphabetaMem:LABEL_BETA.average_enable
CVcounter[0] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[0]
CVcounter[0] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[0]
CVcounter[0] => alphabetaMem:LABEL_ALPHA.CVcounter[0]
CVcounter[0] => alphabetaMem:LABEL_BETA.CVcounter[0]
CVcounter[1] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[1]
CVcounter[1] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[1]
CVcounter[1] => alphabetaMem:LABEL_ALPHA.CVcounter[1]
CVcounter[1] => alphabetaMem:LABEL_BETA.CVcounter[1]
CVcounter[2] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[2]
CVcounter[2] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[2]
CVcounter[2] => alphabetaMem:LABEL_ALPHA.CVcounter[2]
CVcounter[2] => alphabetaMem:LABEL_BETA.CVcounter[2]
CVcounter[3] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[3]
CVcounter[3] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[3]
CVcounter[3] => alphabetaMem:LABEL_ALPHA.CVcounter[3]
CVcounter[3] => alphabetaMem:LABEL_BETA.CVcounter[3]
CVcounter[4] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[4]
CVcounter[4] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[4]
CVcounter[4] => alphabetaMem:LABEL_ALPHA.CVcounter[4]
CVcounter[4] => alphabetaMem:LABEL_BETA.CVcounter[4]
CVcounter[5] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[5]
CVcounter[5] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[5]
CVcounter[5] => alphabetaMem:LABEL_ALPHA.CVcounter[5]
CVcounter[5] => alphabetaMem:LABEL_BETA.CVcounter[5]
CVcounter[6] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[6]
CVcounter[6] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[6]
CVcounter[6] => alphabetaMem:LABEL_ALPHA.CVcounter[6]
CVcounter[6] => alphabetaMem:LABEL_BETA.CVcounter[6]
CVcounter[7] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[7]
CVcounter[7] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[7]
CVcounter[7] => alphabetaMem:LABEL_ALPHA.CVcounter[7]
CVcounter[7] => alphabetaMem:LABEL_BETA.CVcounter[7]
CVcounter[8] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[8]
CVcounter[8] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[8]
CVcounter[8] => alphabetaMem:LABEL_ALPHA.CVcounter[8]
CVcounter[8] => alphabetaMem:LABEL_BETA.CVcounter[8]
CVcounter[9] => cacheAcc_Avg:cacheAcc_Avg1.CVcounter[9]
CVcounter[9] => cacheAcc_Avg:cacheAcc_Avg2.CVcounter[9]
CVcounter[9] => alphabetaMem:LABEL_ALPHA.CVcounter[9]
CVcounter[9] => alphabetaMem:LABEL_BETA.CVcounter[9]
First_Run => alphabetaMem:LABEL_ALPHA.First_Run
First_Run => alphabetaMem:LABEL_BETA.First_Run
reset_AlphaBetaI => alphabetaMem:LABEL_ALPHA.reset
Datacounter_I[0] => alphabetaMem:LABEL_ALPHA.Datacounter[0]
Datacounter_I[1] => alphabetaMem:LABEL_ALPHA.Datacounter[1]
Datacounter_I[2] => alphabetaMem:LABEL_ALPHA.Datacounter[2]
Datacounter_I[3] => alphabetaMem:LABEL_ALPHA.Datacounter[3]
Datacounter_I[4] => alphabetaMem:LABEL_ALPHA.Datacounter[4]
Datacounter_I[5] => alphabetaMem:LABEL_ALPHA.Datacounter[5]
Datacounter_I[6] => alphabetaMem:LABEL_ALPHA.Datacounter[6]
Datacounter_I[7] => alphabetaMem:LABEL_ALPHA.Datacounter[7]
Datacounter_I[8] => alphabetaMem:LABEL_ALPHA.Datacounter[8]
Datacounter_I[9] => alphabetaMem:LABEL_ALPHA.Datacounter[9]
copyTobackUp_enable_I => alphabetaMem:LABEL_ALPHA.copyTobackUp_enable
CV_Point_addressI[0] => alphabetaMem:LABEL_ALPHA.CV_Point_address[0]
CV_Point_addressI[1] => alphabetaMem:LABEL_ALPHA.CV_Point_address[1]
CV_Point_addressI[2] => alphabetaMem:LABEL_ALPHA.CV_Point_address[2]
CV_Point_addressI[3] => alphabetaMem:LABEL_ALPHA.CV_Point_address[3]
CV_Point_addressI[4] => alphabetaMem:LABEL_ALPHA.CV_Point_address[4]
CV_Point_addressI[5] => alphabetaMem:LABEL_ALPHA.CV_Point_address[5]
CV_Point_addressI[6] => alphabetaMem:LABEL_ALPHA.CV_Point_address[6]
CV_Point_addressI[7] => alphabetaMem:LABEL_ALPHA.CV_Point_address[7]
CV_Point_addressI[8] => alphabetaMem:LABEL_ALPHA.CV_Point_address[8]
CV_Point_addressI[9] => alphabetaMem:LABEL_ALPHA.CV_Point_address[9]
read_enable_AlphaBeta_AvrgI => alphabetaMem:LABEL_ALPHA.read_enable_norm_avg
read_enable_BackUp_I => alphabetaMem:LABEL_ALPHA.read_enable_BackUp
alpha_beta_wake_up_I => alphabetaMem:LABEL_ALPHA.alpha_beta_wake_up
reset_AlphaBetaJ => alphabetaMem:LABEL_BETA.reset
Datacounter_J[0] => alphabetaMem:LABEL_BETA.Datacounter[0]
Datacounter_J[1] => alphabetaMem:LABEL_BETA.Datacounter[1]
Datacounter_J[2] => alphabetaMem:LABEL_BETA.Datacounter[2]
Datacounter_J[3] => alphabetaMem:LABEL_BETA.Datacounter[3]
Datacounter_J[4] => alphabetaMem:LABEL_BETA.Datacounter[4]
Datacounter_J[5] => alphabetaMem:LABEL_BETA.Datacounter[5]
Datacounter_J[6] => alphabetaMem:LABEL_BETA.Datacounter[6]
Datacounter_J[7] => alphabetaMem:LABEL_BETA.Datacounter[7]
Datacounter_J[8] => alphabetaMem:LABEL_BETA.Datacounter[8]
Datacounter_J[9] => alphabetaMem:LABEL_BETA.Datacounter[9]
copyTobackUp_enable_J => alphabetaMem:LABEL_BETA.copyTobackUp_enable
CV_Point_addressJ[0] => alphabetaMem:LABEL_BETA.CV_Point_address[0]
CV_Point_addressJ[1] => alphabetaMem:LABEL_BETA.CV_Point_address[1]
CV_Point_addressJ[2] => alphabetaMem:LABEL_BETA.CV_Point_address[2]
CV_Point_addressJ[3] => alphabetaMem:LABEL_BETA.CV_Point_address[3]
CV_Point_addressJ[4] => alphabetaMem:LABEL_BETA.CV_Point_address[4]
CV_Point_addressJ[5] => alphabetaMem:LABEL_BETA.CV_Point_address[5]
CV_Point_addressJ[6] => alphabetaMem:LABEL_BETA.CV_Point_address[6]
CV_Point_addressJ[7] => alphabetaMem:LABEL_BETA.CV_Point_address[7]
CV_Point_addressJ[8] => alphabetaMem:LABEL_BETA.CV_Point_address[8]
CV_Point_addressJ[9] => alphabetaMem:LABEL_BETA.CV_Point_address[9]
read_enable_AlphaBeta_AvrgJ => alphabetaMem:LABEL_BETA.read_enable_norm_avg
read_enable_BackUp_J => alphabetaMem:LABEL_BETA.read_enable_BackUp
alpha_beta_wake_up_J => alphabetaMem:LABEL_BETA.alpha_beta_wake_up
Mux_Select_Avg1_or_Avg2 => Norm_avg:LABLE_AVGNORM.Mux_Select_Avg1_or_Avg2
Mux_Select_alpha_NormAvg[0] => Norm_avg:LABLE_AVGNORM.Mux_Select_alpha[0]
Mux_Select_alpha_NormAvg[1] => Norm_avg:LABLE_AVGNORM.Mux_Select_alpha[1]
Reg_reset_adder_AvgNorm => Norm_avg:LABLE_AVGNORM.Reg_reset_AvgNorm
Reg_Enable_adder_AvgNorm => Norm_avg:LABLE_AVGNORM.Reg_Enable_AvgNorm
Mux_Select_AvgNorm_Que_in => Norm_avg:LABLE_AVGNORM.Mux_Select_AvgNorm_Que_in
Reset_fifo_AvgNorm => Norm_avg:LABLE_AVGNORM.Reset_fifo_AvgNorm
WriteEnable_fifo_AvgNorm => Norm_avg:LABLE_AVGNORM.WriteEnable_fifo_AvgNorm
ReadEnable_fifo_AvgNorm => Norm_avg:LABLE_AVGNORM.ReadEnable_fifo_AvgNorm
FifoEmpty_fifo <= Norm_avg:LABLE_AVGNORM.FifoEmpty_fifo
FifoFull_fifo <= Norm_avg:LABLE_AVGNORM.FifoFull_fifo
Reg_reset_Queu_AvgNorm => Norm_avg:LABLE_AVGNORM.Reg_reset_Queu_AvgNorm
Reg_Enable_Queu_AvgNorm => Norm_avg:LABLE_AVGNORM.Reg_Enable_Queu_AvgNorm
Reset_square => Norm_avg:LABLE_AVGNORM.Reset_square
Last_Termination_condition[0] <= Norm_avg:LABLE_AVGNORM.Last_Termination_condition[0]
Last_Termination_condition[1] <= Norm_avg:LABLE_AVGNORM.Last_Termination_condition[1]
reg_reset_Min_b => GetMin:Min_b.Rst
reg_enable_Min_b => GetMin:Min_b.enable
reg_reset_Max_b => GetMax:Max_B.Rst
reg_enable_Max_b => GetMax:Max_B.enable
b[0] <= b[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|mux4x1:muxCache1
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d2[17] => q.DATAB
d2[18] => q.DATAB
d2[19] => q.DATAB
d2[20] => q.DATAB
d2[21] => q.DATAB
d2[22] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d3[17] => q.DATAB
d3[18] => q.DATAB
d3[19] => q.DATAB
d3[20] => q.DATAB
d3[21] => q.DATAB
d3[22] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
d4[17] => q.DATAA
d4[18] => q.DATAA
d4[19] => q.DATAA
d4[20] => q.DATAA
d4[21] => q.DATAA
d4[22] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|caches:caches_int|N_bitfulladder:adder1|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder1|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|reg:reg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|mux2x1:mux_address1
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Mem_23x900:cache1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]


|integration_final|caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component
wren_a => altsyncram_m504:auto_generated.wren_a
rden_a => altsyncram_m504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m504:auto_generated.data_a[0]
data_a[1] => altsyncram_m504:auto_generated.data_a[1]
data_a[2] => altsyncram_m504:auto_generated.data_a[2]
data_a[3] => altsyncram_m504:auto_generated.data_a[3]
data_a[4] => altsyncram_m504:auto_generated.data_a[4]
data_a[5] => altsyncram_m504:auto_generated.data_a[5]
data_a[6] => altsyncram_m504:auto_generated.data_a[6]
data_a[7] => altsyncram_m504:auto_generated.data_a[7]
data_a[8] => altsyncram_m504:auto_generated.data_a[8]
data_a[9] => altsyncram_m504:auto_generated.data_a[9]
data_a[10] => altsyncram_m504:auto_generated.data_a[10]
data_a[11] => altsyncram_m504:auto_generated.data_a[11]
data_a[12] => altsyncram_m504:auto_generated.data_a[12]
data_a[13] => altsyncram_m504:auto_generated.data_a[13]
data_a[14] => altsyncram_m504:auto_generated.data_a[14]
data_a[15] => altsyncram_m504:auto_generated.data_a[15]
data_a[16] => altsyncram_m504:auto_generated.data_a[16]
data_a[17] => altsyncram_m504:auto_generated.data_a[17]
data_a[18] => altsyncram_m504:auto_generated.data_a[18]
data_a[19] => altsyncram_m504:auto_generated.data_a[19]
data_a[20] => altsyncram_m504:auto_generated.data_a[20]
data_a[21] => altsyncram_m504:auto_generated.data_a[21]
data_a[22] => altsyncram_m504:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m504:auto_generated.address_a[0]
address_a[1] => altsyncram_m504:auto_generated.address_a[1]
address_a[2] => altsyncram_m504:auto_generated.address_a[2]
address_a[3] => altsyncram_m504:auto_generated.address_a[3]
address_a[4] => altsyncram_m504:auto_generated.address_a[4]
address_a[5] => altsyncram_m504:auto_generated.address_a[5]
address_a[6] => altsyncram_m504:auto_generated.address_a[6]
address_a[7] => altsyncram_m504:auto_generated.address_a[7]
address_a[8] => altsyncram_m504:auto_generated.address_a[8]
address_a[9] => altsyncram_m504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m504:auto_generated.q_a[0]
q_a[1] <= altsyncram_m504:auto_generated.q_a[1]
q_a[2] <= altsyncram_m504:auto_generated.q_a[2]
q_a[3] <= altsyncram_m504:auto_generated.q_a[3]
q_a[4] <= altsyncram_m504:auto_generated.q_a[4]
q_a[5] <= altsyncram_m504:auto_generated.q_a[5]
q_a[6] <= altsyncram_m504:auto_generated.q_a[6]
q_a[7] <= altsyncram_m504:auto_generated.q_a[7]
q_a[8] <= altsyncram_m504:auto_generated.q_a[8]
q_a[9] <= altsyncram_m504:auto_generated.q_a[9]
q_a[10] <= altsyncram_m504:auto_generated.q_a[10]
q_a[11] <= altsyncram_m504:auto_generated.q_a[11]
q_a[12] <= altsyncram_m504:auto_generated.q_a[12]
q_a[13] <= altsyncram_m504:auto_generated.q_a[13]
q_a[14] <= altsyncram_m504:auto_generated.q_a[14]
q_a[15] <= altsyncram_m504:auto_generated.q_a[15]
q_a[16] <= altsyncram_m504:auto_generated.q_a[16]
q_a[17] <= altsyncram_m504:auto_generated.q_a[17]
q_a[18] <= altsyncram_m504:auto_generated.q_a[18]
q_a[19] <= altsyncram_m504:auto_generated.q_a[19]
q_a[20] <= altsyncram_m504:auto_generated.q_a[20]
q_a[21] <= altsyncram_m504:auto_generated.q_a[21]
q_a[22] <= altsyncram_m504:auto_generated.q_a[22]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|integration_final|caches:caches_int|mux4x1:muxCache2
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d2[17] => q.DATAB
d2[18] => q.DATAB
d2[19] => q.DATAB
d2[20] => q.DATAB
d2[21] => q.DATAB
d2[22] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d3[17] => q.DATAB
d3[18] => q.DATAB
d3[19] => q.DATAB
d3[20] => q.DATAB
d3[21] => q.DATAB
d3[22] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
d4[17] => q.DATAA
d4[18] => q.DATAA
d4[19] => q.DATAA
d4[20] => q.DATAA
d4[21] => q.DATAA
d4[22] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|caches:caches_int|N_bitfulladder:adder2|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|N_bitfulladder:adder2|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|reg:reg2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|mux2x1:mux_address2
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Mem_23x900:cache2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]


|integration_final|caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component
wren_a => altsyncram_m504:auto_generated.wren_a
rden_a => altsyncram_m504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m504:auto_generated.data_a[0]
data_a[1] => altsyncram_m504:auto_generated.data_a[1]
data_a[2] => altsyncram_m504:auto_generated.data_a[2]
data_a[3] => altsyncram_m504:auto_generated.data_a[3]
data_a[4] => altsyncram_m504:auto_generated.data_a[4]
data_a[5] => altsyncram_m504:auto_generated.data_a[5]
data_a[6] => altsyncram_m504:auto_generated.data_a[6]
data_a[7] => altsyncram_m504:auto_generated.data_a[7]
data_a[8] => altsyncram_m504:auto_generated.data_a[8]
data_a[9] => altsyncram_m504:auto_generated.data_a[9]
data_a[10] => altsyncram_m504:auto_generated.data_a[10]
data_a[11] => altsyncram_m504:auto_generated.data_a[11]
data_a[12] => altsyncram_m504:auto_generated.data_a[12]
data_a[13] => altsyncram_m504:auto_generated.data_a[13]
data_a[14] => altsyncram_m504:auto_generated.data_a[14]
data_a[15] => altsyncram_m504:auto_generated.data_a[15]
data_a[16] => altsyncram_m504:auto_generated.data_a[16]
data_a[17] => altsyncram_m504:auto_generated.data_a[17]
data_a[18] => altsyncram_m504:auto_generated.data_a[18]
data_a[19] => altsyncram_m504:auto_generated.data_a[19]
data_a[20] => altsyncram_m504:auto_generated.data_a[20]
data_a[21] => altsyncram_m504:auto_generated.data_a[21]
data_a[22] => altsyncram_m504:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m504:auto_generated.address_a[0]
address_a[1] => altsyncram_m504:auto_generated.address_a[1]
address_a[2] => altsyncram_m504:auto_generated.address_a[2]
address_a[3] => altsyncram_m504:auto_generated.address_a[3]
address_a[4] => altsyncram_m504:auto_generated.address_a[4]
address_a[5] => altsyncram_m504:auto_generated.address_a[5]
address_a[6] => altsyncram_m504:auto_generated.address_a[6]
address_a[7] => altsyncram_m504:auto_generated.address_a[7]
address_a[8] => altsyncram_m504:auto_generated.address_a[8]
address_a[9] => altsyncram_m504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m504:auto_generated.q_a[0]
q_a[1] <= altsyncram_m504:auto_generated.q_a[1]
q_a[2] <= altsyncram_m504:auto_generated.q_a[2]
q_a[3] <= altsyncram_m504:auto_generated.q_a[3]
q_a[4] <= altsyncram_m504:auto_generated.q_a[4]
q_a[5] <= altsyncram_m504:auto_generated.q_a[5]
q_a[6] <= altsyncram_m504:auto_generated.q_a[6]
q_a[7] <= altsyncram_m504:auto_generated.q_a[7]
q_a[8] <= altsyncram_m504:auto_generated.q_a[8]
q_a[9] <= altsyncram_m504:auto_generated.q_a[9]
q_a[10] <= altsyncram_m504:auto_generated.q_a[10]
q_a[11] <= altsyncram_m504:auto_generated.q_a[11]
q_a[12] <= altsyncram_m504:auto_generated.q_a[12]
q_a[13] <= altsyncram_m504:auto_generated.q_a[13]
q_a[14] <= altsyncram_m504:auto_generated.q_a[14]
q_a[15] <= altsyncram_m504:auto_generated.q_a[15]
q_a[16] <= altsyncram_m504:auto_generated.q_a[16]
q_a[17] <= altsyncram_m504:auto_generated.q_a[17]
q_a[18] <= altsyncram_m504:auto_generated.q_a[18]
q_a[19] <= altsyncram_m504:auto_generated.q_a[19]
q_a[20] <= altsyncram_m504:auto_generated.q_a[20]
q_a[21] <= altsyncram_m504:auto_generated.q_a[21]
q_a[22] <= altsyncram_m504:auto_generated.q_a[22]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component|altsyncram_m504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|integration_final|caches:caches_int|mux2x1:mux_DataOut_cache1and2
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
d2[17] => q.DATAA
d2[18] => q.DATAA
d2[19] => q.DATAA
d2[20] => q.DATAA
d2[21] => q.DATAA
d2[22] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|CtildeUpdate:Ctildpart
CacheDataOut[0] => Ctilde_Update_Output[0].DATAIN
CacheDataOut[1] => Ctilde_Update_Output[1].DATAIN
CacheDataOut[2] => Ctilde_Update_Output[2].DATAIN
CacheDataOut[3] => Ctilde_Update_Output[3].DATAIN
CacheDataOut[4] => Add0.IN20
CacheDataOut[4] => Add1.IN40
CacheDataOut[5] => Add0.IN19
CacheDataOut[5] => Add1.IN39
CacheDataOut[6] => Add0.IN18
CacheDataOut[6] => Add1.IN38
CacheDataOut[7] => Add0.IN17
CacheDataOut[7] => Add1.IN37
CacheDataOut[8] => Add0.IN16
CacheDataOut[8] => Add1.IN36
CacheDataOut[9] => Add0.IN15
CacheDataOut[9] => Add1.IN35
CacheDataOut[10] => Add0.IN14
CacheDataOut[10] => Add1.IN34
CacheDataOut[11] => Add0.IN13
CacheDataOut[11] => Add1.IN33
CacheDataOut[12] => Add0.IN12
CacheDataOut[12] => Add1.IN32
CacheDataOut[13] => Add0.IN11
CacheDataOut[13] => Add1.IN31
CacheDataOut[14] => Add0.IN10
CacheDataOut[14] => Add1.IN30
CacheDataOut[15] => Add0.IN9
CacheDataOut[15] => Add1.IN29
CacheDataOut[16] => Add0.IN8
CacheDataOut[16] => Add1.IN28
CacheDataOut[17] => Add0.IN7
CacheDataOut[17] => Add1.IN27
CacheDataOut[18] => Add0.IN6
CacheDataOut[18] => Add1.IN26
CacheDataOut[19] => Add0.IN5
CacheDataOut[19] => Add1.IN25
CacheDataOut[20] => Add0.IN4
CacheDataOut[20] => Add1.IN24
CacheDataOut[21] => Add0.IN3
CacheDataOut[21] => Add1.IN23
CacheDataOut[22] => Add0.IN1
CacheDataOut[22] => Add0.IN2
CacheDataOut[22] => Add1.IN21
CacheDataOut[22] => Add1.IN22
Lamda[0] => Mult0.IN8
Lamda[1] => Mult0.IN7
Lamda[2] => Mult0.IN6
Lamda[3] => Mult0.IN5
Lamda[4] => Mult0.IN4
Lamda[5] => Mult0.IN3
Lamda[6] => Mult0.IN2
Lamda[7] => Mult0.IN1
Lamda[8] => Mult0.IN0
Lamda[9] => ~NO_FANOUT~
Lamda[10] => ~NO_FANOUT~
Lamda[11] => ~NO_FANOUT~
Lamda[12] => ~NO_FANOUT~
Lamda[13] => ~NO_FANOUT~
Lamda[14] => ~NO_FANOUT~
Lamda[15] => ~NO_FANOUT~
Ctilde[0] => Mult0.IN18
Ctilde[1] => Mult0.IN17
Ctilde[2] => Mult0.IN16
Ctilde[3] => Mult0.IN15
Ctilde[4] => Mult0.IN14
Ctilde[5] => Mult0.IN13
Ctilde[6] => Mult0.IN12
Ctilde[7] => Mult0.IN11
Ctilde[8] => Mult0.IN10
Ctilde[9] => Mult0.IN9
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
sub_add_Select => Sig_Ctilde_Update_Output.OUTPUTSELECT
Ctilde_Update_Output[0] <= CacheDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[1] <= CacheDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[2] <= CacheDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[3] <= CacheDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[4] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[5] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[6] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[7] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[8] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[9] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[10] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[11] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[12] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[13] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[14] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[15] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[16] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[17] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[18] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[19] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[20] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[21] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE
Ctilde_Update_Output[22] <= Sig_Ctilde_Update_Output.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:MaxValue
Clk => reg:RegAddress.clk
Clk => MaximReg:RegIn1new.clk
Rst => reg:RegAddress.rst
Rst => MaximReg:RegIn1new.rst
enable => MaximReg:RegIn1new.wenable
addressi[0] => reg:RegAddress.d[0]
addressi[1] => reg:RegAddress.d[1]
addressi[2] => reg:RegAddress.d[2]
addressi[3] => reg:RegAddress.d[3]
addressi[4] => reg:RegAddress.d[4]
addressi[5] => reg:RegAddress.d[5]
addressi[6] => reg:RegAddress.d[6]
addressi[7] => reg:RegAddress.d[7]
addressi[8] => reg:RegAddress.d[8]
addressi[9] => reg:RegAddress.d[9]
In2new[0] => Comparator_Caches:SelectMax.In2[0]
In2new[0] => mux2x1:MaxValue.d1[0]
In2new[1] => Comparator_Caches:SelectMax.In2[1]
In2new[1] => mux2x1:MaxValue.d1[1]
In2new[2] => Comparator_Caches:SelectMax.In2[2]
In2new[2] => mux2x1:MaxValue.d1[2]
In2new[3] => Comparator_Caches:SelectMax.In2[3]
In2new[3] => mux2x1:MaxValue.d1[3]
In2new[4] => Comparator_Caches:SelectMax.In2[4]
In2new[4] => mux2x1:MaxValue.d1[4]
In2new[5] => Comparator_Caches:SelectMax.In2[5]
In2new[5] => mux2x1:MaxValue.d1[5]
In2new[6] => Comparator_Caches:SelectMax.In2[6]
In2new[6] => mux2x1:MaxValue.d1[6]
In2new[7] => Comparator_Caches:SelectMax.In2[7]
In2new[7] => mux2x1:MaxValue.d1[7]
In2new[8] => Comparator_Caches:SelectMax.In2[8]
In2new[8] => mux2x1:MaxValue.d1[8]
In2new[9] => Comparator_Caches:SelectMax.In2[9]
In2new[9] => mux2x1:MaxValue.d1[9]
In2new[10] => Comparator_Caches:SelectMax.In2[10]
In2new[10] => mux2x1:MaxValue.d1[10]
In2new[11] => Comparator_Caches:SelectMax.In2[11]
In2new[11] => mux2x1:MaxValue.d1[11]
In2new[12] => Comparator_Caches:SelectMax.In2[12]
In2new[12] => mux2x1:MaxValue.d1[12]
In2new[13] => Comparator_Caches:SelectMax.In2[13]
In2new[13] => mux2x1:MaxValue.d1[13]
In2new[14] => Comparator_Caches:SelectMax.In2[14]
In2new[14] => mux2x1:MaxValue.d1[14]
In2new[15] => Comparator_Caches:SelectMax.In2[15]
In2new[15] => mux2x1:MaxValue.d1[15]
In2new[16] => Comparator_Caches:SelectMax.In2[16]
In2new[16] => mux2x1:MaxValue.d1[16]
In2new[17] => Comparator_Caches:SelectMax.In2[17]
In2new[17] => mux2x1:MaxValue.d1[17]
In2new[18] => Comparator_Caches:SelectMax.In2[18]
In2new[18] => mux2x1:MaxValue.d1[18]
In2new[19] => Comparator_Caches:SelectMax.In2[19]
In2new[19] => mux2x1:MaxValue.d1[19]
In2new[20] => Comparator_Caches:SelectMax.In2[20]
In2new[20] => mux2x1:MaxValue.d1[20]
In2new[21] => Comparator_Caches:SelectMax.In2[21]
In2new[21] => mux2x1:MaxValue.d1[21]
In2new[22] => Comparator_Caches:SelectMax.In2[22]
In2new[22] => mux2x1:MaxValue.d1[22]
addressMax[0] <= reg:RegAddress.q[0]
addressMax[1] <= reg:RegAddress.q[1]
addressMax[2] <= reg:RegAddress.q[2]
addressMax[3] <= reg:RegAddress.q[3]
addressMax[4] <= reg:RegAddress.q[4]
addressMax[5] <= reg:RegAddress.q[5]
addressMax[6] <= reg:RegAddress.q[6]
addressMax[7] <= reg:RegAddress.q[7]
addressMax[8] <= reg:RegAddress.q[8]
addressMax[9] <= reg:RegAddress.q[9]
maxCache2[0] <= MaximReg:RegIn1new.q[0]
maxCache2[1] <= MaximReg:RegIn1new.q[1]
maxCache2[2] <= MaximReg:RegIn1new.q[2]
maxCache2[3] <= MaximReg:RegIn1new.q[3]
maxCache2[4] <= MaximReg:RegIn1new.q[4]
maxCache2[5] <= MaximReg:RegIn1new.q[5]
maxCache2[6] <= MaximReg:RegIn1new.q[6]
maxCache2[7] <= MaximReg:RegIn1new.q[7]
maxCache2[8] <= MaximReg:RegIn1new.q[8]
maxCache2[9] <= MaximReg:RegIn1new.q[9]
maxCache2[10] <= MaximReg:RegIn1new.q[10]
maxCache2[11] <= MaximReg:RegIn1new.q[11]
maxCache2[12] <= MaximReg:RegIn1new.q[12]
maxCache2[13] <= MaximReg:RegIn1new.q[13]
maxCache2[14] <= MaximReg:RegIn1new.q[14]
maxCache2[15] <= MaximReg:RegIn1new.q[15]
maxCache2[16] <= MaximReg:RegIn1new.q[16]
maxCache2[17] <= MaximReg:RegIn1new.q[17]
maxCache2[18] <= MaximReg:RegIn1new.q[18]
maxCache2[19] <= MaximReg:RegIn1new.q[19]
maxCache2[20] <= MaximReg:RegIn1new.q[20]
maxCache2[21] <= MaximReg:RegIn1new.q[21]
maxCache2[22] <= MaximReg:RegIn1new.q[22]
sig_adjustMax_address => RegEnable.OUTPUTSELECT


|integration_final|caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax
In1[0] => Add0.IN48
In1[1] => Add0.IN47
In1[2] => Add0.IN46
In1[3] => Add0.IN45
In1[4] => Add0.IN44
In1[5] => Add0.IN43
In1[6] => Add0.IN42
In1[7] => Add0.IN41
In1[8] => Add0.IN40
In1[9] => Add0.IN39
In1[10] => Add0.IN38
In1[11] => Add0.IN37
In1[12] => Add0.IN36
In1[13] => Add0.IN35
In1[14] => Add0.IN34
In1[15] => Add0.IN33
In1[16] => Add0.IN32
In1[17] => Add0.IN31
In1[18] => Add0.IN30
In1[19] => Add0.IN29
In1[20] => Add0.IN28
In1[21] => Add0.IN27
In1[22] => Add0.IN25
In1[22] => Add0.IN26
In2[0] => Add0.IN24
In2[1] => Add0.IN23
In2[2] => Add0.IN22
In2[3] => Add0.IN21
In2[4] => Add0.IN20
In2[5] => Add0.IN19
In2[6] => Add0.IN18
In2[7] => Add0.IN17
In2[8] => Add0.IN16
In2[9] => Add0.IN15
In2[10] => Add0.IN14
In2[11] => Add0.IN13
In2[12] => Add0.IN12
In2[13] => Add0.IN11
In2[14] => Add0.IN10
In2[15] => Add0.IN9
In2[16] => Add0.IN8
In2[17] => Add0.IN7
In2[18] => Add0.IN6
In2[19] => Add0.IN5
In2[20] => Add0.IN4
In2[21] => Add0.IN3
In2[22] => Add0.IN1
In2[22] => Add0.IN2
Y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= <GND>


|integration_final|caches:caches_int|GetMax:MaxValue|reg:RegAddress
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:MaxValue|mux2x1:MaxValue
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
d2[17] => q.DATAA
d2[18] => q.DATAA
d2[19] => q.DATAA
d2[20] => q.DATAA
d2[21] => q.DATAA
d2[22] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
rst => q[0]~reg0.ALOAD
rst => q[1]~reg0.ALOAD
rst => q[2]~reg0.ALOAD
rst => q[3]~reg0.ALOAD
rst => q[4]~reg0.ALOAD
rst => q[5]~reg0.ALOAD
rst => q[6]~reg0.ALOAD
rst => q[7]~reg0.ALOAD
rst => q[8]~reg0.ALOAD
rst => q[9]~reg0.ALOAD
rst => q[10]~reg0.ALOAD
rst => q[11]~reg0.ALOAD
rst => q[12]~reg0.ALOAD
rst => q[13]~reg0.ALOAD
rst => q[14]~reg0.ALOAD
rst => q[15]~reg0.ALOAD
rst => q[16]~reg0.ALOAD
rst => q[17]~reg0.ALOAD
rst => q[18]~reg0.ALOAD
rst => q[19]~reg0.ALOAD
rst => q[20]~reg0.ALOAD
rst => q[21]~reg0.ALOAD
rst => q[22]~reg0.ALOAD
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
wenable => q[17]~reg0.ENA
wenable => q[18]~reg0.ENA
wenable => q[19]~reg0.ENA
wenable => q[20]~reg0.ENA
wenable => q[21]~reg0.ENA
wenable => q[22]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:MinValue
Clk => reg:RegAddress.clk
Clk => MinimReg:RegIn1new.clk
Rst => reg:RegAddress.rst
Rst => MinimReg:RegIn1new.rst
enable => MinimReg:RegIn1new.wenable
addressj[0] => reg:RegAddress.d[0]
addressj[1] => reg:RegAddress.d[1]
addressj[2] => reg:RegAddress.d[2]
addressj[3] => reg:RegAddress.d[3]
addressj[4] => reg:RegAddress.d[4]
addressj[5] => reg:RegAddress.d[5]
addressj[6] => reg:RegAddress.d[6]
addressj[7] => reg:RegAddress.d[7]
addressj[8] => reg:RegAddress.d[8]
addressj[9] => reg:RegAddress.d[9]
In2new[0] => Comparator_Caches:SelectMin.In1[0]
In2new[0] => mux2x1:MinValue.d1[0]
In2new[1] => Comparator_Caches:SelectMin.In1[1]
In2new[1] => mux2x1:MinValue.d1[1]
In2new[2] => Comparator_Caches:SelectMin.In1[2]
In2new[2] => mux2x1:MinValue.d1[2]
In2new[3] => Comparator_Caches:SelectMin.In1[3]
In2new[3] => mux2x1:MinValue.d1[3]
In2new[4] => Comparator_Caches:SelectMin.In1[4]
In2new[4] => mux2x1:MinValue.d1[4]
In2new[5] => Comparator_Caches:SelectMin.In1[5]
In2new[5] => mux2x1:MinValue.d1[5]
In2new[6] => Comparator_Caches:SelectMin.In1[6]
In2new[6] => mux2x1:MinValue.d1[6]
In2new[7] => Comparator_Caches:SelectMin.In1[7]
In2new[7] => mux2x1:MinValue.d1[7]
In2new[8] => Comparator_Caches:SelectMin.In1[8]
In2new[8] => mux2x1:MinValue.d1[8]
In2new[9] => Comparator_Caches:SelectMin.In1[9]
In2new[9] => mux2x1:MinValue.d1[9]
In2new[10] => Comparator_Caches:SelectMin.In1[10]
In2new[10] => mux2x1:MinValue.d1[10]
In2new[11] => Comparator_Caches:SelectMin.In1[11]
In2new[11] => mux2x1:MinValue.d1[11]
In2new[12] => Comparator_Caches:SelectMin.In1[12]
In2new[12] => mux2x1:MinValue.d1[12]
In2new[13] => Comparator_Caches:SelectMin.In1[13]
In2new[13] => mux2x1:MinValue.d1[13]
In2new[14] => Comparator_Caches:SelectMin.In1[14]
In2new[14] => mux2x1:MinValue.d1[14]
In2new[15] => Comparator_Caches:SelectMin.In1[15]
In2new[15] => mux2x1:MinValue.d1[15]
In2new[16] => Comparator_Caches:SelectMin.In1[16]
In2new[16] => mux2x1:MinValue.d1[16]
In2new[17] => Comparator_Caches:SelectMin.In1[17]
In2new[17] => mux2x1:MinValue.d1[17]
In2new[18] => Comparator_Caches:SelectMin.In1[18]
In2new[18] => mux2x1:MinValue.d1[18]
In2new[19] => Comparator_Caches:SelectMin.In1[19]
In2new[19] => mux2x1:MinValue.d1[19]
In2new[20] => Comparator_Caches:SelectMin.In1[20]
In2new[20] => mux2x1:MinValue.d1[20]
In2new[21] => Comparator_Caches:SelectMin.In1[21]
In2new[21] => mux2x1:MinValue.d1[21]
In2new[22] => Comparator_Caches:SelectMin.In1[22]
In2new[22] => mux2x1:MinValue.d1[22]
addressMin[0] <= reg:RegAddress.q[0]
addressMin[1] <= reg:RegAddress.q[1]
addressMin[2] <= reg:RegAddress.q[2]
addressMin[3] <= reg:RegAddress.q[3]
addressMin[4] <= reg:RegAddress.q[4]
addressMin[5] <= reg:RegAddress.q[5]
addressMin[6] <= reg:RegAddress.q[6]
addressMin[7] <= reg:RegAddress.q[7]
addressMin[8] <= reg:RegAddress.q[8]
addressMin[9] <= reg:RegAddress.q[9]
minCache1[0] <= MinimReg:RegIn1new.q[0]
minCache1[1] <= MinimReg:RegIn1new.q[1]
minCache1[2] <= MinimReg:RegIn1new.q[2]
minCache1[3] <= MinimReg:RegIn1new.q[3]
minCache1[4] <= MinimReg:RegIn1new.q[4]
minCache1[5] <= MinimReg:RegIn1new.q[5]
minCache1[6] <= MinimReg:RegIn1new.q[6]
minCache1[7] <= MinimReg:RegIn1new.q[7]
minCache1[8] <= MinimReg:RegIn1new.q[8]
minCache1[9] <= MinimReg:RegIn1new.q[9]
minCache1[10] <= MinimReg:RegIn1new.q[10]
minCache1[11] <= MinimReg:RegIn1new.q[11]
minCache1[12] <= MinimReg:RegIn1new.q[12]
minCache1[13] <= MinimReg:RegIn1new.q[13]
minCache1[14] <= MinimReg:RegIn1new.q[14]
minCache1[15] <= MinimReg:RegIn1new.q[15]
minCache1[16] <= MinimReg:RegIn1new.q[16]
minCache1[17] <= MinimReg:RegIn1new.q[17]
minCache1[18] <= MinimReg:RegIn1new.q[18]
minCache1[19] <= MinimReg:RegIn1new.q[19]
minCache1[20] <= MinimReg:RegIn1new.q[20]
minCache1[21] <= MinimReg:RegIn1new.q[21]
minCache1[22] <= MinimReg:RegIn1new.q[22]
sig_adjustMin_address => RegEnable.OUTPUTSELECT


|integration_final|caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin
In1[0] => Add0.IN48
In1[1] => Add0.IN47
In1[2] => Add0.IN46
In1[3] => Add0.IN45
In1[4] => Add0.IN44
In1[5] => Add0.IN43
In1[6] => Add0.IN42
In1[7] => Add0.IN41
In1[8] => Add0.IN40
In1[9] => Add0.IN39
In1[10] => Add0.IN38
In1[11] => Add0.IN37
In1[12] => Add0.IN36
In1[13] => Add0.IN35
In1[14] => Add0.IN34
In1[15] => Add0.IN33
In1[16] => Add0.IN32
In1[17] => Add0.IN31
In1[18] => Add0.IN30
In1[19] => Add0.IN29
In1[20] => Add0.IN28
In1[21] => Add0.IN27
In1[22] => Add0.IN25
In1[22] => Add0.IN26
In2[0] => Add0.IN24
In2[1] => Add0.IN23
In2[2] => Add0.IN22
In2[3] => Add0.IN21
In2[4] => Add0.IN20
In2[5] => Add0.IN19
In2[6] => Add0.IN18
In2[7] => Add0.IN17
In2[8] => Add0.IN16
In2[9] => Add0.IN15
In2[10] => Add0.IN14
In2[11] => Add0.IN13
In2[12] => Add0.IN12
In2[13] => Add0.IN11
In2[14] => Add0.IN10
In2[15] => Add0.IN9
In2[16] => Add0.IN8
In2[17] => Add0.IN7
In2[18] => Add0.IN6
In2[19] => Add0.IN5
In2[20] => Add0.IN4
In2[21] => Add0.IN3
In2[22] => Add0.IN1
In2[22] => Add0.IN2
Y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= <GND>


|integration_final|caches:caches_int|GetMin:MinValue|reg:RegAddress
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:MinValue|mux2x1:MinValue
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
d2[16] => q.DATAA
d2[17] => q.DATAA
d2[18] => q.DATAA
d2[19] => q.DATAA
d2[20] => q.DATAA
d2[21] => q.DATAA
d2[22] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
rst => q[0]~reg0.ALOAD
rst => q[1]~reg0.ALOAD
rst => q[2]~reg0.ALOAD
rst => q[3]~reg0.ALOAD
rst => q[4]~reg0.ALOAD
rst => q[5]~reg0.ALOAD
rst => q[6]~reg0.ALOAD
rst => q[7]~reg0.ALOAD
rst => q[8]~reg0.ALOAD
rst => q[9]~reg0.ALOAD
rst => q[10]~reg0.ALOAD
rst => q[11]~reg0.ALOAD
rst => q[12]~reg0.ALOAD
rst => q[13]~reg0.ALOAD
rst => q[14]~reg0.ALOAD
rst => q[15]~reg0.ALOAD
rst => q[16]~reg0.ALOAD
rst => q[17]~reg0.ALOAD
rst => q[18]~reg0.ALOAD
rst => q[19]~reg0.ALOAD
rst => q[20]~reg0.ALOAD
rst => q[21]~reg0.ALOAD
rst => q[22]~reg0.ALOAD
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
wenable => q[17]~reg0.ENA
wenable => q[18]~reg0.ENA
wenable => q[19]~reg0.ENA
wenable => q[20]~reg0.ENA
wenable => q[21]~reg0.ENA
wenable => q[22]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1
clk => reg:regggg.clk
clk => Mem_25x900:cacheAcc_MeMo.clock
CVcounter[0] => divider:LABLE_Division.M[0]
CVcounter[1] => divider:LABLE_Division.M[1]
CVcounter[2] => divider:LABLE_Division.M[2]
CVcounter[3] => divider:LABLE_Division.M[3]
CVcounter[4] => divider:LABLE_Division.M[4]
CVcounter[5] => divider:LABLE_Division.M[5]
CVcounter[6] => divider:LABLE_Division.M[6]
CVcounter[7] => divider:LABLE_Division.M[7]
CVcounter[8] => divider:LABLE_Division.M[8]
CVcounter[9] => divider:LABLE_Division.M[9]
write_enable_cachAcc_Avg => Mem_25x900:cacheAcc_MeMo.wren
read_enable_cachAcc_Avg => Mem_25x900:cacheAcc_MeMo.rden
datain_cachAcc_Avg[0] => Add0.IN27
datain_cachAcc_Avg[0] => mux4x1:MuxDataIn.d1[0]
datain_cachAcc_Avg[1] => Add0.IN26
datain_cachAcc_Avg[1] => mux4x1:MuxDataIn.d1[1]
datain_cachAcc_Avg[2] => Add0.IN25
datain_cachAcc_Avg[2] => mux4x1:MuxDataIn.d1[2]
datain_cachAcc_Avg[3] => Add0.IN24
datain_cachAcc_Avg[3] => mux4x1:MuxDataIn.d1[3]
datain_cachAcc_Avg[4] => Add0.IN23
datain_cachAcc_Avg[4] => mux4x1:MuxDataIn.d1[4]
datain_cachAcc_Avg[5] => Add0.IN22
datain_cachAcc_Avg[5] => mux4x1:MuxDataIn.d1[5]
datain_cachAcc_Avg[6] => Add0.IN21
datain_cachAcc_Avg[6] => mux4x1:MuxDataIn.d1[6]
datain_cachAcc_Avg[7] => Add0.IN20
datain_cachAcc_Avg[7] => mux4x1:MuxDataIn.d1[7]
datain_cachAcc_Avg[8] => Add0.IN19
datain_cachAcc_Avg[8] => mux4x1:MuxDataIn.d1[8]
datain_cachAcc_Avg[9] => Add0.IN18
datain_cachAcc_Avg[9] => mux4x1:MuxDataIn.d1[9]
datain_cachAcc_Avg[10] => Add0.IN17
datain_cachAcc_Avg[10] => mux4x1:MuxDataIn.d1[10]
datain_cachAcc_Avg[11] => Add0.IN16
datain_cachAcc_Avg[11] => mux4x1:MuxDataIn.d1[11]
datain_cachAcc_Avg[12] => Add0.IN15
datain_cachAcc_Avg[12] => mux4x1:MuxDataIn.d1[12]
datain_cachAcc_Avg[13] => Add0.IN14
datain_cachAcc_Avg[13] => mux4x1:MuxDataIn.d1[13]
datain_cachAcc_Avg[14] => Add0.IN13
datain_cachAcc_Avg[14] => mux4x1:MuxDataIn.d1[14]
datain_cachAcc_Avg[15] => Add0.IN12
datain_cachAcc_Avg[15] => mux4x1:MuxDataIn.d1[15]
datain_cachAcc_Avg[16] => Add0.IN11
datain_cachAcc_Avg[16] => mux4x1:MuxDataIn.d1[16]
datain_cachAcc_Avg[17] => Add0.IN10
datain_cachAcc_Avg[17] => mux4x1:MuxDataIn.d1[17]
datain_cachAcc_Avg[18] => Add0.IN9
datain_cachAcc_Avg[18] => mux4x1:MuxDataIn.d1[18]
datain_cachAcc_Avg[19] => Add0.IN8
datain_cachAcc_Avg[19] => mux4x1:MuxDataIn.d1[19]
datain_cachAcc_Avg[20] => Add0.IN7
datain_cachAcc_Avg[20] => mux4x1:MuxDataIn.d1[20]
datain_cachAcc_Avg[21] => Add0.IN6
datain_cachAcc_Avg[21] => mux4x1:MuxDataIn.d1[21]
datain_cachAcc_Avg[22] => Add0.IN1
datain_cachAcc_Avg[22] => Add0.IN2
datain_cachAcc_Avg[22] => Add0.IN3
datain_cachAcc_Avg[22] => Add0.IN4
datain_cachAcc_Avg[22] => Add0.IN5
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[26]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[25]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[24]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[23]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[22]
DataOut_cachAcc_Avg[0] <= Mem_25x900:cacheAcc_MeMo.q[5]
DataOut_cachAcc_Avg[1] <= Mem_25x900:cacheAcc_MeMo.q[6]
DataOut_cachAcc_Avg[2] <= Mem_25x900:cacheAcc_MeMo.q[7]
DataOut_cachAcc_Avg[3] <= Mem_25x900:cacheAcc_MeMo.q[8]
DataOut_cachAcc_Avg[4] <= Mem_25x900:cacheAcc_MeMo.q[9]
DataOut_cachAcc_Avg[5] <= Mem_25x900:cacheAcc_MeMo.q[10]
DataOut_cachAcc_Avg[6] <= Mem_25x900:cacheAcc_MeMo.q[11]
DataOut_cachAcc_Avg[7] <= Mem_25x900:cacheAcc_MeMo.q[12]
DataOut_cachAcc_Avg[8] <= Mem_25x900:cacheAcc_MeMo.q[13]
DataOut_cachAcc_Avg[9] <= Mem_25x900:cacheAcc_MeMo.q[14]
DataOut_cachAcc_Avg[10] <= Mem_25x900:cacheAcc_MeMo.q[15]
DataOut_cachAcc_Avg[11] <= Mem_25x900:cacheAcc_MeMo.q[16]
DataOut_cachAcc_Avg[12] <= Mem_25x900:cacheAcc_MeMo.q[17]
DataOut_cachAcc_Avg[13] <= Mem_25x900:cacheAcc_MeMo.q[18]
DataOut_cachAcc_Avg[14] <= Mem_25x900:cacheAcc_MeMo.q[19]
DataOut_cachAcc_Avg[15] <= Mem_25x900:cacheAcc_MeMo.q[20]
Out_addressIn_cachAcc_Avg[0] <= reg:regggg.q[0]
Out_addressIn_cachAcc_Avg[1] <= reg:regggg.q[1]
Out_addressIn_cachAcc_Avg[2] <= reg:regggg.q[2]
Out_addressIn_cachAcc_Avg[3] <= reg:regggg.q[3]
Out_addressIn_cachAcc_Avg[4] <= reg:regggg.q[4]
Out_addressIn_cachAcc_Avg[5] <= reg:regggg.q[5]
Out_addressIn_cachAcc_Avg[6] <= reg:regggg.q[6]
Out_addressIn_cachAcc_Avg[7] <= reg:regggg.q[7]
Out_addressIn_cachAcc_Avg[8] <= reg:regggg.q[8]
Out_addressIn_cachAcc_Avg[9] <= reg:regggg.q[9]
reg_reset_cachAcc_Avg => reg:regggg.rst
reg_enable_cachAcc_Avg => reg:regggg.wenable
MuxDataIN_SeclAcc_Avg[0] => mux4x1:MuxDataIn.s[0]
MuxDataIN_SeclAcc_Avg[1] => mux4x1:MuxDataIn.s[1]


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|reg:regggg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component
wren_a => altsyncram_f304:auto_generated.wren_a
rden_a => altsyncram_f304:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f304:auto_generated.data_a[0]
data_a[1] => altsyncram_f304:auto_generated.data_a[1]
data_a[2] => altsyncram_f304:auto_generated.data_a[2]
data_a[3] => altsyncram_f304:auto_generated.data_a[3]
data_a[4] => altsyncram_f304:auto_generated.data_a[4]
data_a[5] => altsyncram_f304:auto_generated.data_a[5]
data_a[6] => altsyncram_f304:auto_generated.data_a[6]
data_a[7] => altsyncram_f304:auto_generated.data_a[7]
data_a[8] => altsyncram_f304:auto_generated.data_a[8]
data_a[9] => altsyncram_f304:auto_generated.data_a[9]
data_a[10] => altsyncram_f304:auto_generated.data_a[10]
data_a[11] => altsyncram_f304:auto_generated.data_a[11]
data_a[12] => altsyncram_f304:auto_generated.data_a[12]
data_a[13] => altsyncram_f304:auto_generated.data_a[13]
data_a[14] => altsyncram_f304:auto_generated.data_a[14]
data_a[15] => altsyncram_f304:auto_generated.data_a[15]
data_a[16] => altsyncram_f304:auto_generated.data_a[16]
data_a[17] => altsyncram_f304:auto_generated.data_a[17]
data_a[18] => altsyncram_f304:auto_generated.data_a[18]
data_a[19] => altsyncram_f304:auto_generated.data_a[19]
data_a[20] => altsyncram_f304:auto_generated.data_a[20]
data_a[21] => altsyncram_f304:auto_generated.data_a[21]
data_a[22] => altsyncram_f304:auto_generated.data_a[22]
data_a[23] => altsyncram_f304:auto_generated.data_a[23]
data_a[24] => altsyncram_f304:auto_generated.data_a[24]
data_a[25] => altsyncram_f304:auto_generated.data_a[25]
data_a[26] => altsyncram_f304:auto_generated.data_a[26]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f304:auto_generated.address_a[0]
address_a[1] => altsyncram_f304:auto_generated.address_a[1]
address_a[2] => altsyncram_f304:auto_generated.address_a[2]
address_a[3] => altsyncram_f304:auto_generated.address_a[3]
address_a[4] => altsyncram_f304:auto_generated.address_a[4]
address_a[5] => altsyncram_f304:auto_generated.address_a[5]
address_a[6] => altsyncram_f304:auto_generated.address_a[6]
address_a[7] => altsyncram_f304:auto_generated.address_a[7]
address_a[8] => altsyncram_f304:auto_generated.address_a[8]
address_a[9] => altsyncram_f304:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f304:auto_generated.q_a[0]
q_a[1] <= altsyncram_f304:auto_generated.q_a[1]
q_a[2] <= altsyncram_f304:auto_generated.q_a[2]
q_a[3] <= altsyncram_f304:auto_generated.q_a[3]
q_a[4] <= altsyncram_f304:auto_generated.q_a[4]
q_a[5] <= altsyncram_f304:auto_generated.q_a[5]
q_a[6] <= altsyncram_f304:auto_generated.q_a[6]
q_a[7] <= altsyncram_f304:auto_generated.q_a[7]
q_a[8] <= altsyncram_f304:auto_generated.q_a[8]
q_a[9] <= altsyncram_f304:auto_generated.q_a[9]
q_a[10] <= altsyncram_f304:auto_generated.q_a[10]
q_a[11] <= altsyncram_f304:auto_generated.q_a[11]
q_a[12] <= altsyncram_f304:auto_generated.q_a[12]
q_a[13] <= altsyncram_f304:auto_generated.q_a[13]
q_a[14] <= altsyncram_f304:auto_generated.q_a[14]
q_a[15] <= altsyncram_f304:auto_generated.q_a[15]
q_a[16] <= altsyncram_f304:auto_generated.q_a[16]
q_a[17] <= altsyncram_f304:auto_generated.q_a[17]
q_a[18] <= altsyncram_f304:auto_generated.q_a[18]
q_a[19] <= altsyncram_f304:auto_generated.q_a[19]
q_a[20] <= altsyncram_f304:auto_generated.q_a[20]
q_a[21] <= altsyncram_f304:auto_generated.q_a[21]
q_a[22] <= altsyncram_f304:auto_generated.q_a[22]
q_a[23] <= altsyncram_f304:auto_generated.q_a[23]
q_a[24] <= altsyncram_f304:auto_generated.q_a[24]
q_a[25] <= altsyncram_f304:auto_generated.q_a[25]
q_a[26] <= altsyncram_f304:auto_generated.q_a[26]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d1[23] => q.DATAB
d1[24] => q.DATAB
d1[25] => q.DATAB
d1[26] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d2[17] => q.DATAB
d2[18] => q.DATAB
d2[19] => q.DATAB
d2[20] => q.DATAB
d2[21] => q.DATAB
d2[22] => q.DATAB
d2[23] => q.DATAB
d2[24] => q.DATAB
d2[25] => q.DATAB
d2[26] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d3[17] => q.DATAB
d3[18] => q.DATAB
d3[19] => q.DATAB
d3[20] => q.DATAB
d3[21] => q.DATAB
d3[22] => q.DATAB
d3[23] => q.DATAB
d3[24] => q.DATAB
d3[25] => q.DATAB
d3[26] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
d4[17] => q.DATAA
d4[18] => q.DATAA
d4[19] => q.DATAA
d4[20] => q.DATAA
d4[21] => q.DATAA
d4[22] => q.DATAA
d4[23] => q.DATAA
d4[24] => q.DATAA
d4[25] => q.DATAA
d4[26] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division
Q[0] => a1.DATAA
Q[0] => Add0.IN27
Q[1] => a1.DATAA
Q[1] => Add0.IN26
Q[2] => a1.DATAA
Q[2] => Add0.IN25
Q[3] => a1.DATAA
Q[3] => Add0.IN24
Q[4] => a1.DATAA
Q[4] => Add0.IN23
Q[5] => a1.DATAA
Q[5] => Add0.IN22
Q[6] => a1.DATAA
Q[6] => Add0.IN21
Q[7] => a1.DATAA
Q[7] => Add0.IN20
Q[8] => a1.DATAA
Q[8] => Add0.IN19
Q[9] => a1.DATAA
Q[9] => Add0.IN18
Q[10] => a1.DATAA
Q[10] => Add0.IN17
Q[11] => a1.DATAA
Q[11] => Add0.IN16
Q[12] => a1.DATAA
Q[12] => Add0.IN15
Q[13] => a1.DATAA
Q[13] => Add0.IN14
Q[14] => a1.DATAA
Q[14] => Add0.IN13
Q[15] => a1.DATAA
Q[15] => Add0.IN12
Q[16] => a1.DATAA
Q[16] => Add0.IN11
Q[17] => a1.DATAA
Q[17] => Add0.IN10
Q[18] => a1.DATAA
Q[18] => Add0.IN9
Q[19] => a1.DATAA
Q[19] => Add0.IN8
Q[20] => a1.DATAA
Q[20] => Add0.IN7
Q[21] => a1.DATAA
Q[21] => Add0.IN6
Q[22] => a1.DATAA
Q[22] => Add0.IN5
Q[23] => a1.DATAA
Q[23] => Add0.IN4
Q[24] => a1.DATAA
Q[24] => Add0.IN3
Q[25] => a1.DATAA
Q[25] => Add0.IN2
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Remi[0].OUTPUTSELECT
Q[26] => Remi[1].OUTPUTSELECT
Q[26] => Remi[2].OUTPUTSELECT
Q[26] => Remi[3].OUTPUTSELECT
Q[26] => Remi[4].OUTPUTSELECT
Q[26] => Remi[5].OUTPUTSELECT
Q[26] => Remi[6].OUTPUTSELECT
Q[26] => Remi[7].OUTPUTSELECT
Q[26] => Remi[8].OUTPUTSELECT
Q[26] => Remi[9].OUTPUTSELECT
Q[26] => Remi[10].OUTPUTSELECT
Q[26] => Remi[11].OUTPUTSELECT
Q[26] => Remi[12].OUTPUTSELECT
Q[26] => Remi[13].OUTPUTSELECT
Q[26] => Remi[14].OUTPUTSELECT
Q[26] => Remi[15].OUTPUTSELECT
Q[26] => Remi[16].OUTPUTSELECT
Q[26] => Remi[17].OUTPUTSELECT
Q[26] => Remi[18].OUTPUTSELECT
Q[26] => Remi[19].OUTPUTSELECT
Q[26] => Remi[20].OUTPUTSELECT
Q[26] => Remi[21].OUTPUTSELECT
Q[26] => Remi[22].OUTPUTSELECT
Q[26] => Remi[23].OUTPUTSELECT
Q[26] => Remi[24].OUTPUTSELECT
Q[26] => Remi[25].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Remi[26].IN0
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Remi[0].OUTPUTSELECT
Q[26] => Remi[1].OUTPUTSELECT
Q[26] => Remi[2].OUTPUTSELECT
Q[26] => Remi[3].OUTPUTSELECT
Q[26] => Remi[4].OUTPUTSELECT
Q[26] => Remi[5].OUTPUTSELECT
Q[26] => Remi[6].OUTPUTSELECT
Q[26] => Remi[7].OUTPUTSELECT
Q[26] => Remi[8].OUTPUTSELECT
Q[26] => Remi[9].OUTPUTSELECT
Q[26] => Remi[10].OUTPUTSELECT
Q[26] => Remi[11].OUTPUTSELECT
Q[26] => Remi[12].OUTPUTSELECT
Q[26] => Remi[13].OUTPUTSELECT
Q[26] => Remi[14].OUTPUTSELECT
Q[26] => Remi[15].OUTPUTSELECT
Q[26] => Remi[16].OUTPUTSELECT
Q[26] => Remi[17].OUTPUTSELECT
Q[26] => Remi[18].OUTPUTSELECT
Q[26] => Remi[19].OUTPUTSELECT
Q[26] => Remi[20].OUTPUTSELECT
Q[26] => Remi[21].OUTPUTSELECT
Q[26] => Remi[22].OUTPUTSELECT
Q[26] => Remi[23].OUTPUTSELECT
Q[26] => Remi[24].OUTPUTSELECT
Q[26] => Remi[25].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN27
M[1] => b1.DATAA
M[1] => Add1.IN26
M[2] => b1.DATAA
M[2] => Add1.IN25
M[3] => b1.DATAA
M[3] => Add1.IN24
M[4] => b1.DATAA
M[4] => Add1.IN23
M[5] => b1.DATAA
M[5] => Add1.IN22
M[6] => b1.DATAA
M[6] => Add1.IN21
M[7] => b1.DATAA
M[7] => Add1.IN20
M[8] => b1.DATAA
M[8] => Add1.IN19
M[9] => b1.DATAA
M[9] => Add1.IN18
M[10] => b1.DATAA
M[10] => Add1.IN17
M[11] => b1.DATAA
M[11] => Add1.IN16
M[12] => b1.DATAA
M[12] => Add1.IN15
M[13] => b1.DATAA
M[13] => Add1.IN14
M[14] => b1.DATAA
M[14] => Add1.IN13
M[15] => b1.DATAA
M[15] => Add1.IN12
M[16] => b1.DATAA
M[16] => Add1.IN11
M[17] => b1.DATAA
M[17] => Add1.IN10
M[18] => b1.DATAA
M[18] => Add1.IN9
M[19] => b1.DATAA
M[19] => Add1.IN8
M[20] => b1.DATAA
M[20] => Add1.IN7
M[21] => b1.DATAA
M[21] => Add1.IN6
M[22] => b1.DATAA
M[22] => Add1.IN5
M[23] => b1.DATAA
M[23] => Add1.IN4
M[24] => b1.DATAA
M[24] => Add1.IN3
M[25] => b1.DATAA
M[25] => Add1.IN2
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Remi[26].IN1
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Remi[0].OUTPUTSELECT
M[26] => Remi[1].OUTPUTSELECT
M[26] => Remi[2].OUTPUTSELECT
M[26] => Remi[3].OUTPUTSELECT
M[26] => Remi[4].OUTPUTSELECT
M[26] => Remi[5].OUTPUTSELECT
M[26] => Remi[6].OUTPUTSELECT
M[26] => Remi[7].OUTPUTSELECT
M[26] => Remi[8].OUTPUTSELECT
M[26] => Remi[9].OUTPUTSELECT
M[26] => Remi[10].OUTPUTSELECT
M[26] => Remi[11].OUTPUTSELECT
M[26] => Remi[12].OUTPUTSELECT
M[26] => Remi[13].OUTPUTSELECT
M[26] => Remi[14].OUTPUTSELECT
M[26] => Remi[15].OUTPUTSELECT
M[26] => Remi[16].OUTPUTSELECT
M[26] => Remi[17].OUTPUTSELECT
M[26] => Remi[18].OUTPUTSELECT
M[26] => Remi[19].OUTPUTSELECT
M[26] => Remi[20].OUTPUTSELECT
M[26] => Remi[21].OUTPUTSELECT
M[26] => Remi[22].OUTPUTSELECT
M[26] => Remi[23].OUTPUTSELECT
M[26] => Remi[24].OUTPUTSELECT
M[26] => Remi[25].OUTPUTSELECT
M[26] => Remi[26].OUTPUTSELECT
M[26] => Remi[26].IN1
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[16] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[17] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[18] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[19] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[20] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[21] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[22] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[23] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[24] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[25] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[26] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[16] <= Remi[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[17] <= Remi[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[18] <= Remi[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[19] <= Remi[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[20] <= Remi[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[21] <= Remi[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[22] <= Remi[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[23] <= Remi[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[24] <= Remi[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[25] <= Remi[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[26] <= Remi[26]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2
clk => reg:regggg.clk
clk => Mem_25x900:cacheAcc_MeMo.clock
CVcounter[0] => divider:LABLE_Division.M[0]
CVcounter[1] => divider:LABLE_Division.M[1]
CVcounter[2] => divider:LABLE_Division.M[2]
CVcounter[3] => divider:LABLE_Division.M[3]
CVcounter[4] => divider:LABLE_Division.M[4]
CVcounter[5] => divider:LABLE_Division.M[5]
CVcounter[6] => divider:LABLE_Division.M[6]
CVcounter[7] => divider:LABLE_Division.M[7]
CVcounter[8] => divider:LABLE_Division.M[8]
CVcounter[9] => divider:LABLE_Division.M[9]
write_enable_cachAcc_Avg => Mem_25x900:cacheAcc_MeMo.wren
read_enable_cachAcc_Avg => Mem_25x900:cacheAcc_MeMo.rden
datain_cachAcc_Avg[0] => Add0.IN27
datain_cachAcc_Avg[0] => mux4x1:MuxDataIn.d1[0]
datain_cachAcc_Avg[1] => Add0.IN26
datain_cachAcc_Avg[1] => mux4x1:MuxDataIn.d1[1]
datain_cachAcc_Avg[2] => Add0.IN25
datain_cachAcc_Avg[2] => mux4x1:MuxDataIn.d1[2]
datain_cachAcc_Avg[3] => Add0.IN24
datain_cachAcc_Avg[3] => mux4x1:MuxDataIn.d1[3]
datain_cachAcc_Avg[4] => Add0.IN23
datain_cachAcc_Avg[4] => mux4x1:MuxDataIn.d1[4]
datain_cachAcc_Avg[5] => Add0.IN22
datain_cachAcc_Avg[5] => mux4x1:MuxDataIn.d1[5]
datain_cachAcc_Avg[6] => Add0.IN21
datain_cachAcc_Avg[6] => mux4x1:MuxDataIn.d1[6]
datain_cachAcc_Avg[7] => Add0.IN20
datain_cachAcc_Avg[7] => mux4x1:MuxDataIn.d1[7]
datain_cachAcc_Avg[8] => Add0.IN19
datain_cachAcc_Avg[8] => mux4x1:MuxDataIn.d1[8]
datain_cachAcc_Avg[9] => Add0.IN18
datain_cachAcc_Avg[9] => mux4x1:MuxDataIn.d1[9]
datain_cachAcc_Avg[10] => Add0.IN17
datain_cachAcc_Avg[10] => mux4x1:MuxDataIn.d1[10]
datain_cachAcc_Avg[11] => Add0.IN16
datain_cachAcc_Avg[11] => mux4x1:MuxDataIn.d1[11]
datain_cachAcc_Avg[12] => Add0.IN15
datain_cachAcc_Avg[12] => mux4x1:MuxDataIn.d1[12]
datain_cachAcc_Avg[13] => Add0.IN14
datain_cachAcc_Avg[13] => mux4x1:MuxDataIn.d1[13]
datain_cachAcc_Avg[14] => Add0.IN13
datain_cachAcc_Avg[14] => mux4x1:MuxDataIn.d1[14]
datain_cachAcc_Avg[15] => Add0.IN12
datain_cachAcc_Avg[15] => mux4x1:MuxDataIn.d1[15]
datain_cachAcc_Avg[16] => Add0.IN11
datain_cachAcc_Avg[16] => mux4x1:MuxDataIn.d1[16]
datain_cachAcc_Avg[17] => Add0.IN10
datain_cachAcc_Avg[17] => mux4x1:MuxDataIn.d1[17]
datain_cachAcc_Avg[18] => Add0.IN9
datain_cachAcc_Avg[18] => mux4x1:MuxDataIn.d1[18]
datain_cachAcc_Avg[19] => Add0.IN8
datain_cachAcc_Avg[19] => mux4x1:MuxDataIn.d1[19]
datain_cachAcc_Avg[20] => Add0.IN7
datain_cachAcc_Avg[20] => mux4x1:MuxDataIn.d1[20]
datain_cachAcc_Avg[21] => Add0.IN6
datain_cachAcc_Avg[21] => mux4x1:MuxDataIn.d1[21]
datain_cachAcc_Avg[22] => Add0.IN1
datain_cachAcc_Avg[22] => Add0.IN2
datain_cachAcc_Avg[22] => Add0.IN3
datain_cachAcc_Avg[22] => Add0.IN4
datain_cachAcc_Avg[22] => Add0.IN5
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[26]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[25]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[24]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[23]
datain_cachAcc_Avg[22] => mux4x1:MuxDataIn.d1[22]
DataOut_cachAcc_Avg[0] <= Mem_25x900:cacheAcc_MeMo.q[5]
DataOut_cachAcc_Avg[1] <= Mem_25x900:cacheAcc_MeMo.q[6]
DataOut_cachAcc_Avg[2] <= Mem_25x900:cacheAcc_MeMo.q[7]
DataOut_cachAcc_Avg[3] <= Mem_25x900:cacheAcc_MeMo.q[8]
DataOut_cachAcc_Avg[4] <= Mem_25x900:cacheAcc_MeMo.q[9]
DataOut_cachAcc_Avg[5] <= Mem_25x900:cacheAcc_MeMo.q[10]
DataOut_cachAcc_Avg[6] <= Mem_25x900:cacheAcc_MeMo.q[11]
DataOut_cachAcc_Avg[7] <= Mem_25x900:cacheAcc_MeMo.q[12]
DataOut_cachAcc_Avg[8] <= Mem_25x900:cacheAcc_MeMo.q[13]
DataOut_cachAcc_Avg[9] <= Mem_25x900:cacheAcc_MeMo.q[14]
DataOut_cachAcc_Avg[10] <= Mem_25x900:cacheAcc_MeMo.q[15]
DataOut_cachAcc_Avg[11] <= Mem_25x900:cacheAcc_MeMo.q[16]
DataOut_cachAcc_Avg[12] <= Mem_25x900:cacheAcc_MeMo.q[17]
DataOut_cachAcc_Avg[13] <= Mem_25x900:cacheAcc_MeMo.q[18]
DataOut_cachAcc_Avg[14] <= Mem_25x900:cacheAcc_MeMo.q[19]
DataOut_cachAcc_Avg[15] <= Mem_25x900:cacheAcc_MeMo.q[20]
Out_addressIn_cachAcc_Avg[0] <= reg:regggg.q[0]
Out_addressIn_cachAcc_Avg[1] <= reg:regggg.q[1]
Out_addressIn_cachAcc_Avg[2] <= reg:regggg.q[2]
Out_addressIn_cachAcc_Avg[3] <= reg:regggg.q[3]
Out_addressIn_cachAcc_Avg[4] <= reg:regggg.q[4]
Out_addressIn_cachAcc_Avg[5] <= reg:regggg.q[5]
Out_addressIn_cachAcc_Avg[6] <= reg:regggg.q[6]
Out_addressIn_cachAcc_Avg[7] <= reg:regggg.q[7]
Out_addressIn_cachAcc_Avg[8] <= reg:regggg.q[8]
Out_addressIn_cachAcc_Avg[9] <= reg:regggg.q[9]
reg_reset_cachAcc_Avg => reg:regggg.rst
reg_enable_cachAcc_Avg => reg:regggg.wenable
MuxDataIN_SeclAcc_Avg[0] => mux4x1:MuxDataIn.s[0]
MuxDataIN_SeclAcc_Avg[1] => mux4x1:MuxDataIn.s[1]


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing
a[0] => bithalfadder:f0.a
a[1] => bitfulladder:loop1:1:fx.a
a[2] => bitfulladder:loop1:2:fx.a
a[3] => bitfulladder:loop1:3:fx.a
a[4] => bitfulladder:loop1:4:fx.a
a[5] => bitfulladder:loop1:5:fx.a
a[6] => bitfulladder:loop1:6:fx.a
a[7] => bitfulladder:loop1:7:fx.a
a[8] => bitfulladder:loop1:8:fx.a
a[9] => bitfulladder:loop1:9:fx.a
b[0] => bithalfadder:f0.b
b[1] => bitfulladder:loop1:1:fx.b
b[2] => bitfulladder:loop1:2:fx.b
b[3] => bitfulladder:loop1:3:fx.b
b[4] => bitfulladder:loop1:4:fx.b
b[5] => bitfulladder:loop1:5:fx.b
b[6] => bitfulladder:loop1:6:fx.b
b[7] => bitfulladder:loop1:7:fx.b
b[8] => bitfulladder:loop1:8:fx.b
b[9] => bitfulladder:loop1:9:fx.b
f[0] <= bithalfadder:f0.f
f[1] <= bitfulladder:loop1:1:fx.f
f[2] <= bitfulladder:loop1:2:fx.f
f[3] <= bitfulladder:loop1:3:fx.f
f[4] <= bitfulladder:loop1:4:fx.f
f[5] <= bitfulladder:loop1:5:fx.f
f[6] <= bitfulladder:loop1:6:fx.f
f[7] <= bitfulladder:loop1:7:fx.f
f[8] <= bitfulladder:loop1:8:fx.f
f[9] <= bitfulladder:loop1:9:fx.f
cout <= bitfulladder:loop1:9:fx.cout


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bithalfadder:f0
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:1:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:2:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:3:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:4:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:5:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:6:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:7:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:8:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing|bitfulladder:\loop1:9:fx
a => f.IN0
a => cout.IN0
b => f.IN1
b => cout.IN1
cin => f.IN1
cin => cout.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|reg:regggg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component
wren_a => altsyncram_f304:auto_generated.wren_a
rden_a => altsyncram_f304:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f304:auto_generated.data_a[0]
data_a[1] => altsyncram_f304:auto_generated.data_a[1]
data_a[2] => altsyncram_f304:auto_generated.data_a[2]
data_a[3] => altsyncram_f304:auto_generated.data_a[3]
data_a[4] => altsyncram_f304:auto_generated.data_a[4]
data_a[5] => altsyncram_f304:auto_generated.data_a[5]
data_a[6] => altsyncram_f304:auto_generated.data_a[6]
data_a[7] => altsyncram_f304:auto_generated.data_a[7]
data_a[8] => altsyncram_f304:auto_generated.data_a[8]
data_a[9] => altsyncram_f304:auto_generated.data_a[9]
data_a[10] => altsyncram_f304:auto_generated.data_a[10]
data_a[11] => altsyncram_f304:auto_generated.data_a[11]
data_a[12] => altsyncram_f304:auto_generated.data_a[12]
data_a[13] => altsyncram_f304:auto_generated.data_a[13]
data_a[14] => altsyncram_f304:auto_generated.data_a[14]
data_a[15] => altsyncram_f304:auto_generated.data_a[15]
data_a[16] => altsyncram_f304:auto_generated.data_a[16]
data_a[17] => altsyncram_f304:auto_generated.data_a[17]
data_a[18] => altsyncram_f304:auto_generated.data_a[18]
data_a[19] => altsyncram_f304:auto_generated.data_a[19]
data_a[20] => altsyncram_f304:auto_generated.data_a[20]
data_a[21] => altsyncram_f304:auto_generated.data_a[21]
data_a[22] => altsyncram_f304:auto_generated.data_a[22]
data_a[23] => altsyncram_f304:auto_generated.data_a[23]
data_a[24] => altsyncram_f304:auto_generated.data_a[24]
data_a[25] => altsyncram_f304:auto_generated.data_a[25]
data_a[26] => altsyncram_f304:auto_generated.data_a[26]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f304:auto_generated.address_a[0]
address_a[1] => altsyncram_f304:auto_generated.address_a[1]
address_a[2] => altsyncram_f304:auto_generated.address_a[2]
address_a[3] => altsyncram_f304:auto_generated.address_a[3]
address_a[4] => altsyncram_f304:auto_generated.address_a[4]
address_a[5] => altsyncram_f304:auto_generated.address_a[5]
address_a[6] => altsyncram_f304:auto_generated.address_a[6]
address_a[7] => altsyncram_f304:auto_generated.address_a[7]
address_a[8] => altsyncram_f304:auto_generated.address_a[8]
address_a[9] => altsyncram_f304:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f304:auto_generated.q_a[0]
q_a[1] <= altsyncram_f304:auto_generated.q_a[1]
q_a[2] <= altsyncram_f304:auto_generated.q_a[2]
q_a[3] <= altsyncram_f304:auto_generated.q_a[3]
q_a[4] <= altsyncram_f304:auto_generated.q_a[4]
q_a[5] <= altsyncram_f304:auto_generated.q_a[5]
q_a[6] <= altsyncram_f304:auto_generated.q_a[6]
q_a[7] <= altsyncram_f304:auto_generated.q_a[7]
q_a[8] <= altsyncram_f304:auto_generated.q_a[8]
q_a[9] <= altsyncram_f304:auto_generated.q_a[9]
q_a[10] <= altsyncram_f304:auto_generated.q_a[10]
q_a[11] <= altsyncram_f304:auto_generated.q_a[11]
q_a[12] <= altsyncram_f304:auto_generated.q_a[12]
q_a[13] <= altsyncram_f304:auto_generated.q_a[13]
q_a[14] <= altsyncram_f304:auto_generated.q_a[14]
q_a[15] <= altsyncram_f304:auto_generated.q_a[15]
q_a[16] <= altsyncram_f304:auto_generated.q_a[16]
q_a[17] <= altsyncram_f304:auto_generated.q_a[17]
q_a[18] <= altsyncram_f304:auto_generated.q_a[18]
q_a[19] <= altsyncram_f304:auto_generated.q_a[19]
q_a[20] <= altsyncram_f304:auto_generated.q_a[20]
q_a[21] <= altsyncram_f304:auto_generated.q_a[21]
q_a[22] <= altsyncram_f304:auto_generated.q_a[22]
q_a[23] <= altsyncram_f304:auto_generated.q_a[23]
q_a[24] <= altsyncram_f304:auto_generated.q_a[24]
q_a[25] <= altsyncram_f304:auto_generated.q_a[25]
q_a[26] <= altsyncram_f304:auto_generated.q_a[26]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|mux4x1:MuxDataIn
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d1[16] => q.DATAB
d1[17] => q.DATAB
d1[18] => q.DATAB
d1[19] => q.DATAB
d1[20] => q.DATAB
d1[21] => q.DATAB
d1[22] => q.DATAB
d1[23] => q.DATAB
d1[24] => q.DATAB
d1[25] => q.DATAB
d1[26] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d2[16] => q.DATAB
d2[17] => q.DATAB
d2[18] => q.DATAB
d2[19] => q.DATAB
d2[20] => q.DATAB
d2[21] => q.DATAB
d2[22] => q.DATAB
d2[23] => q.DATAB
d2[24] => q.DATAB
d2[25] => q.DATAB
d2[26] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d3[16] => q.DATAB
d3[17] => q.DATAB
d3[18] => q.DATAB
d3[19] => q.DATAB
d3[20] => q.DATAB
d3[21] => q.DATAB
d3[22] => q.DATAB
d3[23] => q.DATAB
d3[24] => q.DATAB
d3[25] => q.DATAB
d3[26] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
d4[16] => q.DATAA
d4[17] => q.DATAA
d4[18] => q.DATAA
d4[19] => q.DATAA
d4[20] => q.DATAA
d4[21] => q.DATAA
d4[22] => q.DATAA
d4[23] => q.DATAA
d4[24] => q.DATAA
d4[25] => q.DATAA
d4[26] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|divider:LABLE_Division
Q[0] => a1.DATAA
Q[0] => Add0.IN27
Q[1] => a1.DATAA
Q[1] => Add0.IN26
Q[2] => a1.DATAA
Q[2] => Add0.IN25
Q[3] => a1.DATAA
Q[3] => Add0.IN24
Q[4] => a1.DATAA
Q[4] => Add0.IN23
Q[5] => a1.DATAA
Q[5] => Add0.IN22
Q[6] => a1.DATAA
Q[6] => Add0.IN21
Q[7] => a1.DATAA
Q[7] => Add0.IN20
Q[8] => a1.DATAA
Q[8] => Add0.IN19
Q[9] => a1.DATAA
Q[9] => Add0.IN18
Q[10] => a1.DATAA
Q[10] => Add0.IN17
Q[11] => a1.DATAA
Q[11] => Add0.IN16
Q[12] => a1.DATAA
Q[12] => Add0.IN15
Q[13] => a1.DATAA
Q[13] => Add0.IN14
Q[14] => a1.DATAA
Q[14] => Add0.IN13
Q[15] => a1.DATAA
Q[15] => Add0.IN12
Q[16] => a1.DATAA
Q[16] => Add0.IN11
Q[17] => a1.DATAA
Q[17] => Add0.IN10
Q[18] => a1.DATAA
Q[18] => Add0.IN9
Q[19] => a1.DATAA
Q[19] => Add0.IN8
Q[20] => a1.DATAA
Q[20] => Add0.IN7
Q[21] => a1.DATAA
Q[21] => Add0.IN6
Q[22] => a1.DATAA
Q[22] => Add0.IN5
Q[23] => a1.DATAA
Q[23] => Add0.IN4
Q[24] => a1.DATAA
Q[24] => Add0.IN3
Q[25] => a1.DATAA
Q[25] => Add0.IN2
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => a1.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Remi[0].OUTPUTSELECT
Q[26] => Remi[1].OUTPUTSELECT
Q[26] => Remi[2].OUTPUTSELECT
Q[26] => Remi[3].OUTPUTSELECT
Q[26] => Remi[4].OUTPUTSELECT
Q[26] => Remi[5].OUTPUTSELECT
Q[26] => Remi[6].OUTPUTSELECT
Q[26] => Remi[7].OUTPUTSELECT
Q[26] => Remi[8].OUTPUTSELECT
Q[26] => Remi[9].OUTPUTSELECT
Q[26] => Remi[10].OUTPUTSELECT
Q[26] => Remi[11].OUTPUTSELECT
Q[26] => Remi[12].OUTPUTSELECT
Q[26] => Remi[13].OUTPUTSELECT
Q[26] => Remi[14].OUTPUTSELECT
Q[26] => Remi[15].OUTPUTSELECT
Q[26] => Remi[16].OUTPUTSELECT
Q[26] => Remi[17].OUTPUTSELECT
Q[26] => Remi[18].OUTPUTSELECT
Q[26] => Remi[19].OUTPUTSELECT
Q[26] => Remi[20].OUTPUTSELECT
Q[26] => Remi[21].OUTPUTSELECT
Q[26] => Remi[22].OUTPUTSELECT
Q[26] => Remi[23].OUTPUTSELECT
Q[26] => Remi[24].OUTPUTSELECT
Q[26] => Remi[25].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Remi[26].IN0
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Remi[0].OUTPUTSELECT
Q[26] => Remi[1].OUTPUTSELECT
Q[26] => Remi[2].OUTPUTSELECT
Q[26] => Remi[3].OUTPUTSELECT
Q[26] => Remi[4].OUTPUTSELECT
Q[26] => Remi[5].OUTPUTSELECT
Q[26] => Remi[6].OUTPUTSELECT
Q[26] => Remi[7].OUTPUTSELECT
Q[26] => Remi[8].OUTPUTSELECT
Q[26] => Remi[9].OUTPUTSELECT
Q[26] => Remi[10].OUTPUTSELECT
Q[26] => Remi[11].OUTPUTSELECT
Q[26] => Remi[12].OUTPUTSELECT
Q[26] => Remi[13].OUTPUTSELECT
Q[26] => Remi[14].OUTPUTSELECT
Q[26] => Remi[15].OUTPUTSELECT
Q[26] => Remi[16].OUTPUTSELECT
Q[26] => Remi[17].OUTPUTSELECT
Q[26] => Remi[18].OUTPUTSELECT
Q[26] => Remi[19].OUTPUTSELECT
Q[26] => Remi[20].OUTPUTSELECT
Q[26] => Remi[21].OUTPUTSELECT
Q[26] => Remi[22].OUTPUTSELECT
Q[26] => Remi[23].OUTPUTSELECT
Q[26] => Remi[24].OUTPUTSELECT
Q[26] => Remi[25].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Remi[26].OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Quo.OUTPUTSELECT
Q[26] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN27
M[1] => b1.DATAA
M[1] => Add1.IN26
M[2] => b1.DATAA
M[2] => Add1.IN25
M[3] => b1.DATAA
M[3] => Add1.IN24
M[4] => b1.DATAA
M[4] => Add1.IN23
M[5] => b1.DATAA
M[5] => Add1.IN22
M[6] => b1.DATAA
M[6] => Add1.IN21
M[7] => b1.DATAA
M[7] => Add1.IN20
M[8] => b1.DATAA
M[8] => Add1.IN19
M[9] => b1.DATAA
M[9] => Add1.IN18
M[10] => b1.DATAA
M[10] => Add1.IN17
M[11] => b1.DATAA
M[11] => Add1.IN16
M[12] => b1.DATAA
M[12] => Add1.IN15
M[13] => b1.DATAA
M[13] => Add1.IN14
M[14] => b1.DATAA
M[14] => Add1.IN13
M[15] => b1.DATAA
M[15] => Add1.IN12
M[16] => b1.DATAA
M[16] => Add1.IN11
M[17] => b1.DATAA
M[17] => Add1.IN10
M[18] => b1.DATAA
M[18] => Add1.IN9
M[19] => b1.DATAA
M[19] => Add1.IN8
M[20] => b1.DATAA
M[20] => Add1.IN7
M[21] => b1.DATAA
M[21] => Add1.IN6
M[22] => b1.DATAA
M[22] => Add1.IN5
M[23] => b1.DATAA
M[23] => Add1.IN4
M[24] => b1.DATAA
M[24] => Add1.IN3
M[25] => b1.DATAA
M[25] => Add1.IN2
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => b1.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Remi[26].IN1
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Remi[0].OUTPUTSELECT
M[26] => Remi[1].OUTPUTSELECT
M[26] => Remi[2].OUTPUTSELECT
M[26] => Remi[3].OUTPUTSELECT
M[26] => Remi[4].OUTPUTSELECT
M[26] => Remi[5].OUTPUTSELECT
M[26] => Remi[6].OUTPUTSELECT
M[26] => Remi[7].OUTPUTSELECT
M[26] => Remi[8].OUTPUTSELECT
M[26] => Remi[9].OUTPUTSELECT
M[26] => Remi[10].OUTPUTSELECT
M[26] => Remi[11].OUTPUTSELECT
M[26] => Remi[12].OUTPUTSELECT
M[26] => Remi[13].OUTPUTSELECT
M[26] => Remi[14].OUTPUTSELECT
M[26] => Remi[15].OUTPUTSELECT
M[26] => Remi[16].OUTPUTSELECT
M[26] => Remi[17].OUTPUTSELECT
M[26] => Remi[18].OUTPUTSELECT
M[26] => Remi[19].OUTPUTSELECT
M[26] => Remi[20].OUTPUTSELECT
M[26] => Remi[21].OUTPUTSELECT
M[26] => Remi[22].OUTPUTSELECT
M[26] => Remi[23].OUTPUTSELECT
M[26] => Remi[24].OUTPUTSELECT
M[26] => Remi[25].OUTPUTSELECT
M[26] => Remi[26].OUTPUTSELECT
M[26] => Remi[26].IN1
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Quo.OUTPUTSELECT
M[26] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[16] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[17] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[18] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[19] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[20] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[21] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[22] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[23] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[24] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[25] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[26] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[16] <= Remi[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[17] <= Remi[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[18] <= Remi[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[19] <= Remi[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[20] <= Remi[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[21] <= Remi[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[22] <= Remi[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[23] <= Remi[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[24] <= Remi[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[25] <= Remi[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[26] <= Remi[26]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:Min_b
Clk => reg:RegAddress.clk
Clk => MinimReg:RegIn1new.clk
Rst => reg:RegAddress.rst
Rst => MinimReg:RegIn1new.rst
enable => MinimReg:RegIn1new.wenable
addressj[0] => reg:RegAddress.d[0]
addressj[1] => reg:RegAddress.d[1]
addressj[2] => reg:RegAddress.d[2]
addressj[3] => reg:RegAddress.d[3]
addressj[4] => reg:RegAddress.d[4]
addressj[5] => reg:RegAddress.d[5]
addressj[6] => reg:RegAddress.d[6]
addressj[7] => reg:RegAddress.d[7]
addressj[8] => reg:RegAddress.d[8]
addressj[9] => reg:RegAddress.d[9]
In2new[0] => Comparator_Caches:SelectMin.In1[0]
In2new[0] => mux2x1:MinValue.d1[0]
In2new[1] => Comparator_Caches:SelectMin.In1[1]
In2new[1] => mux2x1:MinValue.d1[1]
In2new[2] => Comparator_Caches:SelectMin.In1[2]
In2new[2] => mux2x1:MinValue.d1[2]
In2new[3] => Comparator_Caches:SelectMin.In1[3]
In2new[3] => mux2x1:MinValue.d1[3]
In2new[4] => Comparator_Caches:SelectMin.In1[4]
In2new[4] => mux2x1:MinValue.d1[4]
In2new[5] => Comparator_Caches:SelectMin.In1[5]
In2new[5] => mux2x1:MinValue.d1[5]
In2new[6] => Comparator_Caches:SelectMin.In1[6]
In2new[6] => mux2x1:MinValue.d1[6]
In2new[7] => Comparator_Caches:SelectMin.In1[7]
In2new[7] => mux2x1:MinValue.d1[7]
In2new[8] => Comparator_Caches:SelectMin.In1[8]
In2new[8] => mux2x1:MinValue.d1[8]
In2new[9] => Comparator_Caches:SelectMin.In1[9]
In2new[9] => mux2x1:MinValue.d1[9]
In2new[10] => Comparator_Caches:SelectMin.In1[10]
In2new[10] => mux2x1:MinValue.d1[10]
In2new[11] => Comparator_Caches:SelectMin.In1[11]
In2new[11] => mux2x1:MinValue.d1[11]
In2new[12] => Comparator_Caches:SelectMin.In1[12]
In2new[12] => mux2x1:MinValue.d1[12]
In2new[13] => Comparator_Caches:SelectMin.In1[13]
In2new[13] => mux2x1:MinValue.d1[13]
In2new[14] => Comparator_Caches:SelectMin.In1[14]
In2new[14] => mux2x1:MinValue.d1[14]
In2new[15] => Comparator_Caches:SelectMin.In1[15]
In2new[15] => mux2x1:MinValue.d1[15]
addressMin[0] <= reg:RegAddress.q[0]
addressMin[1] <= reg:RegAddress.q[1]
addressMin[2] <= reg:RegAddress.q[2]
addressMin[3] <= reg:RegAddress.q[3]
addressMin[4] <= reg:RegAddress.q[4]
addressMin[5] <= reg:RegAddress.q[5]
addressMin[6] <= reg:RegAddress.q[6]
addressMin[7] <= reg:RegAddress.q[7]
addressMin[8] <= reg:RegAddress.q[8]
addressMin[9] <= reg:RegAddress.q[9]
minCache1[0] <= MinimReg:RegIn1new.q[0]
minCache1[1] <= MinimReg:RegIn1new.q[1]
minCache1[2] <= MinimReg:RegIn1new.q[2]
minCache1[3] <= MinimReg:RegIn1new.q[3]
minCache1[4] <= MinimReg:RegIn1new.q[4]
minCache1[5] <= MinimReg:RegIn1new.q[5]
minCache1[6] <= MinimReg:RegIn1new.q[6]
minCache1[7] <= MinimReg:RegIn1new.q[7]
minCache1[8] <= MinimReg:RegIn1new.q[8]
minCache1[9] <= MinimReg:RegIn1new.q[9]
minCache1[10] <= MinimReg:RegIn1new.q[10]
minCache1[11] <= MinimReg:RegIn1new.q[11]
minCache1[12] <= MinimReg:RegIn1new.q[12]
minCache1[13] <= MinimReg:RegIn1new.q[13]
minCache1[14] <= MinimReg:RegIn1new.q[14]
minCache1[15] <= MinimReg:RegIn1new.q[15]
sig_adjustMin_address => RegEnable.OUTPUTSELECT


|integration_final|caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin
In1[0] => Add0.IN34
In1[1] => Add0.IN33
In1[2] => Add0.IN32
In1[3] => Add0.IN31
In1[4] => Add0.IN30
In1[5] => Add0.IN29
In1[6] => Add0.IN28
In1[7] => Add0.IN27
In1[8] => Add0.IN26
In1[9] => Add0.IN25
In1[10] => Add0.IN24
In1[11] => Add0.IN23
In1[12] => Add0.IN22
In1[13] => Add0.IN21
In1[14] => Add0.IN20
In1[15] => Add0.IN18
In1[15] => Add0.IN19
In2[0] => Add0.IN17
In2[1] => Add0.IN16
In2[2] => Add0.IN15
In2[3] => Add0.IN14
In2[4] => Add0.IN13
In2[5] => Add0.IN12
In2[6] => Add0.IN11
In2[7] => Add0.IN10
In2[8] => Add0.IN9
In2[9] => Add0.IN8
In2[10] => Add0.IN7
In2[11] => Add0.IN6
In2[12] => Add0.IN5
In2[13] => Add0.IN4
In2[14] => Add0.IN3
In2[15] => Add0.IN1
In2[15] => Add0.IN2
Y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= <GND>


|integration_final|caches:caches_int|GetMin:Min_b|reg:RegAddress
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:Min_b|mux2x1:MinValue
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
rst => q[0]~reg0.ALOAD
rst => q[1]~reg0.ALOAD
rst => q[2]~reg0.ALOAD
rst => q[3]~reg0.ALOAD
rst => q[4]~reg0.ALOAD
rst => q[5]~reg0.ALOAD
rst => q[6]~reg0.ALOAD
rst => q[7]~reg0.ALOAD
rst => q[8]~reg0.ALOAD
rst => q[9]~reg0.ALOAD
rst => q[10]~reg0.ALOAD
rst => q[11]~reg0.ALOAD
rst => q[12]~reg0.ALOAD
rst => q[13]~reg0.ALOAD
rst => q[14]~reg0.ALOAD
rst => q[15]~reg0.ALOAD
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:Max_B
Clk => reg:RegAddress.clk
Clk => MaximReg:RegIn1new.clk
Rst => reg:RegAddress.rst
Rst => MaximReg:RegIn1new.rst
enable => MaximReg:RegIn1new.wenable
addressi[0] => reg:RegAddress.d[0]
addressi[1] => reg:RegAddress.d[1]
addressi[2] => reg:RegAddress.d[2]
addressi[3] => reg:RegAddress.d[3]
addressi[4] => reg:RegAddress.d[4]
addressi[5] => reg:RegAddress.d[5]
addressi[6] => reg:RegAddress.d[6]
addressi[7] => reg:RegAddress.d[7]
addressi[8] => reg:RegAddress.d[8]
addressi[9] => reg:RegAddress.d[9]
In2new[0] => Comparator_Caches:SelectMax.In2[0]
In2new[0] => mux2x1:MaxValue.d1[0]
In2new[1] => Comparator_Caches:SelectMax.In2[1]
In2new[1] => mux2x1:MaxValue.d1[1]
In2new[2] => Comparator_Caches:SelectMax.In2[2]
In2new[2] => mux2x1:MaxValue.d1[2]
In2new[3] => Comparator_Caches:SelectMax.In2[3]
In2new[3] => mux2x1:MaxValue.d1[3]
In2new[4] => Comparator_Caches:SelectMax.In2[4]
In2new[4] => mux2x1:MaxValue.d1[4]
In2new[5] => Comparator_Caches:SelectMax.In2[5]
In2new[5] => mux2x1:MaxValue.d1[5]
In2new[6] => Comparator_Caches:SelectMax.In2[6]
In2new[6] => mux2x1:MaxValue.d1[6]
In2new[7] => Comparator_Caches:SelectMax.In2[7]
In2new[7] => mux2x1:MaxValue.d1[7]
In2new[8] => Comparator_Caches:SelectMax.In2[8]
In2new[8] => mux2x1:MaxValue.d1[8]
In2new[9] => Comparator_Caches:SelectMax.In2[9]
In2new[9] => mux2x1:MaxValue.d1[9]
In2new[10] => Comparator_Caches:SelectMax.In2[10]
In2new[10] => mux2x1:MaxValue.d1[10]
In2new[11] => Comparator_Caches:SelectMax.In2[11]
In2new[11] => mux2x1:MaxValue.d1[11]
In2new[12] => Comparator_Caches:SelectMax.In2[12]
In2new[12] => mux2x1:MaxValue.d1[12]
In2new[13] => Comparator_Caches:SelectMax.In2[13]
In2new[13] => mux2x1:MaxValue.d1[13]
In2new[14] => Comparator_Caches:SelectMax.In2[14]
In2new[14] => mux2x1:MaxValue.d1[14]
In2new[15] => Comparator_Caches:SelectMax.In2[15]
In2new[15] => mux2x1:MaxValue.d1[15]
addressMax[0] <= reg:RegAddress.q[0]
addressMax[1] <= reg:RegAddress.q[1]
addressMax[2] <= reg:RegAddress.q[2]
addressMax[3] <= reg:RegAddress.q[3]
addressMax[4] <= reg:RegAddress.q[4]
addressMax[5] <= reg:RegAddress.q[5]
addressMax[6] <= reg:RegAddress.q[6]
addressMax[7] <= reg:RegAddress.q[7]
addressMax[8] <= reg:RegAddress.q[8]
addressMax[9] <= reg:RegAddress.q[9]
maxCache2[0] <= MaximReg:RegIn1new.q[0]
maxCache2[1] <= MaximReg:RegIn1new.q[1]
maxCache2[2] <= MaximReg:RegIn1new.q[2]
maxCache2[3] <= MaximReg:RegIn1new.q[3]
maxCache2[4] <= MaximReg:RegIn1new.q[4]
maxCache2[5] <= MaximReg:RegIn1new.q[5]
maxCache2[6] <= MaximReg:RegIn1new.q[6]
maxCache2[7] <= MaximReg:RegIn1new.q[7]
maxCache2[8] <= MaximReg:RegIn1new.q[8]
maxCache2[9] <= MaximReg:RegIn1new.q[9]
maxCache2[10] <= MaximReg:RegIn1new.q[10]
maxCache2[11] <= MaximReg:RegIn1new.q[11]
maxCache2[12] <= MaximReg:RegIn1new.q[12]
maxCache2[13] <= MaximReg:RegIn1new.q[13]
maxCache2[14] <= MaximReg:RegIn1new.q[14]
maxCache2[15] <= MaximReg:RegIn1new.q[15]
sig_adjustMax_address => RegEnable.OUTPUTSELECT


|integration_final|caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax
In1[0] => Add0.IN34
In1[1] => Add0.IN33
In1[2] => Add0.IN32
In1[3] => Add0.IN31
In1[4] => Add0.IN30
In1[5] => Add0.IN29
In1[6] => Add0.IN28
In1[7] => Add0.IN27
In1[8] => Add0.IN26
In1[9] => Add0.IN25
In1[10] => Add0.IN24
In1[11] => Add0.IN23
In1[12] => Add0.IN22
In1[13] => Add0.IN21
In1[14] => Add0.IN20
In1[15] => Add0.IN18
In1[15] => Add0.IN19
In2[0] => Add0.IN17
In2[1] => Add0.IN16
In2[2] => Add0.IN15
In2[3] => Add0.IN14
In2[4] => Add0.IN13
In2[5] => Add0.IN12
In2[6] => Add0.IN11
In2[7] => Add0.IN10
In2[8] => Add0.IN9
In2[9] => Add0.IN8
In2[10] => Add0.IN7
In2[11] => Add0.IN6
In2[12] => Add0.IN5
In2[13] => Add0.IN4
In2[14] => Add0.IN3
In2[15] => Add0.IN1
In2[15] => Add0.IN2
Y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= <GND>


|integration_final|caches:caches_int|GetMax:Max_B|reg:RegAddress
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:Max_B|mux2x1:MaxValue
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
rst => q[0]~reg0.ALOAD
rst => q[1]~reg0.ALOAD
rst => q[2]~reg0.ALOAD
rst => q[3]~reg0.ALOAD
rst => q[4]~reg0.ALOAD
rst => q[5]~reg0.ALOAD
rst => q[6]~reg0.ALOAD
rst => q[7]~reg0.ALOAD
rst => q[8]~reg0.ALOAD
rst => q[9]~reg0.ALOAD
rst => q[10]~reg0.ALOAD
rst => q[11]~reg0.ALOAD
rst => q[12]~reg0.ALOAD
rst => q[13]~reg0.ALOAD
rst => q[14]~reg0.ALOAD
rst => q[15]~reg0.ALOAD
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA
clk => Mem_16x900:Memory_Alphabeta.clock
clk => write_enable_BackUp.CLK
clk => Data_in_Acc_Avg[0].CLK
clk => Data_in_Acc_Avg[1].CLK
clk => Data_in_Acc_Avg[2].CLK
clk => Data_in_Acc_Avg[3].CLK
clk => Data_in_Acc_Avg[4].CLK
clk => Data_in_Acc_Avg[5].CLK
clk => Data_in_Acc_Avg[6].CLK
clk => Data_in_Acc_Avg[7].CLK
clk => Data_in_Acc_Avg[8].CLK
clk => Data_in_Acc_Avg[9].CLK
clk => Data_in_Acc_Avg[10].CLK
clk => Data_in_Acc_Avg[11].CLK
clk => Data_in_Acc_Avg[12].CLK
clk => Data_in_Acc_Avg[13].CLK
clk => Data_in_Acc_Avg[14].CLK
clk => Data_in_Acc_Avg[15].CLK
clk => address_Acc_Avg[0].CLK
clk => address_Acc_Avg[1].CLK
clk => address_Acc_Avg[2].CLK
clk => address_Acc_Avg[3].CLK
clk => address_Acc_Avg[4].CLK
clk => address_Acc_Avg[5].CLK
clk => address_Acc_Avg[6].CLK
clk => address_Acc_Avg[7].CLK
clk => address_Acc_Avg[8].CLK
clk => address_Acc_Avg[9].CLK
clk => write_enable_Acc_Avg.CLK
clk => Data_in_FSMtoM[0].CLK
clk => Data_in_FSMtoM[1].CLK
clk => Data_in_FSMtoM[2].CLK
clk => Data_in_FSMtoM[3].CLK
clk => Data_in_FSMtoM[4].CLK
clk => Data_in_FSMtoM[5].CLK
clk => Data_in_FSMtoM[6].CLK
clk => Data_in_FSMtoM[7].CLK
clk => Data_in_FSMtoM[8].CLK
clk => Data_in_FSMtoM[9].CLK
clk => Data_in_FSMtoM[10].CLK
clk => Data_in_FSMtoM[11].CLK
clk => Data_in_FSMtoM[12].CLK
clk => Data_in_FSMtoM[13].CLK
clk => Data_in_FSMtoM[14].CLK
clk => Data_in_FSMtoM[15].CLK
clk => sigRead_enable_avg.CLK
clk => read_enable_alphabeta.CLK
clk => write_enable_alphabeta.CLK
clk => first_run_sel.CLK
clk => Switch_ab.CLK
clk => address_backup[0].CLK
clk => address_backup[1].CLK
clk => address_backup[2].CLK
clk => address_backup[3].CLK
clk => address_backup[4].CLK
clk => address_backup[5].CLK
clk => address_backup[6].CLK
clk => address_backup[7].CLK
clk => address_backup[8].CLK
clk => address_backup[9].CLK
clk => Acc_flag.CLK
clk => address_backup_sequen[0].CLK
clk => address_backup_sequen[1].CLK
clk => address_backup_sequen[2].CLK
clk => address_backup_sequen[3].CLK
clk => address_backup_sequen[4].CLK
clk => address_backup_sequen[5].CLK
clk => address_backup_sequen[6].CLK
clk => address_backup_sequen[7].CLK
clk => address_backup_sequen[8].CLK
clk => address_backup_sequen[9].CLK
clk => R_W.CLK
clk => first_accumulation.CLK
clk => accCounter[0].CLK
clk => accCounter[1].CLK
clk => accCounter[2].CLK
clk => accCounter[3].CLK
clk => accCounter[4].CLK
clk => accCounter[5].CLK
clk => accCounter[6].CLK
clk => accCounter[7].CLK
clk => accCounter[8].CLK
clk => accCounter[9].CLK
clk => accCounter[10].CLK
clk => accCounter[11].CLK
clk => accCounter[12].CLK
clk => accCounter[13].CLK
clk => accCounter[14].CLK
clk => accCounter[15].CLK
clk => State_avg.CLK
clk => State_acc.CLK
clk => address_alphabeta[0].CLK
clk => address_alphabeta[1].CLK
clk => address_alphabeta[2].CLK
clk => address_alphabeta[3].CLK
clk => address_alphabeta[4].CLK
clk => address_alphabeta[5].CLK
clk => address_alphabeta[6].CLK
clk => address_alphabeta[7].CLK
clk => address_alphabeta[8].CLK
clk => address_alphabeta[9].CLK
clk => sigAddress[0].CLK
clk => sigAddress[1].CLK
clk => sigAddress[2].CLK
clk => sigAddress[3].CLK
clk => sigAddress[4].CLK
clk => sigAddress[5].CLK
clk => sigAddress[6].CLK
clk => sigAddress[7].CLK
clk => sigAddress[8].CLK
clk => sigAddress[9].CLK
clk => Mem_16x900:Memory_Acc_Average.clock
clk => Mem_16x900:Memory_BackUp.clock
reset => first_run_sel.PRESET
reset => Switch_ab.PRESET
reset => address_backup[0].ACLR
reset => address_backup[1].ACLR
reset => address_backup[2].ACLR
reset => address_backup[3].ACLR
reset => address_backup[4].ACLR
reset => address_backup[5].ACLR
reset => address_backup[6].ACLR
reset => address_backup[7].ACLR
reset => address_backup[8].ACLR
reset => address_backup[9].ACLR
reset => Acc_flag.ACLR
reset => address_backup_sequen[0].ACLR
reset => address_backup_sequen[1].ACLR
reset => address_backup_sequen[2].ACLR
reset => address_backup_sequen[3].ACLR
reset => address_backup_sequen[4].ACLR
reset => address_backup_sequen[5].ACLR
reset => address_backup_sequen[6].ACLR
reset => address_backup_sequen[7].ACLR
reset => address_backup_sequen[8].ACLR
reset => address_backup_sequen[9].ACLR
reset => R_W.ACLR
reset => first_accumulation.PRESET
reset => accCounter[0].ACLR
reset => accCounter[1].ACLR
reset => accCounter[2].ACLR
reset => accCounter[3].ACLR
reset => accCounter[4].ACLR
reset => accCounter[5].ACLR
reset => accCounter[6].ACLR
reset => accCounter[7].ACLR
reset => accCounter[8].ACLR
reset => accCounter[9].ACLR
reset => accCounter[10].ACLR
reset => accCounter[11].ACLR
reset => accCounter[12].ACLR
reset => accCounter[13].ACLR
reset => accCounter[14].ACLR
reset => accCounter[15].ACLR
reset => State_avg.ACLR
reset => State_acc.ACLR
reset => address_alphabeta[0].ACLR
reset => address_alphabeta[1].ACLR
reset => address_alphabeta[2].ACLR
reset => address_alphabeta[3].ACLR
reset => address_alphabeta[4].ACLR
reset => address_alphabeta[5].ACLR
reset => address_alphabeta[6].ACLR
reset => address_alphabeta[7].ACLR
reset => address_alphabeta[8].ACLR
reset => address_alphabeta[9].ACLR
reset => sigAddress[0].ACLR
reset => sigAddress[1].ACLR
reset => sigAddress[2].ACLR
reset => sigAddress[3].ACLR
reset => sigAddress[4].ACLR
reset => sigAddress[5].ACLR
reset => sigAddress[6].ACLR
reset => sigAddress[7].ACLR
reset => sigAddress[8].ACLR
reset => sigAddress[9].ACLR
reset => write_enable_BackUp.ENA
reset => write_enable_alphabeta.ENA
reset => read_enable_alphabeta.ENA
reset => sigRead_enable_avg.ENA
reset => Data_in_FSMtoM[15].ENA
reset => Data_in_FSMtoM[14].ENA
reset => Data_in_FSMtoM[13].ENA
reset => Data_in_FSMtoM[12].ENA
reset => Data_in_FSMtoM[11].ENA
reset => Data_in_FSMtoM[10].ENA
reset => Data_in_FSMtoM[9].ENA
reset => Data_in_FSMtoM[8].ENA
reset => Data_in_FSMtoM[7].ENA
reset => Data_in_FSMtoM[6].ENA
reset => Data_in_FSMtoM[5].ENA
reset => Data_in_FSMtoM[4].ENA
reset => Data_in_FSMtoM[3].ENA
reset => Data_in_FSMtoM[2].ENA
reset => Data_in_FSMtoM[1].ENA
reset => Data_in_FSMtoM[0].ENA
reset => write_enable_Acc_Avg.ENA
reset => address_Acc_Avg[9].ENA
reset => address_Acc_Avg[8].ENA
reset => address_Acc_Avg[7].ENA
reset => address_Acc_Avg[6].ENA
reset => address_Acc_Avg[5].ENA
reset => address_Acc_Avg[4].ENA
reset => address_Acc_Avg[3].ENA
reset => address_Acc_Avg[2].ENA
reset => address_Acc_Avg[1].ENA
reset => address_Acc_Avg[0].ENA
reset => Data_in_Acc_Avg[15].ENA
reset => Data_in_Acc_Avg[14].ENA
reset => Data_in_Acc_Avg[13].ENA
reset => Data_in_Acc_Avg[12].ENA
reset => Data_in_Acc_Avg[11].ENA
reset => Data_in_Acc_Avg[10].ENA
reset => Data_in_Acc_Avg[9].ENA
reset => Data_in_Acc_Avg[8].ENA
reset => Data_in_Acc_Avg[7].ENA
reset => Data_in_Acc_Avg[6].ENA
reset => Data_in_Acc_Avg[5].ENA
reset => Data_in_Acc_Avg[4].ENA
reset => Data_in_Acc_Avg[3].ENA
reset => Data_in_Acc_Avg[2].ENA
reset => Data_in_Acc_Avg[1].ENA
reset => Data_in_Acc_Avg[0].ENA
WkSelect[0] => Equal0.IN1
WkSelect[0] => Equal1.IN1
WkSelect[0] => Equal2.IN1
WkSelect[1] => Equal0.IN0
WkSelect[1] => Equal1.IN0
WkSelect[1] => Equal2.IN0
lamda[0] => Add4.IN12
lamda[0] => Add0.IN16
lamda[0] => Add5.IN12
lamda[1] => Add4.IN11
lamda[1] => Add0.IN15
lamda[1] => Add5.IN11
lamda[2] => Add4.IN10
lamda[2] => Add0.IN14
lamda[2] => Add5.IN10
lamda[3] => Add4.IN9
lamda[3] => Add0.IN13
lamda[3] => Add5.IN9
lamda[4] => Add4.IN8
lamda[4] => Add0.IN12
lamda[4] => Add5.IN8
lamda[5] => Add4.IN7
lamda[5] => Add0.IN11
lamda[5] => Add5.IN7
lamda[6] => Add4.IN6
lamda[6] => Add0.IN10
lamda[6] => Add5.IN6
lamda[7] => Add4.IN5
lamda[7] => Add0.IN9
lamda[7] => Add5.IN5
lamda[8] => Add4.IN4
lamda[8] => Add0.IN1
lamda[8] => Add5.IN4
lamda[9] => Add0.IN8
lamda[10] => Add0.IN7
lamda[11] => Add0.IN6
lamda[12] => Add0.IN5
lamda[13] => Add0.IN4
lamda[14] => Add0.IN3
lamda[15] => Add0.IN2
CV_Point_address[0] => address_alphabeta.DATAB
CV_Point_address[0] => address_alphabeta.DATAB
CV_Point_address[1] => address_alphabeta.DATAB
CV_Point_address[1] => address_alphabeta.DATAB
CV_Point_address[2] => address_alphabeta.DATAB
CV_Point_address[2] => address_alphabeta.DATAB
CV_Point_address[3] => address_alphabeta.DATAB
CV_Point_address[3] => address_alphabeta.DATAB
CV_Point_address[4] => address_alphabeta.DATAB
CV_Point_address[4] => address_alphabeta.DATAB
CV_Point_address[5] => address_alphabeta.DATAB
CV_Point_address[5] => address_alphabeta.DATAB
CV_Point_address[6] => address_alphabeta.DATAB
CV_Point_address[6] => address_alphabeta.DATAB
CV_Point_address[7] => address_alphabeta.DATAB
CV_Point_address[7] => address_alphabeta.DATAB
CV_Point_address[8] => address_alphabeta.DATAB
CV_Point_address[8] => address_alphabeta.DATAB
CV_Point_address[9] => address_alphabeta.DATAB
CV_Point_address[9] => address_alphabeta.DATAB
CVcounter[0] => divider:div.M[0]
CVcounter[1] => divider:div.M[1]
CVcounter[2] => divider:div.M[2]
CVcounter[3] => divider:div.M[3]
CVcounter[4] => divider:div.M[4]
CVcounter[5] => divider:div.M[5]
CVcounter[6] => divider:div.M[6]
CVcounter[7] => divider:div.M[7]
CVcounter[8] => divider:div.M[8]
CVcounter[9] => divider:div.M[9]
Datacounter[0] => LessThan0.IN16
Datacounter[0] => Equal3.IN15
Datacounter[0] => Add3.IN20
Datacounter[1] => LessThan0.IN15
Datacounter[1] => Equal3.IN14
Datacounter[1] => Add3.IN19
Datacounter[2] => LessThan0.IN14
Datacounter[2] => Equal3.IN13
Datacounter[2] => Add3.IN18
Datacounter[3] => LessThan0.IN13
Datacounter[3] => Equal3.IN12
Datacounter[3] => Add3.IN17
Datacounter[4] => LessThan0.IN12
Datacounter[4] => Equal3.IN11
Datacounter[4] => Add3.IN16
Datacounter[5] => LessThan0.IN11
Datacounter[5] => Equal3.IN10
Datacounter[5] => Add3.IN15
Datacounter[6] => LessThan0.IN10
Datacounter[6] => Equal3.IN9
Datacounter[6] => Add3.IN14
Datacounter[7] => LessThan0.IN9
Datacounter[7] => Equal3.IN8
Datacounter[7] => Add3.IN13
Datacounter[8] => LessThan0.IN8
Datacounter[8] => Equal3.IN7
Datacounter[8] => Add3.IN12
Datacounter[9] => LessThan0.IN7
Datacounter[9] => Equal3.IN6
Datacounter[9] => Add3.IN11
weight_one[0] => Data_in_FSMtoM.DATAB
weight_one[1] => Data_in_FSMtoM.DATAB
weight_one[2] => Data_in_FSMtoM.DATAB
weight_one[3] => Data_in_FSMtoM.DATAB
weight_one[4] => Data_in_FSMtoM.DATAB
weight_one[5] => Data_in_FSMtoM.DATAB
weight_one[6] => Data_in_FSMtoM.DATAB
weight_one[7] => Data_in_FSMtoM.DATAB
weight_one[8] => Data_in_FSMtoM.DATAB
weight_one[9] => Data_in_FSMtoM.DATAB
weight_one[10] => Data_in_FSMtoM.DATAB
weight_one[11] => Data_in_FSMtoM.DATAB
weight_one[12] => Data_in_FSMtoM.DATAB
weight_one[13] => Data_in_FSMtoM.DATAB
weight_one[14] => Data_in_FSMtoM.DATAB
weight_one[15] => Data_in_FSMtoM.DATAB
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
average_enable => State.IN1
average_enable => reg_trigger.IN0
average_enable => State.IN1
average_enable => State.IN1
average_enable => State.IN1
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.CopyToBckUp.DATAA
copyTobackUp_enable => reg_trigger.IN1
copyTobackUp_enable => main_Proc.IN1
read_enable_norm_avg => State.OldPoint.OUTPUTSELECT
read_enable_norm_avg => State.NewPoint.OUTPUTSELECT
read_enable_norm_avg => State.SegmentPoint.OUTPUTSELECT
read_enable_norm_avg => State.Accumulation.OUTPUTSELECT
read_enable_norm_avg => State.CalcAvg.OUTPUTSELECT
read_enable_norm_avg => State.idle.OUTPUTSELECT
read_enable_norm_avg => State.CopyToBckUp.OUTPUTSELECT
read_enable_norm_avg => State.ReadBckUp.OUTPUTSELECT
read_enable_norm_avg => reg_trigger.IN1
read_enable_norm_avg => main_Proc.IN1
read_enable_norm_avg => State.ReadAlphaNew.IN0
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.DATAA
read_enable_BackUp => reg_trigger.IN1
read_enable_BackUp => main_Proc.IN1
read_enable_BackUp => Mem_16x900:Memory_BackUp.rden
alpha_beta_wake_up => reg_trigger.IN1
First_Run => first_run_in.DATAB
Out_alphabeta_average[0] <= Mem_16x900:Memory_Acc_Average.q[0]
Out_alphabeta_average[1] <= Mem_16x900:Memory_Acc_Average.q[1]
Out_alphabeta_average[2] <= Mem_16x900:Memory_Acc_Average.q[2]
Out_alphabeta_average[3] <= Mem_16x900:Memory_Acc_Average.q[3]
Out_alphabeta_average[4] <= Mem_16x900:Memory_Acc_Average.q[4]
Out_alphabeta_average[5] <= Mem_16x900:Memory_Acc_Average.q[5]
Out_alphabeta_average[6] <= Mem_16x900:Memory_Acc_Average.q[6]
Out_alphabeta_average[7] <= Mem_16x900:Memory_Acc_Average.q[7]
Out_alphabeta_average[8] <= Mem_16x900:Memory_Acc_Average.q[8]
Out_alphabeta_average[9] <= Mem_16x900:Memory_Acc_Average.q[9]
Out_alphabeta_average[10] <= Mem_16x900:Memory_Acc_Average.q[10]
Out_alphabeta_average[11] <= Mem_16x900:Memory_Acc_Average.q[11]
Out_alphabeta_average[12] <= Mem_16x900:Memory_Acc_Average.q[12]
Out_alphabeta_average[13] <= Mem_16x900:Memory_Acc_Average.q[13]
Out_alphabeta_average[14] <= Mem_16x900:Memory_Acc_Average.q[14]
Out_alphabeta_average[15] <= Mem_16x900:Memory_Acc_Average.q[15]
OutBackUp[0] <= Mem_16x900:Memory_BackUp.q[0]
OutBackUp[1] <= Mem_16x900:Memory_BackUp.q[1]
OutBackUp[2] <= Mem_16x900:Memory_BackUp.q[2]
OutBackUp[3] <= Mem_16x900:Memory_BackUp.q[3]
OutBackUp[4] <= Mem_16x900:Memory_BackUp.q[4]
OutBackUp[5] <= Mem_16x900:Memory_BackUp.q[5]
OutBackUp[6] <= Mem_16x900:Memory_BackUp.q[6]
OutBackUp[7] <= Mem_16x900:Memory_BackUp.q[7]
OutBackUp[8] <= Mem_16x900:Memory_BackUp.q[8]
OutBackUp[9] <= Mem_16x900:Memory_BackUp.q[9]
OutBackUp[10] <= Mem_16x900:Memory_BackUp.q[10]
OutBackUp[11] <= Mem_16x900:Memory_BackUp.q[11]
OutBackUp[12] <= Mem_16x900:Memory_BackUp.q[12]
OutBackUp[13] <= Mem_16x900:Memory_BackUp.q[13]
OutBackUp[14] <= Mem_16x900:Memory_BackUp.q[14]
OutBackUp[15] <= Mem_16x900:Memory_BackUp.q[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI
M[0] => M[0].IN16
M[1] => M[1].IN16
M[2] => M[2].IN16
M[3] => M[3].IN16
M[4] => M[4].IN16
M[5] => M[5].IN16
M[6] => M[6].IN16
M[7] => M[7].IN16
M[8] => M[8].IN16
M[9] => M[9].IN16
M[10] => M[10].IN16
M[11] => M[11].IN16
M[12] => M[12].IN16
M[13] => M[13].IN16
M[14] => M[14].IN16
M[15] => M[15].IN16
Q[0] => Q[0].IN1
Q[1] => Q[1].IN1
Q[2] => Q[2].IN1
Q[3] => Q[3].IN1
Q[4] => Q[4].IN1
Q[5] => Q[5].IN1
Q[6] => Q[6].IN1
Q[7] => Q[7].IN1
Q[8] => Q[8].IN1
Q[9] => Q[9].IN1
Q[10] => Q[10].IN1
Q[11] => Q[11].IN1
Q[12] => Q[12].IN1
Q[13] => Q[13].IN1
Q[14] => Q[14].IN1
Q[15] => Q[15].IN1
Z[0] <= Booth:booth16.Q_out
Z[1] <= Booth:booth16.Q_out
Z[2] <= Booth:booth16.Q_out
Z[3] <= Booth:booth16.Q_out
Z[4] <= Booth:booth16.Q_out
Z[5] <= Booth:booth16.Q_out
Z[6] <= Booth:booth16.Q_out
Z[7] <= Booth:booth16.Q_out
Z[8] <= Booth:booth16.Q_out
Z[9] <= Booth:booth16.Q_out
Z[10] <= Booth:booth16.Q_out
Z[11] <= Booth:booth16.Q_out
Z[12] <= Booth:booth16.Q_out
Z[13] <= Booth:booth16.Q_out
Z[14] <= Booth:booth16.Q_out
Z[15] <= Booth:booth16.Q_out
Z[16] <= Booth:booth16.A_out
Z[17] <= Booth:booth16.A_out
Z[18] <= Booth:booth16.A_out
Z[19] <= Booth:booth16.A_out
Z[20] <= Booth:booth16.A_out
Z[21] <= Booth:booth16.A_out
Z[22] <= Booth:booth16.A_out
Z[23] <= Booth:booth16.A_out
Z[24] <= Booth:booth16.A_out
Z[25] <= Booth:booth16.A_out
Z[26] <= Booth:booth16.A_out
Z[27] <= Booth:booth16.A_out
Z[28] <= Booth:booth16.A_out
Z[29] <= Booth:booth16.A_out
Z[30] <= Booth:booth16.A_out
Z[31] <= Booth:booth16.A_out


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth1
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth2
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth3
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth4
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth5
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth6
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth7
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth8
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth9
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth10
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth11
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth12
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth13
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth14
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth15
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth16
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div
Q[0] => a1.DATAA
Q[0] => Add0.IN16
Q[1] => a1.DATAA
Q[1] => Add0.IN15
Q[2] => a1.DATAA
Q[2] => Add0.IN14
Q[3] => a1.DATAA
Q[3] => Add0.IN13
Q[4] => a1.DATAA
Q[4] => Add0.IN12
Q[5] => a1.DATAA
Q[5] => Add0.IN11
Q[6] => a1.DATAA
Q[6] => Add0.IN10
Q[7] => a1.DATAA
Q[7] => Add0.IN9
Q[8] => a1.DATAA
Q[8] => Add0.IN8
Q[9] => a1.DATAA
Q[9] => Add0.IN7
Q[10] => a1.DATAA
Q[10] => Add0.IN6
Q[11] => a1.DATAA
Q[11] => Add0.IN5
Q[12] => a1.DATAA
Q[12] => Add0.IN4
Q[13] => a1.DATAA
Q[13] => Add0.IN3
Q[14] => a1.DATAA
Q[14] => Add0.IN2
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].IN0
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN16
M[1] => b1.DATAA
M[1] => Add1.IN15
M[2] => b1.DATAA
M[2] => Add1.IN14
M[3] => b1.DATAA
M[3] => Add1.IN13
M[4] => b1.DATAA
M[4] => Add1.IN12
M[5] => b1.DATAA
M[5] => Add1.IN11
M[6] => b1.DATAA
M[6] => Add1.IN10
M[7] => b1.DATAA
M[7] => Add1.IN9
M[8] => b1.DATAA
M[8] => Add1.IN8
M[9] => b1.DATAA
M[9] => Add1.IN7
M[10] => b1.DATAA
M[10] => Add1.IN6
M[11] => b1.DATAA
M[11] => Add1.IN5
M[12] => b1.DATAA
M[12] => Add1.IN4
M[13] => b1.DATAA
M[13] => Add1.IN3
M[14] => b1.DATAA
M[14] => Add1.IN2
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[0].OUTPUTSELECT
M[15] => Remi[1].OUTPUTSELECT
M[15] => Remi[2].OUTPUTSELECT
M[15] => Remi[3].OUTPUTSELECT
M[15] => Remi[4].OUTPUTSELECT
M[15] => Remi[5].OUTPUTSELECT
M[15] => Remi[6].OUTPUTSELECT
M[15] => Remi[7].OUTPUTSELECT
M[15] => Remi[8].OUTPUTSELECT
M[15] => Remi[9].OUTPUTSELECT
M[15] => Remi[10].OUTPUTSELECT
M[15] => Remi[11].OUTPUTSELECT
M[15] => Remi[12].OUTPUTSELECT
M[15] => Remi[13].OUTPUTSELECT
M[15] => Remi[14].OUTPUTSELECT
M[15] => Remi[15].OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA
clk => Mem_16x900:Memory_Alphabeta.clock
clk => write_enable_BackUp.CLK
clk => Data_in_Acc_Avg[0].CLK
clk => Data_in_Acc_Avg[1].CLK
clk => Data_in_Acc_Avg[2].CLK
clk => Data_in_Acc_Avg[3].CLK
clk => Data_in_Acc_Avg[4].CLK
clk => Data_in_Acc_Avg[5].CLK
clk => Data_in_Acc_Avg[6].CLK
clk => Data_in_Acc_Avg[7].CLK
clk => Data_in_Acc_Avg[8].CLK
clk => Data_in_Acc_Avg[9].CLK
clk => Data_in_Acc_Avg[10].CLK
clk => Data_in_Acc_Avg[11].CLK
clk => Data_in_Acc_Avg[12].CLK
clk => Data_in_Acc_Avg[13].CLK
clk => Data_in_Acc_Avg[14].CLK
clk => Data_in_Acc_Avg[15].CLK
clk => address_Acc_Avg[0].CLK
clk => address_Acc_Avg[1].CLK
clk => address_Acc_Avg[2].CLK
clk => address_Acc_Avg[3].CLK
clk => address_Acc_Avg[4].CLK
clk => address_Acc_Avg[5].CLK
clk => address_Acc_Avg[6].CLK
clk => address_Acc_Avg[7].CLK
clk => address_Acc_Avg[8].CLK
clk => address_Acc_Avg[9].CLK
clk => write_enable_Acc_Avg.CLK
clk => Data_in_FSMtoM[0].CLK
clk => Data_in_FSMtoM[1].CLK
clk => Data_in_FSMtoM[2].CLK
clk => Data_in_FSMtoM[3].CLK
clk => Data_in_FSMtoM[4].CLK
clk => Data_in_FSMtoM[5].CLK
clk => Data_in_FSMtoM[6].CLK
clk => Data_in_FSMtoM[7].CLK
clk => Data_in_FSMtoM[8].CLK
clk => Data_in_FSMtoM[9].CLK
clk => Data_in_FSMtoM[10].CLK
clk => Data_in_FSMtoM[11].CLK
clk => Data_in_FSMtoM[12].CLK
clk => Data_in_FSMtoM[13].CLK
clk => Data_in_FSMtoM[14].CLK
clk => Data_in_FSMtoM[15].CLK
clk => sigRead_enable_avg.CLK
clk => read_enable_alphabeta.CLK
clk => write_enable_alphabeta.CLK
clk => first_run_sel.CLK
clk => Switch_ab.CLK
clk => address_backup[0].CLK
clk => address_backup[1].CLK
clk => address_backup[2].CLK
clk => address_backup[3].CLK
clk => address_backup[4].CLK
clk => address_backup[5].CLK
clk => address_backup[6].CLK
clk => address_backup[7].CLK
clk => address_backup[8].CLK
clk => address_backup[9].CLK
clk => Acc_flag.CLK
clk => address_backup_sequen[0].CLK
clk => address_backup_sequen[1].CLK
clk => address_backup_sequen[2].CLK
clk => address_backup_sequen[3].CLK
clk => address_backup_sequen[4].CLK
clk => address_backup_sequen[5].CLK
clk => address_backup_sequen[6].CLK
clk => address_backup_sequen[7].CLK
clk => address_backup_sequen[8].CLK
clk => address_backup_sequen[9].CLK
clk => R_W.CLK
clk => first_accumulation.CLK
clk => accCounter[0].CLK
clk => accCounter[1].CLK
clk => accCounter[2].CLK
clk => accCounter[3].CLK
clk => accCounter[4].CLK
clk => accCounter[5].CLK
clk => accCounter[6].CLK
clk => accCounter[7].CLK
clk => accCounter[8].CLK
clk => accCounter[9].CLK
clk => accCounter[10].CLK
clk => accCounter[11].CLK
clk => accCounter[12].CLK
clk => accCounter[13].CLK
clk => accCounter[14].CLK
clk => accCounter[15].CLK
clk => State_avg.CLK
clk => State_acc.CLK
clk => address_alphabeta[0].CLK
clk => address_alphabeta[1].CLK
clk => address_alphabeta[2].CLK
clk => address_alphabeta[3].CLK
clk => address_alphabeta[4].CLK
clk => address_alphabeta[5].CLK
clk => address_alphabeta[6].CLK
clk => address_alphabeta[7].CLK
clk => address_alphabeta[8].CLK
clk => address_alphabeta[9].CLK
clk => sigAddress[0].CLK
clk => sigAddress[1].CLK
clk => sigAddress[2].CLK
clk => sigAddress[3].CLK
clk => sigAddress[4].CLK
clk => sigAddress[5].CLK
clk => sigAddress[6].CLK
clk => sigAddress[7].CLK
clk => sigAddress[8].CLK
clk => sigAddress[9].CLK
clk => Mem_16x900:Memory_Acc_Average.clock
clk => Mem_16x900:Memory_BackUp.clock
reset => first_run_sel.PRESET
reset => Switch_ab.PRESET
reset => address_backup[0].ACLR
reset => address_backup[1].ACLR
reset => address_backup[2].ACLR
reset => address_backup[3].ACLR
reset => address_backup[4].ACLR
reset => address_backup[5].ACLR
reset => address_backup[6].ACLR
reset => address_backup[7].ACLR
reset => address_backup[8].ACLR
reset => address_backup[9].ACLR
reset => Acc_flag.ACLR
reset => address_backup_sequen[0].ACLR
reset => address_backup_sequen[1].ACLR
reset => address_backup_sequen[2].ACLR
reset => address_backup_sequen[3].ACLR
reset => address_backup_sequen[4].ACLR
reset => address_backup_sequen[5].ACLR
reset => address_backup_sequen[6].ACLR
reset => address_backup_sequen[7].ACLR
reset => address_backup_sequen[8].ACLR
reset => address_backup_sequen[9].ACLR
reset => R_W.ACLR
reset => first_accumulation.PRESET
reset => accCounter[0].ACLR
reset => accCounter[1].ACLR
reset => accCounter[2].ACLR
reset => accCounter[3].ACLR
reset => accCounter[4].ACLR
reset => accCounter[5].ACLR
reset => accCounter[6].ACLR
reset => accCounter[7].ACLR
reset => accCounter[8].ACLR
reset => accCounter[9].ACLR
reset => accCounter[10].ACLR
reset => accCounter[11].ACLR
reset => accCounter[12].ACLR
reset => accCounter[13].ACLR
reset => accCounter[14].ACLR
reset => accCounter[15].ACLR
reset => State_avg.ACLR
reset => State_acc.ACLR
reset => address_alphabeta[0].ACLR
reset => address_alphabeta[1].ACLR
reset => address_alphabeta[2].ACLR
reset => address_alphabeta[3].ACLR
reset => address_alphabeta[4].ACLR
reset => address_alphabeta[5].ACLR
reset => address_alphabeta[6].ACLR
reset => address_alphabeta[7].ACLR
reset => address_alphabeta[8].ACLR
reset => address_alphabeta[9].ACLR
reset => sigAddress[0].ACLR
reset => sigAddress[1].ACLR
reset => sigAddress[2].ACLR
reset => sigAddress[3].ACLR
reset => sigAddress[4].ACLR
reset => sigAddress[5].ACLR
reset => sigAddress[6].ACLR
reset => sigAddress[7].ACLR
reset => sigAddress[8].ACLR
reset => sigAddress[9].ACLR
reset => write_enable_BackUp.ENA
reset => write_enable_alphabeta.ENA
reset => read_enable_alphabeta.ENA
reset => sigRead_enable_avg.ENA
reset => Data_in_FSMtoM[15].ENA
reset => Data_in_FSMtoM[14].ENA
reset => Data_in_FSMtoM[13].ENA
reset => Data_in_FSMtoM[12].ENA
reset => Data_in_FSMtoM[11].ENA
reset => Data_in_FSMtoM[10].ENA
reset => Data_in_FSMtoM[9].ENA
reset => Data_in_FSMtoM[8].ENA
reset => Data_in_FSMtoM[7].ENA
reset => Data_in_FSMtoM[6].ENA
reset => Data_in_FSMtoM[5].ENA
reset => Data_in_FSMtoM[4].ENA
reset => Data_in_FSMtoM[3].ENA
reset => Data_in_FSMtoM[2].ENA
reset => Data_in_FSMtoM[1].ENA
reset => Data_in_FSMtoM[0].ENA
reset => write_enable_Acc_Avg.ENA
reset => address_Acc_Avg[9].ENA
reset => address_Acc_Avg[8].ENA
reset => address_Acc_Avg[7].ENA
reset => address_Acc_Avg[6].ENA
reset => address_Acc_Avg[5].ENA
reset => address_Acc_Avg[4].ENA
reset => address_Acc_Avg[3].ENA
reset => address_Acc_Avg[2].ENA
reset => address_Acc_Avg[1].ENA
reset => address_Acc_Avg[0].ENA
reset => Data_in_Acc_Avg[15].ENA
reset => Data_in_Acc_Avg[14].ENA
reset => Data_in_Acc_Avg[13].ENA
reset => Data_in_Acc_Avg[12].ENA
reset => Data_in_Acc_Avg[11].ENA
reset => Data_in_Acc_Avg[10].ENA
reset => Data_in_Acc_Avg[9].ENA
reset => Data_in_Acc_Avg[8].ENA
reset => Data_in_Acc_Avg[7].ENA
reset => Data_in_Acc_Avg[6].ENA
reset => Data_in_Acc_Avg[5].ENA
reset => Data_in_Acc_Avg[4].ENA
reset => Data_in_Acc_Avg[3].ENA
reset => Data_in_Acc_Avg[2].ENA
reset => Data_in_Acc_Avg[1].ENA
reset => Data_in_Acc_Avg[0].ENA
WkSelect[0] => Equal0.IN1
WkSelect[0] => Equal1.IN1
WkSelect[0] => Equal2.IN1
WkSelect[1] => Equal0.IN0
WkSelect[1] => Equal1.IN0
WkSelect[1] => Equal2.IN0
lamda[0] => Add4.IN12
lamda[0] => Add0.IN16
lamda[0] => Add5.IN12
lamda[1] => Add4.IN11
lamda[1] => Add0.IN15
lamda[1] => Add5.IN11
lamda[2] => Add4.IN10
lamda[2] => Add0.IN14
lamda[2] => Add5.IN10
lamda[3] => Add4.IN9
lamda[3] => Add0.IN13
lamda[3] => Add5.IN9
lamda[4] => Add4.IN8
lamda[4] => Add0.IN12
lamda[4] => Add5.IN8
lamda[5] => Add4.IN7
lamda[5] => Add0.IN11
lamda[5] => Add5.IN7
lamda[6] => Add4.IN6
lamda[6] => Add0.IN10
lamda[6] => Add5.IN6
lamda[7] => Add4.IN5
lamda[7] => Add0.IN9
lamda[7] => Add5.IN5
lamda[8] => Add4.IN4
lamda[8] => Add0.IN1
lamda[8] => Add5.IN4
lamda[9] => Add0.IN8
lamda[10] => Add0.IN7
lamda[11] => Add0.IN6
lamda[12] => Add0.IN5
lamda[13] => Add0.IN4
lamda[14] => Add0.IN3
lamda[15] => Add0.IN2
CV_Point_address[0] => address_alphabeta.DATAB
CV_Point_address[0] => address_alphabeta.DATAB
CV_Point_address[1] => address_alphabeta.DATAB
CV_Point_address[1] => address_alphabeta.DATAB
CV_Point_address[2] => address_alphabeta.DATAB
CV_Point_address[2] => address_alphabeta.DATAB
CV_Point_address[3] => address_alphabeta.DATAB
CV_Point_address[3] => address_alphabeta.DATAB
CV_Point_address[4] => address_alphabeta.DATAB
CV_Point_address[4] => address_alphabeta.DATAB
CV_Point_address[5] => address_alphabeta.DATAB
CV_Point_address[5] => address_alphabeta.DATAB
CV_Point_address[6] => address_alphabeta.DATAB
CV_Point_address[6] => address_alphabeta.DATAB
CV_Point_address[7] => address_alphabeta.DATAB
CV_Point_address[7] => address_alphabeta.DATAB
CV_Point_address[8] => address_alphabeta.DATAB
CV_Point_address[8] => address_alphabeta.DATAB
CV_Point_address[9] => address_alphabeta.DATAB
CV_Point_address[9] => address_alphabeta.DATAB
CVcounter[0] => divider:div.M[0]
CVcounter[1] => divider:div.M[1]
CVcounter[2] => divider:div.M[2]
CVcounter[3] => divider:div.M[3]
CVcounter[4] => divider:div.M[4]
CVcounter[5] => divider:div.M[5]
CVcounter[6] => divider:div.M[6]
CVcounter[7] => divider:div.M[7]
CVcounter[8] => divider:div.M[8]
CVcounter[9] => divider:div.M[9]
Datacounter[0] => LessThan0.IN16
Datacounter[0] => Equal3.IN15
Datacounter[0] => Add3.IN20
Datacounter[1] => LessThan0.IN15
Datacounter[1] => Equal3.IN14
Datacounter[1] => Add3.IN19
Datacounter[2] => LessThan0.IN14
Datacounter[2] => Equal3.IN13
Datacounter[2] => Add3.IN18
Datacounter[3] => LessThan0.IN13
Datacounter[3] => Equal3.IN12
Datacounter[3] => Add3.IN17
Datacounter[4] => LessThan0.IN12
Datacounter[4] => Equal3.IN11
Datacounter[4] => Add3.IN16
Datacounter[5] => LessThan0.IN11
Datacounter[5] => Equal3.IN10
Datacounter[5] => Add3.IN15
Datacounter[6] => LessThan0.IN10
Datacounter[6] => Equal3.IN9
Datacounter[6] => Add3.IN14
Datacounter[7] => LessThan0.IN9
Datacounter[7] => Equal3.IN8
Datacounter[7] => Add3.IN13
Datacounter[8] => LessThan0.IN8
Datacounter[8] => Equal3.IN7
Datacounter[8] => Add3.IN12
Datacounter[9] => LessThan0.IN7
Datacounter[9] => Equal3.IN6
Datacounter[9] => Add3.IN11
weight_one[0] => Data_in_FSMtoM.DATAB
weight_one[1] => Data_in_FSMtoM.DATAB
weight_one[2] => Data_in_FSMtoM.DATAB
weight_one[3] => Data_in_FSMtoM.DATAB
weight_one[4] => Data_in_FSMtoM.DATAB
weight_one[5] => Data_in_FSMtoM.DATAB
weight_one[6] => Data_in_FSMtoM.DATAB
weight_one[7] => Data_in_FSMtoM.DATAB
weight_one[8] => Data_in_FSMtoM.DATAB
weight_one[9] => Data_in_FSMtoM.DATAB
weight_one[10] => Data_in_FSMtoM.DATAB
weight_one[11] => Data_in_FSMtoM.DATAB
weight_one[12] => Data_in_FSMtoM.DATAB
weight_one[13] => Data_in_FSMtoM.DATAB
weight_one[14] => Data_in_FSMtoM.DATAB
weight_one[15] => Data_in_FSMtoM.DATAB
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
weight_one[15] => Data_in_FSMtoM.OUTPUTSELECT
average_enable => State.IN1
average_enable => reg_trigger.IN0
average_enable => State.IN1
average_enable => State.IN1
average_enable => State.IN1
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.OUTPUTSELECT
copyTobackUp_enable => State.CopyToBckUp.DATAA
copyTobackUp_enable => reg_trigger.IN1
copyTobackUp_enable => main_Proc.IN1
read_enable_norm_avg => State.OldPoint.OUTPUTSELECT
read_enable_norm_avg => State.NewPoint.OUTPUTSELECT
read_enable_norm_avg => State.SegmentPoint.OUTPUTSELECT
read_enable_norm_avg => State.Accumulation.OUTPUTSELECT
read_enable_norm_avg => State.CalcAvg.OUTPUTSELECT
read_enable_norm_avg => State.idle.OUTPUTSELECT
read_enable_norm_avg => State.CopyToBckUp.OUTPUTSELECT
read_enable_norm_avg => State.ReadBckUp.OUTPUTSELECT
read_enable_norm_avg => reg_trigger.IN1
read_enable_norm_avg => main_Proc.IN1
read_enable_norm_avg => State.ReadAlphaNew.IN0
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.OUTPUTSELECT
read_enable_BackUp => State.DATAA
read_enable_BackUp => reg_trigger.IN1
read_enable_BackUp => main_Proc.IN1
read_enable_BackUp => Mem_16x900:Memory_BackUp.rden
alpha_beta_wake_up => reg_trigger.IN1
First_Run => first_run_in.DATAB
Out_alphabeta_average[0] <= Mem_16x900:Memory_Acc_Average.q[0]
Out_alphabeta_average[1] <= Mem_16x900:Memory_Acc_Average.q[1]
Out_alphabeta_average[2] <= Mem_16x900:Memory_Acc_Average.q[2]
Out_alphabeta_average[3] <= Mem_16x900:Memory_Acc_Average.q[3]
Out_alphabeta_average[4] <= Mem_16x900:Memory_Acc_Average.q[4]
Out_alphabeta_average[5] <= Mem_16x900:Memory_Acc_Average.q[5]
Out_alphabeta_average[6] <= Mem_16x900:Memory_Acc_Average.q[6]
Out_alphabeta_average[7] <= Mem_16x900:Memory_Acc_Average.q[7]
Out_alphabeta_average[8] <= Mem_16x900:Memory_Acc_Average.q[8]
Out_alphabeta_average[9] <= Mem_16x900:Memory_Acc_Average.q[9]
Out_alphabeta_average[10] <= Mem_16x900:Memory_Acc_Average.q[10]
Out_alphabeta_average[11] <= Mem_16x900:Memory_Acc_Average.q[11]
Out_alphabeta_average[12] <= Mem_16x900:Memory_Acc_Average.q[12]
Out_alphabeta_average[13] <= Mem_16x900:Memory_Acc_Average.q[13]
Out_alphabeta_average[14] <= Mem_16x900:Memory_Acc_Average.q[14]
Out_alphabeta_average[15] <= Mem_16x900:Memory_Acc_Average.q[15]
OutBackUp[0] <= Mem_16x900:Memory_BackUp.q[0]
OutBackUp[1] <= Mem_16x900:Memory_BackUp.q[1]
OutBackUp[2] <= Mem_16x900:Memory_BackUp.q[2]
OutBackUp[3] <= Mem_16x900:Memory_BackUp.q[3]
OutBackUp[4] <= Mem_16x900:Memory_BackUp.q[4]
OutBackUp[5] <= Mem_16x900:Memory_BackUp.q[5]
OutBackUp[6] <= Mem_16x900:Memory_BackUp.q[6]
OutBackUp[7] <= Mem_16x900:Memory_BackUp.q[7]
OutBackUp[8] <= Mem_16x900:Memory_BackUp.q[8]
OutBackUp[9] <= Mem_16x900:Memory_BackUp.q[9]
OutBackUp[10] <= Mem_16x900:Memory_BackUp.q[10]
OutBackUp[11] <= Mem_16x900:Memory_BackUp.q[11]
OutBackUp[12] <= Mem_16x900:Memory_BackUp.q[12]
OutBackUp[13] <= Mem_16x900:Memory_BackUp.q[13]
OutBackUp[14] <= Mem_16x900:Memory_BackUp.q[14]
OutBackUp[15] <= Mem_16x900:Memory_BackUp.q[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI
M[0] => M[0].IN16
M[1] => M[1].IN16
M[2] => M[2].IN16
M[3] => M[3].IN16
M[4] => M[4].IN16
M[5] => M[5].IN16
M[6] => M[6].IN16
M[7] => M[7].IN16
M[8] => M[8].IN16
M[9] => M[9].IN16
M[10] => M[10].IN16
M[11] => M[11].IN16
M[12] => M[12].IN16
M[13] => M[13].IN16
M[14] => M[14].IN16
M[15] => M[15].IN16
Q[0] => Q[0].IN1
Q[1] => Q[1].IN1
Q[2] => Q[2].IN1
Q[3] => Q[3].IN1
Q[4] => Q[4].IN1
Q[5] => Q[5].IN1
Q[6] => Q[6].IN1
Q[7] => Q[7].IN1
Q[8] => Q[8].IN1
Q[9] => Q[9].IN1
Q[10] => Q[10].IN1
Q[11] => Q[11].IN1
Q[12] => Q[12].IN1
Q[13] => Q[13].IN1
Q[14] => Q[14].IN1
Q[15] => Q[15].IN1
Z[0] <= Booth:booth16.Q_out
Z[1] <= Booth:booth16.Q_out
Z[2] <= Booth:booth16.Q_out
Z[3] <= Booth:booth16.Q_out
Z[4] <= Booth:booth16.Q_out
Z[5] <= Booth:booth16.Q_out
Z[6] <= Booth:booth16.Q_out
Z[7] <= Booth:booth16.Q_out
Z[8] <= Booth:booth16.Q_out
Z[9] <= Booth:booth16.Q_out
Z[10] <= Booth:booth16.Q_out
Z[11] <= Booth:booth16.Q_out
Z[12] <= Booth:booth16.Q_out
Z[13] <= Booth:booth16.Q_out
Z[14] <= Booth:booth16.Q_out
Z[15] <= Booth:booth16.Q_out
Z[16] <= Booth:booth16.A_out
Z[17] <= Booth:booth16.A_out
Z[18] <= Booth:booth16.A_out
Z[19] <= Booth:booth16.A_out
Z[20] <= Booth:booth16.A_out
Z[21] <= Booth:booth16.A_out
Z[22] <= Booth:booth16.A_out
Z[23] <= Booth:booth16.A_out
Z[24] <= Booth:booth16.A_out
Z[25] <= Booth:booth16.A_out
Z[26] <= Booth:booth16.A_out
Z[27] <= Booth:booth16.A_out
Z[28] <= Booth:booth16.A_out
Z[29] <= Booth:booth16.A_out
Z[30] <= Booth:booth16.A_out
Z[31] <= Booth:booth16.A_out


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth1
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth2
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth3
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth4
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth5
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth6
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth7
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth8
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth9
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth10
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth11
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth12
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth13
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth14
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth15
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth16
A_in[0] => Add0.IN16
A_in[0] => Add2.IN32
A_in[0] => Mux16.IN0
A_in[0] => Mux16.IN1
A_in[1] => Add0.IN15
A_in[1] => Add2.IN31
A_in[1] => Mux15.IN0
A_in[1] => Mux15.IN1
A_in[2] => Add0.IN14
A_in[2] => Add2.IN30
A_in[2] => Mux14.IN0
A_in[2] => Mux14.IN1
A_in[3] => Add0.IN13
A_in[3] => Add2.IN29
A_in[3] => Mux13.IN0
A_in[3] => Mux13.IN1
A_in[4] => Add0.IN12
A_in[4] => Add2.IN28
A_in[4] => Mux12.IN0
A_in[4] => Mux12.IN1
A_in[5] => Add0.IN11
A_in[5] => Add2.IN27
A_in[5] => Mux11.IN0
A_in[5] => Mux11.IN1
A_in[6] => Add0.IN10
A_in[6] => Add2.IN26
A_in[6] => Mux10.IN0
A_in[6] => Mux10.IN1
A_in[7] => Add0.IN9
A_in[7] => Add2.IN25
A_in[7] => Mux9.IN0
A_in[7] => Mux9.IN1
A_in[8] => Add0.IN8
A_in[8] => Add2.IN24
A_in[8] => Mux8.IN0
A_in[8] => Mux8.IN1
A_in[9] => Add0.IN7
A_in[9] => Add2.IN23
A_in[9] => Mux7.IN0
A_in[9] => Mux7.IN1
A_in[10] => Add0.IN6
A_in[10] => Add2.IN22
A_in[10] => Mux6.IN0
A_in[10] => Mux6.IN1
A_in[11] => Add0.IN5
A_in[11] => Add2.IN21
A_in[11] => Mux5.IN0
A_in[11] => Mux5.IN1
A_in[12] => Add0.IN4
A_in[12] => Add2.IN20
A_in[12] => Mux4.IN0
A_in[12] => Mux4.IN1
A_in[13] => Add0.IN3
A_in[13] => Add2.IN19
A_in[13] => Mux3.IN0
A_in[13] => Mux3.IN1
A_in[14] => Add0.IN2
A_in[14] => Add2.IN18
A_in[14] => Mux2.IN0
A_in[14] => Mux2.IN1
A_in[15] => Add0.IN1
A_in[15] => Add2.IN17
A_in[15] => Mux0.IN0
A_in[15] => Mux0.IN1
A_in[15] => Mux1.IN0
A_in[15] => Mux1.IN1
M[0] => Add0.IN32
M[0] => Add1.IN17
M[1] => Add0.IN31
M[1] => Add1.IN16
M[2] => Add0.IN30
M[2] => Add1.IN15
M[3] => Add0.IN29
M[3] => Add1.IN14
M[4] => Add0.IN28
M[4] => Add1.IN13
M[5] => Add0.IN27
M[5] => Add1.IN12
M[6] => Add0.IN26
M[6] => Add1.IN11
M[7] => Add0.IN25
M[7] => Add1.IN10
M[8] => Add0.IN24
M[8] => Add1.IN9
M[9] => Add0.IN23
M[9] => Add1.IN8
M[10] => Add0.IN22
M[10] => Add1.IN7
M[11] => Add0.IN21
M[11] => Add1.IN6
M[12] => Add0.IN20
M[12] => Add1.IN5
M[13] => Add0.IN19
M[13] => Add1.IN4
M[14] => Add0.IN18
M[14] => Add1.IN3
M[15] => Add0.IN17
M[15] => Add1.IN2
Q_in[0] => Mux0.IN3
Q_in[0] => Mux1.IN3
Q_in[0] => Mux2.IN3
Q_in[0] => Mux3.IN3
Q_in[0] => Mux4.IN3
Q_in[0] => Mux5.IN3
Q_in[0] => Mux6.IN3
Q_in[0] => Mux7.IN3
Q_in[0] => Mux8.IN3
Q_in[0] => Mux9.IN3
Q_in[0] => Mux10.IN3
Q_in[0] => Mux11.IN3
Q_in[0] => Mux12.IN3
Q_in[0] => Mux13.IN3
Q_in[0] => Mux14.IN3
Q_in[0] => Mux15.IN3
Q_in[0] => Mux16.IN3
Q_in[1] => Mux0.IN2
Q_in[1] => Mux1.IN2
Q_in[1] => Mux2.IN2
Q_in[1] => Mux3.IN2
Q_in[1] => Mux4.IN2
Q_in[1] => Mux5.IN2
Q_in[1] => Mux6.IN2
Q_in[1] => Mux7.IN2
Q_in[1] => Mux8.IN2
Q_in[1] => Mux9.IN2
Q_in[1] => Mux10.IN2
Q_in[1] => Mux11.IN2
Q_in[1] => Mux12.IN2
Q_in[1] => Mux13.IN2
Q_in[1] => Mux14.IN2
Q_in[1] => Mux15.IN2
Q_in[1] => Mux16.IN2
Q_in[1] => Q_out[0].DATAIN
Q_in[2] => Q_out[1].DATAIN
Q_in[3] => Q_out[2].DATAIN
Q_in[4] => Q_out[3].DATAIN
Q_in[5] => Q_out[4].DATAIN
Q_in[6] => Q_out[5].DATAIN
Q_in[7] => Q_out[6].DATAIN
Q_in[8] => Q_out[7].DATAIN
Q_in[9] => Q_out[8].DATAIN
Q_in[10] => Q_out[9].DATAIN
Q_in[11] => Q_out[10].DATAIN
Q_in[12] => Q_out[11].DATAIN
Q_in[13] => Q_out[12].DATAIN
Q_in[14] => Q_out[13].DATAIN
Q_in[15] => Q_out[14].DATAIN
Q_in[16] => Q_out[15].DATAIN
A_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
A_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
A_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
A_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
A_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
A_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
A_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
A_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
A_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
A_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
A_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
A_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
A_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
A_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
A_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
A_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_in[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_in[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE
Q_out[9] <= Q_in[10].DB_MAX_OUTPUT_PORT_TYPE
Q_out[10] <= Q_in[11].DB_MAX_OUTPUT_PORT_TYPE
Q_out[11] <= Q_in[12].DB_MAX_OUTPUT_PORT_TYPE
Q_out[12] <= Q_in[13].DB_MAX_OUTPUT_PORT_TYPE
Q_out[13] <= Q_in[14].DB_MAX_OUTPUT_PORT_TYPE
Q_out[14] <= Q_in[15].DB_MAX_OUTPUT_PORT_TYPE
Q_out[15] <= Q_in[16].DB_MAX_OUTPUT_PORT_TYPE
Q_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|divider:div
Q[0] => a1.DATAA
Q[0] => Add0.IN16
Q[1] => a1.DATAA
Q[1] => Add0.IN15
Q[2] => a1.DATAA
Q[2] => Add0.IN14
Q[3] => a1.DATAA
Q[3] => Add0.IN13
Q[4] => a1.DATAA
Q[4] => Add0.IN12
Q[5] => a1.DATAA
Q[5] => Add0.IN11
Q[6] => a1.DATAA
Q[6] => Add0.IN10
Q[7] => a1.DATAA
Q[7] => Add0.IN9
Q[8] => a1.DATAA
Q[8] => Add0.IN8
Q[9] => a1.DATAA
Q[9] => Add0.IN7
Q[10] => a1.DATAA
Q[10] => Add0.IN6
Q[11] => a1.DATAA
Q[11] => Add0.IN5
Q[12] => a1.DATAA
Q[12] => Add0.IN4
Q[13] => a1.DATAA
Q[13] => Add0.IN3
Q[14] => a1.DATAA
Q[14] => Add0.IN2
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].IN0
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN16
M[1] => b1.DATAA
M[1] => Add1.IN15
M[2] => b1.DATAA
M[2] => Add1.IN14
M[3] => b1.DATAA
M[3] => Add1.IN13
M[4] => b1.DATAA
M[4] => Add1.IN12
M[5] => b1.DATAA
M[5] => Add1.IN11
M[6] => b1.DATAA
M[6] => Add1.IN10
M[7] => b1.DATAA
M[7] => Add1.IN9
M[8] => b1.DATAA
M[8] => Add1.IN8
M[9] => b1.DATAA
M[9] => Add1.IN7
M[10] => b1.DATAA
M[10] => Add1.IN6
M[11] => b1.DATAA
M[11] => Add1.IN5
M[12] => b1.DATAA
M[12] => Add1.IN4
M[13] => b1.DATAA
M[13] => Add1.IN3
M[14] => b1.DATAA
M[14] => Add1.IN2
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[0].OUTPUTSELECT
M[15] => Remi[1].OUTPUTSELECT
M[15] => Remi[2].OUTPUTSELECT
M[15] => Remi[3].OUTPUTSELECT
M[15] => Remi[4].OUTPUTSELECT
M[15] => Remi[5].OUTPUTSELECT
M[15] => Remi[6].OUTPUTSELECT
M[15] => Remi[7].OUTPUTSELECT
M[15] => Remi[8].OUTPUTSELECT
M[15] => Remi[9].OUTPUTSELECT
M[15] => Remi[10].OUTPUTSELECT
M[15] => Remi[11].OUTPUTSELECT
M[15] => Remi[12].OUTPUTSELECT
M[15] => Remi[13].OUTPUTSELECT
M[15] => Remi[14].OUTPUTSELECT
M[15] => Remi[15].OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component
wren_a => altsyncram_o504:auto_generated.wren_a
rden_a => altsyncram_o504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o504:auto_generated.data_a[0]
data_a[1] => altsyncram_o504:auto_generated.data_a[1]
data_a[2] => altsyncram_o504:auto_generated.data_a[2]
data_a[3] => altsyncram_o504:auto_generated.data_a[3]
data_a[4] => altsyncram_o504:auto_generated.data_a[4]
data_a[5] => altsyncram_o504:auto_generated.data_a[5]
data_a[6] => altsyncram_o504:auto_generated.data_a[6]
data_a[7] => altsyncram_o504:auto_generated.data_a[7]
data_a[8] => altsyncram_o504:auto_generated.data_a[8]
data_a[9] => altsyncram_o504:auto_generated.data_a[9]
data_a[10] => altsyncram_o504:auto_generated.data_a[10]
data_a[11] => altsyncram_o504:auto_generated.data_a[11]
data_a[12] => altsyncram_o504:auto_generated.data_a[12]
data_a[13] => altsyncram_o504:auto_generated.data_a[13]
data_a[14] => altsyncram_o504:auto_generated.data_a[14]
data_a[15] => altsyncram_o504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o504:auto_generated.address_a[0]
address_a[1] => altsyncram_o504:auto_generated.address_a[1]
address_a[2] => altsyncram_o504:auto_generated.address_a[2]
address_a[3] => altsyncram_o504:auto_generated.address_a[3]
address_a[4] => altsyncram_o504:auto_generated.address_a[4]
address_a[5] => altsyncram_o504:auto_generated.address_a[5]
address_a[6] => altsyncram_o504:auto_generated.address_a[6]
address_a[7] => altsyncram_o504:auto_generated.address_a[7]
address_a[8] => altsyncram_o504:auto_generated.address_a[8]
address_a[9] => altsyncram_o504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o504:auto_generated.q_a[0]
q_a[1] <= altsyncram_o504:auto_generated.q_a[1]
q_a[2] <= altsyncram_o504:auto_generated.q_a[2]
q_a[3] <= altsyncram_o504:auto_generated.q_a[3]
q_a[4] <= altsyncram_o504:auto_generated.q_a[4]
q_a[5] <= altsyncram_o504:auto_generated.q_a[5]
q_a[6] <= altsyncram_o504:auto_generated.q_a[6]
q_a[7] <= altsyncram_o504:auto_generated.q_a[7]
q_a[8] <= altsyncram_o504:auto_generated.q_a[8]
q_a[9] <= altsyncram_o504:auto_generated.q_a[9]
q_a[10] <= altsyncram_o504:auto_generated.q_a[10]
q_a[11] <= altsyncram_o504:auto_generated.q_a[11]
q_a[12] <= altsyncram_o504:auto_generated.q_a[12]
q_a[13] <= altsyncram_o504:auto_generated.q_a[13]
q_a[14] <= altsyncram_o504:auto_generated.q_a[14]
q_a[15] <= altsyncram_o504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM
clk => reg:LABLE_AddToReg_AvgNorm.clk
clk => fifo2:LABLE_Queue.Clk
clk => reg:LABLE_Queue_Reg.clk
clk => sqrt32:LABLE_queue_to_square.clk
DataOut_cachAvg1[0] => mux2x1:LABLE_MUX2_cacheAvg.d1[0]
DataOut_cachAvg1[1] => mux2x1:LABLE_MUX2_cacheAvg.d1[1]
DataOut_cachAvg1[2] => mux2x1:LABLE_MUX2_cacheAvg.d1[2]
DataOut_cachAvg1[3] => mux2x1:LABLE_MUX2_cacheAvg.d1[3]
DataOut_cachAvg1[4] => mux2x1:LABLE_MUX2_cacheAvg.d1[4]
DataOut_cachAvg1[5] => mux2x1:LABLE_MUX2_cacheAvg.d1[5]
DataOut_cachAvg1[6] => mux2x1:LABLE_MUX2_cacheAvg.d1[6]
DataOut_cachAvg1[7] => mux2x1:LABLE_MUX2_cacheAvg.d1[7]
DataOut_cachAvg1[8] => mux2x1:LABLE_MUX2_cacheAvg.d1[8]
DataOut_cachAvg1[9] => mux2x1:LABLE_MUX2_cacheAvg.d1[9]
DataOut_cachAvg1[10] => mux2x1:LABLE_MUX2_cacheAvg.d1[10]
DataOut_cachAvg1[11] => mux2x1:LABLE_MUX2_cacheAvg.d1[11]
DataOut_cachAvg1[12] => mux2x1:LABLE_MUX2_cacheAvg.d1[12]
DataOut_cachAvg1[13] => mux2x1:LABLE_MUX2_cacheAvg.d1[13]
DataOut_cachAvg1[14] => mux2x1:LABLE_MUX2_cacheAvg.d1[14]
DataOut_cachAvg1[15] => mux2x1:LABLE_MUX2_cacheAvg.d1[15]
DataOut_cachAvg2[0] => mux2x1:LABLE_MUX2_cacheAvg.d2[0]
DataOut_cachAvg2[1] => mux2x1:LABLE_MUX2_cacheAvg.d2[1]
DataOut_cachAvg2[2] => mux2x1:LABLE_MUX2_cacheAvg.d2[2]
DataOut_cachAvg2[3] => mux2x1:LABLE_MUX2_cacheAvg.d2[3]
DataOut_cachAvg2[4] => mux2x1:LABLE_MUX2_cacheAvg.d2[4]
DataOut_cachAvg2[5] => mux2x1:LABLE_MUX2_cacheAvg.d2[5]
DataOut_cachAvg2[6] => mux2x1:LABLE_MUX2_cacheAvg.d2[6]
DataOut_cachAvg2[7] => mux2x1:LABLE_MUX2_cacheAvg.d2[7]
DataOut_cachAvg2[8] => mux2x1:LABLE_MUX2_cacheAvg.d2[8]
DataOut_cachAvg2[9] => mux2x1:LABLE_MUX2_cacheAvg.d2[9]
DataOut_cachAvg2[10] => mux2x1:LABLE_MUX2_cacheAvg.d2[10]
DataOut_cachAvg2[11] => mux2x1:LABLE_MUX2_cacheAvg.d2[11]
DataOut_cachAvg2[12] => mux2x1:LABLE_MUX2_cacheAvg.d2[12]
DataOut_cachAvg2[13] => mux2x1:LABLE_MUX2_cacheAvg.d2[13]
DataOut_cachAvg2[14] => mux2x1:LABLE_MUX2_cacheAvg.d2[14]
DataOut_cachAvg2[15] => mux2x1:LABLE_MUX2_cacheAvg.d2[15]
Mux_Select_Avg1_or_Avg2 => mux2x1:LABLE_MUX2_cacheAvg.s
i_Old_alphabeta[0] => mux4x1:LABLE_MUX4_alphaBeta.d1[0]
i_Old_alphabeta[1] => mux4x1:LABLE_MUX4_alphaBeta.d1[1]
i_Old_alphabeta[2] => mux4x1:LABLE_MUX4_alphaBeta.d1[2]
i_Old_alphabeta[3] => mux4x1:LABLE_MUX4_alphaBeta.d1[3]
i_Old_alphabeta[4] => mux4x1:LABLE_MUX4_alphaBeta.d1[4]
i_Old_alphabeta[5] => mux4x1:LABLE_MUX4_alphaBeta.d1[5]
i_Old_alphabeta[6] => mux4x1:LABLE_MUX4_alphaBeta.d1[6]
i_Old_alphabeta[7] => mux4x1:LABLE_MUX4_alphaBeta.d1[7]
i_Old_alphabeta[8] => mux4x1:LABLE_MUX4_alphaBeta.d1[8]
i_Old_alphabeta[9] => mux4x1:LABLE_MUX4_alphaBeta.d1[9]
i_Old_alphabeta[10] => mux4x1:LABLE_MUX4_alphaBeta.d1[10]
i_Old_alphabeta[11] => mux4x1:LABLE_MUX4_alphaBeta.d1[11]
i_Old_alphabeta[12] => mux4x1:LABLE_MUX4_alphaBeta.d1[12]
i_Old_alphabeta[13] => mux4x1:LABLE_MUX4_alphaBeta.d1[13]
i_Old_alphabeta[14] => mux4x1:LABLE_MUX4_alphaBeta.d1[14]
i_Old_alphabeta[15] => mux4x1:LABLE_MUX4_alphaBeta.d1[15]
j_Old_alphabeta[0] => mux4x1:LABLE_MUX4_alphaBeta.d2[0]
j_Old_alphabeta[1] => mux4x1:LABLE_MUX4_alphaBeta.d2[1]
j_Old_alphabeta[2] => mux4x1:LABLE_MUX4_alphaBeta.d2[2]
j_Old_alphabeta[3] => mux4x1:LABLE_MUX4_alphaBeta.d2[3]
j_Old_alphabeta[4] => mux4x1:LABLE_MUX4_alphaBeta.d2[4]
j_Old_alphabeta[5] => mux4x1:LABLE_MUX4_alphaBeta.d2[5]
j_Old_alphabeta[6] => mux4x1:LABLE_MUX4_alphaBeta.d2[6]
j_Old_alphabeta[7] => mux4x1:LABLE_MUX4_alphaBeta.d2[7]
j_Old_alphabeta[8] => mux4x1:LABLE_MUX4_alphaBeta.d2[8]
j_Old_alphabeta[9] => mux4x1:LABLE_MUX4_alphaBeta.d2[9]
j_Old_alphabeta[10] => mux4x1:LABLE_MUX4_alphaBeta.d2[10]
j_Old_alphabeta[11] => mux4x1:LABLE_MUX4_alphaBeta.d2[11]
j_Old_alphabeta[12] => mux4x1:LABLE_MUX4_alphaBeta.d2[12]
j_Old_alphabeta[13] => mux4x1:LABLE_MUX4_alphaBeta.d2[13]
j_Old_alphabeta[14] => mux4x1:LABLE_MUX4_alphaBeta.d2[14]
j_Old_alphabeta[15] => mux4x1:LABLE_MUX4_alphaBeta.d2[15]
i_new_alphabeta[0] => mux4x1:LABLE_MUX4_alphaBeta.d3[0]
i_new_alphabeta[1] => mux4x1:LABLE_MUX4_alphaBeta.d3[1]
i_new_alphabeta[2] => mux4x1:LABLE_MUX4_alphaBeta.d3[2]
i_new_alphabeta[3] => mux4x1:LABLE_MUX4_alphaBeta.d3[3]
i_new_alphabeta[4] => mux4x1:LABLE_MUX4_alphaBeta.d3[4]
i_new_alphabeta[5] => mux4x1:LABLE_MUX4_alphaBeta.d3[5]
i_new_alphabeta[6] => mux4x1:LABLE_MUX4_alphaBeta.d3[6]
i_new_alphabeta[7] => mux4x1:LABLE_MUX4_alphaBeta.d3[7]
i_new_alphabeta[8] => mux4x1:LABLE_MUX4_alphaBeta.d3[8]
i_new_alphabeta[9] => mux4x1:LABLE_MUX4_alphaBeta.d3[9]
i_new_alphabeta[10] => mux4x1:LABLE_MUX4_alphaBeta.d3[10]
i_new_alphabeta[11] => mux4x1:LABLE_MUX4_alphaBeta.d3[11]
i_new_alphabeta[12] => mux4x1:LABLE_MUX4_alphaBeta.d3[12]
i_new_alphabeta[13] => mux4x1:LABLE_MUX4_alphaBeta.d3[13]
i_new_alphabeta[14] => mux4x1:LABLE_MUX4_alphaBeta.d3[14]
i_new_alphabeta[15] => mux4x1:LABLE_MUX4_alphaBeta.d3[15]
j_new_alphabeta[0] => mux4x1:LABLE_MUX4_alphaBeta.d4[0]
j_new_alphabeta[1] => mux4x1:LABLE_MUX4_alphaBeta.d4[1]
j_new_alphabeta[2] => mux4x1:LABLE_MUX4_alphaBeta.d4[2]
j_new_alphabeta[3] => mux4x1:LABLE_MUX4_alphaBeta.d4[3]
j_new_alphabeta[4] => mux4x1:LABLE_MUX4_alphaBeta.d4[4]
j_new_alphabeta[5] => mux4x1:LABLE_MUX4_alphaBeta.d4[5]
j_new_alphabeta[6] => mux4x1:LABLE_MUX4_alphaBeta.d4[6]
j_new_alphabeta[7] => mux4x1:LABLE_MUX4_alphaBeta.d4[7]
j_new_alphabeta[8] => mux4x1:LABLE_MUX4_alphaBeta.d4[8]
j_new_alphabeta[9] => mux4x1:LABLE_MUX4_alphaBeta.d4[9]
j_new_alphabeta[10] => mux4x1:LABLE_MUX4_alphaBeta.d4[10]
j_new_alphabeta[11] => mux4x1:LABLE_MUX4_alphaBeta.d4[11]
j_new_alphabeta[12] => mux4x1:LABLE_MUX4_alphaBeta.d4[12]
j_new_alphabeta[13] => mux4x1:LABLE_MUX4_alphaBeta.d4[13]
j_new_alphabeta[14] => mux4x1:LABLE_MUX4_alphaBeta.d4[14]
j_new_alphabeta[15] => mux4x1:LABLE_MUX4_alphaBeta.d4[15]
Mux_Select_alpha[0] => mux4x1:LABLE_MUX4_alphaBeta.s[0]
Mux_Select_alpha[1] => mux4x1:LABLE_MUX4_alphaBeta.s[1]
Reg_reset_AvgNorm => reg:LABLE_AddToReg_AvgNorm.rst
Reg_Enable_AvgNorm => reg:LABLE_AddToReg_AvgNorm.wenable
Mux_Select_AvgNorm_Que_in => mux2x1:LABLE_QueReg_ToQueIN.s
Reset_fifo_AvgNorm => fifo2:LABLE_Queue.Reset
WriteEnable_fifo_AvgNorm => fifo2:LABLE_Queue.WriteEnable
ReadEnable_fifo_AvgNorm => fifo2:LABLE_Queue.ReadEnable
FifoEmpty_fifo <= fifo2:LABLE_Queue.FifoEmpty
FifoFull_fifo <= fifo2:LABLE_Queue.FifoFull
Reg_reset_Queu_AvgNorm => reg:LABLE_Queue_Reg.rst
Reg_Enable_Queu_AvgNorm => reg:LABLE_Queue_Reg.wenable
Reset_square => sqrt32:LABLE_queue_to_square.reset
Last_Termination_condition[0] <= comparator:LABLE_Last_Termination_condition.Y[0]
Last_Termination_condition[1] <= comparator:LABLE_Last_Termination_condition.Y[1]


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d2[0] => q.DATAB
d2[1] => q.DATAB
d2[2] => q.DATAB
d2[3] => q.DATAB
d2[4] => q.DATAB
d2[5] => q.DATAB
d2[6] => q.DATAB
d2[7] => q.DATAB
d2[8] => q.DATAB
d2[9] => q.DATAB
d2[10] => q.DATAB
d2[11] => q.DATAB
d2[12] => q.DATAB
d2[13] => q.DATAB
d2[14] => q.DATAB
d2[15] => q.DATAB
d3[0] => q.DATAB
d3[1] => q.DATAB
d3[2] => q.DATAB
d3[3] => q.DATAB
d3[4] => q.DATAB
d3[5] => q.DATAB
d3[6] => q.DATAB
d3[7] => q.DATAB
d3[8] => q.DATAB
d3[9] => q.DATAB
d3[10] => q.DATAB
d3[11] => q.DATAB
d3[12] => q.DATAB
d3[13] => q.DATAB
d3[14] => q.DATAB
d3[15] => q.DATAB
d4[0] => q.DATAA
d4[1] => q.DATAA
d4[2] => q.DATAA
d4[3] => q.DATAA
d4[4] => q.DATAA
d4[5] => q.DATAA
d4[6] => q.DATAA
d4[7] => q.DATAA
d4[8] => q.DATAA
d4[9] => q.DATAA
d4[10] => q.DATAA
d4[11] => q.DATAA
d4[12] => q.DATAA
d4[13] => q.DATAA
d4[14] => q.DATAA
d4[15] => q.DATAA
s[0] => Equal0.IN0
s[0] => Equal1.IN1
s[0] => Equal2.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_MUX2_cacheAvg
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
rst => q[16]~reg0.ACLR
rst => q[17]~reg0.ACLR
rst => q[18]~reg0.ACLR
rst => q[19]~reg0.ACLR
rst => q[20]~reg0.ACLR
rst => q[21]~reg0.ACLR
rst => q[22]~reg0.ACLR
rst => q[23]~reg0.ACLR
rst => q[24]~reg0.ACLR
rst => q[25]~reg0.ACLR
rst => q[26]~reg0.ACLR
rst => q[27]~reg0.ACLR
rst => q[28]~reg0.ACLR
rst => q[29]~reg0.ACLR
rst => q[30]~reg0.ACLR
rst => q[31]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
wenable => q[16]~reg0.ENA
wenable => q[17]~reg0.ENA
wenable => q[18]~reg0.ENA
wenable => q[19]~reg0.ENA
wenable => q[20]~reg0.ENA
wenable => q[21]~reg0.ENA
wenable => q[22]~reg0.ENA
wenable => q[23]~reg0.ENA
wenable => q[24]~reg0.ENA
wenable => q[25]~reg0.ENA
wenable => q[26]~reg0.ENA
wenable => q[27]~reg0.ENA
wenable => q[28]~reg0.ENA
wenable => q[29]~reg0.ENA
wenable => q[30]~reg0.ENA
wenable => q[31]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue
Clk => data_Memory_fifo2:FifoRam.clk
Clk => ByteCounter[0].CLK
Clk => ByteCounter[1].CLK
Clk => WritePointer[0].CLK
Clk => WritePointer[1].CLK
Clk => ReadPointer[0].CLK
Clk => ReadPointer[1].CLK
Reset => ByteCounter[0].ACLR
Reset => ByteCounter[1].ACLR
Reset => WritePointer[0].ACLR
Reset => WritePointer[1].ACLR
Reset => ReadPointer[0].ACLR
Reset => ReadPointer[1].ACLR
WriteEnable => ReadWriteFifoOut.IN1
WriteEnable => WriteEnable_s.IN1
WriteEnable => Addr_s[0].OUTPUTSELECT
WriteEnable => Addr_s[1].OUTPUTSELECT
WriteEnable => Addr_s[1].IN0
WriteEnable => ReadWriteFifoOut.IN1
ReadEnable => ReadWriteFifoOut.IN1
ReadEnable => ReadEnable_s.IN1
ReadEnable => Addr_s[1].IN1
ReadEnable => ReadWriteFifoOut.IN1
DataIn[0] => data_Memory_fifo2:FifoRam.datain[0]
DataIn[1] => data_Memory_fifo2:FifoRam.datain[1]
DataIn[2] => data_Memory_fifo2:FifoRam.datain[2]
DataIn[3] => data_Memory_fifo2:FifoRam.datain[3]
DataIn[4] => data_Memory_fifo2:FifoRam.datain[4]
DataIn[5] => data_Memory_fifo2:FifoRam.datain[5]
DataIn[6] => data_Memory_fifo2:FifoRam.datain[6]
DataIn[7] => data_Memory_fifo2:FifoRam.datain[7]
DataIn[8] => data_Memory_fifo2:FifoRam.datain[8]
DataIn[9] => data_Memory_fifo2:FifoRam.datain[9]
DataIn[10] => data_Memory_fifo2:FifoRam.datain[10]
DataIn[11] => data_Memory_fifo2:FifoRam.datain[11]
DataIn[12] => data_Memory_fifo2:FifoRam.datain[12]
DataIn[13] => data_Memory_fifo2:FifoRam.datain[13]
DataIn[14] => data_Memory_fifo2:FifoRam.datain[14]
DataIn[15] => data_Memory_fifo2:FifoRam.datain[15]
DataOut[0] <= data_Memory_fifo2:FifoRam.dataout[0]
DataOut[1] <= data_Memory_fifo2:FifoRam.dataout[1]
DataOut[2] <= data_Memory_fifo2:FifoRam.dataout[2]
DataOut[3] <= data_Memory_fifo2:FifoRam.dataout[3]
DataOut[4] <= data_Memory_fifo2:FifoRam.dataout[4]
DataOut[5] <= data_Memory_fifo2:FifoRam.dataout[5]
DataOut[6] <= data_Memory_fifo2:FifoRam.dataout[6]
DataOut[7] <= data_Memory_fifo2:FifoRam.dataout[7]
DataOut[8] <= data_Memory_fifo2:FifoRam.dataout[8]
DataOut[9] <= data_Memory_fifo2:FifoRam.dataout[9]
DataOut[10] <= data_Memory_fifo2:FifoRam.dataout[10]
DataOut[11] <= data_Memory_fifo2:FifoRam.dataout[11]
DataOut[12] <= data_Memory_fifo2:FifoRam.dataout[12]
DataOut[13] <= data_Memory_fifo2:FifoRam.dataout[13]
DataOut[14] <= data_Memory_fifo2:FifoRam.dataout[14]
DataOut[15] <= data_Memory_fifo2:FifoRam.dataout[15]
FifoEmpty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
FifoFull <= ByteCounter[1].DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam
clk => ram~17.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram.CLK0
write_enable => ram~17.DATAIN
write_enable => ram.WE
read_enable => dataout[0]$latch.LATCH_ENABLE
read_enable => dataout[1]$latch.LATCH_ENABLE
read_enable => dataout[2]$latch.LATCH_ENABLE
read_enable => dataout[3]$latch.LATCH_ENABLE
read_enable => dataout[4]$latch.LATCH_ENABLE
read_enable => dataout[5]$latch.LATCH_ENABLE
read_enable => dataout[6]$latch.LATCH_ENABLE
read_enable => dataout[7]$latch.LATCH_ENABLE
read_enable => dataout[8]$latch.LATCH_ENABLE
read_enable => dataout[9]$latch.LATCH_ENABLE
read_enable => dataout[10]$latch.LATCH_ENABLE
read_enable => dataout[11]$latch.LATCH_ENABLE
read_enable => dataout[12]$latch.LATCH_ENABLE
read_enable => dataout[13]$latch.LATCH_ENABLE
read_enable => dataout[14]$latch.LATCH_ENABLE
read_enable => dataout[15]$latch.LATCH_ENABLE
address[0] => ram~0.DATAIN
address[0] => ram.WADDR
address[0] => ram.RADDR
address[1] => ~NO_FANOUT~
datain[0] => ram~16.DATAIN
datain[0] => ram.DATAIN
datain[1] => ram~15.DATAIN
datain[1] => ram.DATAIN1
datain[2] => ram~14.DATAIN
datain[2] => ram.DATAIN2
datain[3] => ram~13.DATAIN
datain[3] => ram.DATAIN3
datain[4] => ram~12.DATAIN
datain[4] => ram.DATAIN4
datain[5] => ram~11.DATAIN
datain[5] => ram.DATAIN5
datain[6] => ram~10.DATAIN
datain[6] => ram.DATAIN6
datain[7] => ram~9.DATAIN
datain[7] => ram.DATAIN7
datain[8] => ram~8.DATAIN
datain[8] => ram.DATAIN8
datain[9] => ram~7.DATAIN
datain[9] => ram.DATAIN9
datain[10] => ram~6.DATAIN
datain[10] => ram.DATAIN10
datain[11] => ram~5.DATAIN
datain[11] => ram.DATAIN11
datain[12] => ram~4.DATAIN
datain[12] => ram.DATAIN12
datain[13] => ram~3.DATAIN
datain[13] => ram.DATAIN13
datain[14] => ram~2.DATAIN
datain[14] => ram.DATAIN14
datain[15] => ram~1.DATAIN
datain[15] => ram.DATAIN15
dataout[0] <= dataout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_QueReg_ToQueIN
d1[0] => q.DATAB
d1[1] => q.DATAB
d1[2] => q.DATAB
d1[3] => q.DATAB
d1[4] => q.DATAB
d1[5] => q.DATAB
d1[6] => q.DATAB
d1[7] => q.DATAB
d1[8] => q.DATAB
d1[9] => q.DATAB
d1[10] => q.DATAB
d1[11] => q.DATAB
d1[12] => q.DATAB
d1[13] => q.DATAB
d1[14] => q.DATAB
d1[15] => q.DATAB
d2[0] => q.DATAA
d2[1] => q.DATAA
d2[2] => q.DATAA
d2[3] => q.DATAA
d2[4] => q.DATAA
d2[5] => q.DATAA
d2[6] => q.DATAA
d2[7] => q.DATAA
d2[8] => q.DATAA
d2[9] => q.DATAA
d2[10] => q.DATAA
d2[11] => q.DATAA
d2[12] => q.DATAA
d2[13] => q.DATAA
d2[14] => q.DATAA
d2[15] => q.DATAA
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
s => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_Queue_Reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.ACLR
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => q[12]~reg0.ACLR
rst => q[13]~reg0.ACLR
rst => q[14]~reg0.ACLR
rst => q[15]~reg0.ACLR
wenable => q[0]~reg0.ENA
wenable => q[1]~reg0.ENA
wenable => q[2]~reg0.ENA
wenable => q[3]~reg0.ENA
wenable => q[4]~reg0.ENA
wenable => q[5]~reg0.ENA
wenable => q[6]~reg0.ENA
wenable => q[7]~reg0.ENA
wenable => q[8]~reg0.ENA
wenable => q[9]~reg0.ENA
wenable => q[10]~reg0.ENA
wenable => q[11]~reg0.ENA
wenable => q[12]~reg0.ENA
wenable => q[13]~reg0.ENA
wenable => q[14]~reg0.ENA
wenable => q[15]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square
clk => bitl[0].CLK
clk => bitl[1].CLK
clk => bitl[2].CLK
clk => bitl[3].CLK
clk => bitl[4].CLK
clk => acc2[0].CLK
clk => acc2[1].CLK
clk => acc2[2].CLK
clk => acc2[3].CLK
clk => acc2[4].CLK
clk => acc2[5].CLK
clk => acc2[6].CLK
clk => acc2[7].CLK
clk => acc2[8].CLK
clk => acc2[9].CLK
clk => acc2[10].CLK
clk => acc2[11].CLK
clk => acc2[12].CLK
clk => acc2[13].CLK
clk => acc2[14].CLK
clk => acc2[15].CLK
clk => acc2[16].CLK
clk => acc2[17].CLK
clk => acc2[18].CLK
clk => acc2[19].CLK
clk => acc2[20].CLK
clk => acc2[21].CLK
clk => acc2[22].CLK
clk => acc2[23].CLK
clk => acc2[24].CLK
clk => acc2[25].CLK
clk => acc2[26].CLK
clk => acc2[27].CLK
clk => acc2[28].CLK
clk => acc2[29].CLK
clk => acc2[30].CLK
clk => acc2[31].CLK
clk => acc[0]~reg0.CLK
clk => acc[1]~reg0.CLK
clk => acc[2]~reg0.CLK
clk => acc[3]~reg0.CLK
clk => acc[4]~reg0.CLK
clk => acc[5]~reg0.CLK
clk => acc[6]~reg0.CLK
clk => acc[7]~reg0.CLK
clk => acc[8]~reg0.CLK
clk => acc[9]~reg0.CLK
clk => acc[10]~reg0.CLK
clk => acc[11]~reg0.CLK
clk => acc[12]~reg0.CLK
clk => acc[13]~reg0.CLK
clk => acc[14]~reg0.CLK
clk => acc[15]~reg0.CLK
rdy <= bitl[4].DB_MAX_OUTPUT_PORT_TYPE
reset => bitl[0].PRESET
reset => bitl[1].PRESET
reset => bitl[2].PRESET
reset => bitl[3].PRESET
reset => bitl[4].ACLR
reset => acc2[0].ACLR
reset => acc2[1].ACLR
reset => acc2[2].ACLR
reset => acc2[3].ACLR
reset => acc2[4].ACLR
reset => acc2[5].ACLR
reset => acc2[6].ACLR
reset => acc2[7].ACLR
reset => acc2[8].ACLR
reset => acc2[9].ACLR
reset => acc2[10].ACLR
reset => acc2[11].ACLR
reset => acc2[12].ACLR
reset => acc2[13].ACLR
reset => acc2[14].ACLR
reset => acc2[15].ACLR
reset => acc2[16].ACLR
reset => acc2[17].ACLR
reset => acc2[18].ACLR
reset => acc2[19].ACLR
reset => acc2[20].ACLR
reset => acc2[21].ACLR
reset => acc2[22].ACLR
reset => acc2[23].ACLR
reset => acc2[24].ACLR
reset => acc2[25].ACLR
reset => acc2[26].ACLR
reset => acc2[27].ACLR
reset => acc2[28].ACLR
reset => acc2[29].ACLR
reset => acc2[30].ACLR
reset => acc2[31].ACLR
reset => acc[0]~reg0.ACLR
reset => acc[1]~reg0.ACLR
reset => acc[2]~reg0.ACLR
reset => acc[3]~reg0.ACLR
reset => acc[4]~reg0.ACLR
reset => acc[5]~reg0.ACLR
reset => acc[6]~reg0.ACLR
reset => acc[7]~reg0.ACLR
reset => acc[8]~reg0.ACLR
reset => acc[9]~reg0.ACLR
reset => acc[10]~reg0.ACLR
reset => acc[11]~reg0.ACLR
reset => acc[12]~reg0.ACLR
reset => acc[13]~reg0.ACLR
reset => acc[14]~reg0.ACLR
reset => acc[15]~reg0.ACLR
x[0] => LessThan0.IN32
x[1] => LessThan0.IN31
x[2] => LessThan0.IN30
x[3] => LessThan0.IN29
x[4] => LessThan0.IN28
x[5] => LessThan0.IN27
x[6] => LessThan0.IN26
x[7] => LessThan0.IN25
x[8] => LessThan0.IN24
x[9] => LessThan0.IN23
x[10] => LessThan0.IN22
x[11] => LessThan0.IN21
x[12] => LessThan0.IN20
x[13] => LessThan0.IN19
x[14] => LessThan0.IN18
x[15] => LessThan0.IN17
x[16] => LessThan0.IN16
x[17] => LessThan0.IN15
x[18] => LessThan0.IN14
x[19] => LessThan0.IN13
x[20] => LessThan0.IN12
x[21] => LessThan0.IN11
x[22] => LessThan0.IN10
x[23] => LessThan0.IN9
x[24] => LessThan0.IN8
x[25] => LessThan0.IN7
x[26] => LessThan0.IN6
x[27] => LessThan0.IN5
x[28] => LessThan0.IN4
x[29] => LessThan0.IN3
x[30] => LessThan0.IN2
x[31] => LessThan0.IN1
acc[0] <= acc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[1] <= acc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[2] <= acc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[3] <= acc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[4] <= acc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[5] <= acc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[6] <= acc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[7] <= acc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[8] <= acc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[9] <= acc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[10] <= acc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[11] <= acc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[12] <= acc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[13] <= acc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[14] <= acc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc[15] <= acc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division
Q[0] => a1.DATAA
Q[0] => Add0.IN16
Q[1] => a1.DATAA
Q[1] => Add0.IN15
Q[2] => a1.DATAA
Q[2] => Add0.IN14
Q[3] => a1.DATAA
Q[3] => Add0.IN13
Q[4] => a1.DATAA
Q[4] => Add0.IN12
Q[5] => a1.DATAA
Q[5] => Add0.IN11
Q[6] => a1.DATAA
Q[6] => Add0.IN10
Q[7] => a1.DATAA
Q[7] => Add0.IN9
Q[8] => a1.DATAA
Q[8] => Add0.IN8
Q[9] => a1.DATAA
Q[9] => Add0.IN7
Q[10] => a1.DATAA
Q[10] => Add0.IN6
Q[11] => a1.DATAA
Q[11] => Add0.IN5
Q[12] => a1.DATAA
Q[12] => Add0.IN4
Q[13] => a1.DATAA
Q[13] => Add0.IN3
Q[14] => a1.DATAA
Q[14] => Add0.IN2
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => a1.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].IN0
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Remi[0].OUTPUTSELECT
Q[15] => Remi[1].OUTPUTSELECT
Q[15] => Remi[2].OUTPUTSELECT
Q[15] => Remi[3].OUTPUTSELECT
Q[15] => Remi[4].OUTPUTSELECT
Q[15] => Remi[5].OUTPUTSELECT
Q[15] => Remi[6].OUTPUTSELECT
Q[15] => Remi[7].OUTPUTSELECT
Q[15] => Remi[8].OUTPUTSELECT
Q[15] => Remi[9].OUTPUTSELECT
Q[15] => Remi[10].OUTPUTSELECT
Q[15] => Remi[11].OUTPUTSELECT
Q[15] => Remi[12].OUTPUTSELECT
Q[15] => Remi[13].OUTPUTSELECT
Q[15] => Remi[14].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Remi[15].OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Quo.OUTPUTSELECT
Q[15] => Add0.IN1
M[0] => b1.DATAA
M[0] => Add1.IN16
M[1] => b1.DATAA
M[1] => Add1.IN15
M[2] => b1.DATAA
M[2] => Add1.IN14
M[3] => b1.DATAA
M[3] => Add1.IN13
M[4] => b1.DATAA
M[4] => Add1.IN12
M[5] => b1.DATAA
M[5] => Add1.IN11
M[6] => b1.DATAA
M[6] => Add1.IN10
M[7] => b1.DATAA
M[7] => Add1.IN9
M[8] => b1.DATAA
M[8] => Add1.IN8
M[9] => b1.DATAA
M[9] => Add1.IN7
M[10] => b1.DATAA
M[10] => Add1.IN6
M[11] => b1.DATAA
M[11] => Add1.IN5
M[12] => b1.DATAA
M[12] => Add1.IN4
M[13] => b1.DATAA
M[13] => Add1.IN3
M[14] => b1.DATAA
M[14] => Add1.IN2
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => b1.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Remi[0].OUTPUTSELECT
M[15] => Remi[1].OUTPUTSELECT
M[15] => Remi[2].OUTPUTSELECT
M[15] => Remi[3].OUTPUTSELECT
M[15] => Remi[4].OUTPUTSELECT
M[15] => Remi[5].OUTPUTSELECT
M[15] => Remi[6].OUTPUTSELECT
M[15] => Remi[7].OUTPUTSELECT
M[15] => Remi[8].OUTPUTSELECT
M[15] => Remi[9].OUTPUTSELECT
M[15] => Remi[10].OUTPUTSELECT
M[15] => Remi[11].OUTPUTSELECT
M[15] => Remi[12].OUTPUTSELECT
M[15] => Remi[13].OUTPUTSELECT
M[15] => Remi[14].OUTPUTSELECT
M[15] => Remi[15].OUTPUTSELECT
M[15] => Remi[15].IN1
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Quo.OUTPUTSELECT
M[15] => Add1.IN1
Quo[0] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[1] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[2] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[3] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[4] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[5] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[6] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[7] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[8] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[9] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[10] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[11] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[12] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[13] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[14] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Quo[15] <= Quo.DB_MAX_OUTPUT_PORT_TYPE
Remi[0] <= Remi[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[1] <= Remi[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[2] <= Remi[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[3] <= Remi[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[4] <= Remi[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[5] <= Remi[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[6] <= Remi[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[7] <= Remi[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[8] <= Remi[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[9] <= Remi[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[10] <= Remi[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[11] <= Remi[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[12] <= Remi[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[13] <= Remi[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[14] <= Remi[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Remi[15] <= Remi[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition
In1[0] => Add0.IN32
In1[0] => Equal0.IN15
In1[1] => Add0.IN31
In1[1] => Equal0.IN14
In1[2] => Add0.IN30
In1[2] => Equal0.IN13
In1[3] => Add0.IN29
In1[3] => Equal0.IN12
In1[4] => Add0.IN28
In1[4] => Equal0.IN11
In1[5] => Add0.IN27
In1[5] => Equal0.IN10
In1[6] => Add0.IN26
In1[6] => Equal0.IN9
In1[7] => Add0.IN25
In1[7] => Equal0.IN8
In1[8] => Add0.IN24
In1[8] => Equal0.IN7
In1[9] => Add0.IN23
In1[9] => Equal0.IN6
In1[10] => Add0.IN22
In1[10] => Equal0.IN5
In1[11] => Add0.IN21
In1[11] => Equal0.IN4
In1[12] => Add0.IN20
In1[12] => Equal0.IN3
In1[13] => Add0.IN19
In1[13] => Equal0.IN2
In1[14] => Add0.IN18
In1[14] => Equal0.IN1
In1[15] => Add0.IN17
In1[15] => Y.IN1
In1[15] => Equal0.IN0
In2[0] => Add0.IN16
In2[1] => Add0.IN15
In2[2] => Add0.IN14
In2[3] => Add0.IN13
In2[4] => Add0.IN12
In2[5] => Add0.IN11
In2[6] => Add0.IN10
In2[7] => Add0.IN9
In2[8] => Add0.IN8
In2[9] => Add0.IN7
In2[10] => Add0.IN6
In2[11] => Add0.IN5
In2[12] => Add0.IN4
In2[13] => Add0.IN3
In2[14] => Add0.IN2
In2[15] => Add0.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|integration_final|CV:CV_int
clk => Mem_10x900:iCV_mem.clock
clk => new_address[0].CLK
clk => new_address[1].CLK
clk => new_address[2].CLK
clk => new_address[3].CLK
clk => new_address[4].CLK
clk => new_address[5].CLK
clk => new_address[6].CLK
clk => new_address[7].CLK
clk => new_address[8].CLK
clk => new_address[9].CLK
clk => writeEnable_CV.CLK
clk => flag_newIJ_reg.CLK
clk => counter_reg[0].CLK
clk => counter_reg[1].CLK
clk => counter_reg[2].CLK
clk => counter_reg[3].CLK
clk => counter_reg[4].CLK
clk => counter_reg[5].CLK
clk => counter_reg[6].CLK
clk => counter_reg[7].CLK
clk => counter_reg[8].CLK
clk => counter_reg[9].CLK
clk => Reg_j[0].CLK
clk => Reg_j[1].CLK
clk => Reg_j[2].CLK
clk => Reg_j[3].CLK
clk => Reg_j[4].CLK
clk => Reg_j[5].CLK
clk => Reg_j[6].CLK
clk => Reg_j[7].CLK
clk => Reg_j[8].CLK
clk => Reg_j[9].CLK
clk => Reg_i[0].CLK
clk => Reg_i[1].CLK
clk => Reg_i[2].CLK
clk => Reg_i[3].CLK
clk => Reg_i[4].CLK
clk => Reg_i[5].CLK
clk => Reg_i[6].CLK
clk => Reg_i[7].CLK
clk => Reg_i[8].CLK
clk => Reg_i[9].CLK
clk => Mem_10x900:jCV_mem.clock
clk => CVmonitor:Cvmnt.clk
reset => CVmonitor:Cvmnt.reset
reset => new_address[0].ACLR
reset => new_address[1].ACLR
reset => new_address[2].ACLR
reset => new_address[3].ACLR
reset => new_address[4].ACLR
reset => new_address[5].ACLR
reset => new_address[6].ACLR
reset => new_address[7].ACLR
reset => new_address[8].ACLR
reset => new_address[9].ACLR
reset => writeEnable_CV.PRESET
reset => flag_newIJ_reg.ACLR
reset => counter_reg[0].PRESET
reset => counter_reg[1].ACLR
reset => counter_reg[2].ACLR
reset => counter_reg[3].ACLR
reset => counter_reg[4].ACLR
reset => counter_reg[5].ACLR
reset => counter_reg[6].ACLR
reset => counter_reg[7].ACLR
reset => counter_reg[8].ACLR
reset => counter_reg[9].ACLR
reset => Reg_j[0].ALOAD
reset => Reg_j[1].ALOAD
reset => Reg_j[2].ALOAD
reset => Reg_j[3].ALOAD
reset => Reg_j[4].ALOAD
reset => Reg_j[5].ALOAD
reset => Reg_j[6].ALOAD
reset => Reg_j[7].ALOAD
reset => Reg_j[8].ALOAD
reset => Reg_j[9].ALOAD
reset => Reg_i[0].ALOAD
reset => Reg_i[1].ALOAD
reset => Reg_i[2].ALOAD
reset => Reg_i[3].ALOAD
reset => Reg_i[4].ALOAD
reset => Reg_i[5].ALOAD
reset => Reg_i[6].ALOAD
reset => Reg_i[7].ALOAD
reset => Reg_i[8].ALOAD
reset => Reg_i[9].ALOAD
enable_ireg => Reg_i[9].ENA
enable_ireg => Reg_i[8].ENA
enable_ireg => Reg_i[7].ENA
enable_ireg => Reg_i[6].ENA
enable_ireg => Reg_i[5].ENA
enable_ireg => Reg_i[4].ENA
enable_ireg => Reg_i[3].ENA
enable_ireg => Reg_i[2].ENA
enable_ireg => Reg_i[1].ENA
enable_ireg => Reg_i[0].ENA
i[0] => Reg_i[0].DATAIN
i[1] => Reg_i[1].DATAIN
i[2] => Reg_i[2].DATAIN
i[3] => Reg_i[3].DATAIN
i[4] => Reg_i[4].DATAIN
i[5] => Reg_i[5].DATAIN
i[6] => Reg_i[6].DATAIN
i[7] => Reg_i[7].DATAIN
i[8] => Reg_i[8].DATAIN
i[9] => Reg_i[9].DATAIN
j[0] => Reg_j[0].DATAIN
j[1] => Reg_j[1].DATAIN
j[2] => Reg_j[2].DATAIN
j[3] => Reg_j[3].DATAIN
j[4] => Reg_j[4].DATAIN
j[5] => Reg_j[5].DATAIN
j[6] => Reg_j[6].DATAIN
j[7] => Reg_j[7].DATAIN
j[8] => Reg_j[8].DATAIN
j[9] => Reg_j[9].DATAIN
flag_newIJ => CVmonitor:Cvmnt.flag_newpoint
flag_newIJ => writeEnable_CV.DATAIN
flag_newIJ => flag_newIJ_reg.DATAIN
flag_newIJ => new_address[0].ENA
flag_newIJ => Reg_j[9].ENA
flag_newIJ => Reg_j[8].ENA
flag_newIJ => Reg_j[7].ENA
flag_newIJ => Reg_j[6].ENA
flag_newIJ => Reg_j[5].ENA
flag_newIJ => Reg_j[4].ENA
flag_newIJ => Reg_j[3].ENA
flag_newIJ => Reg_j[2].ENA
flag_newIJ => Reg_j[1].ENA
flag_newIJ => Reg_j[0].ENA
flag_newIJ => counter_reg[9].ENA
flag_newIJ => counter_reg[8].ENA
flag_newIJ => counter_reg[7].ENA
flag_newIJ => counter_reg[6].ENA
flag_newIJ => counter_reg[5].ENA
flag_newIJ => counter_reg[4].ENA
flag_newIJ => counter_reg[3].ENA
flag_newIJ => counter_reg[2].ENA
flag_newIJ => counter_reg[1].ENA
flag_newIJ => counter_reg[0].ENA
flag_newIJ => new_address[9].ENA
flag_newIJ => new_address[8].ENA
flag_newIJ => new_address[7].ENA
flag_newIJ => new_address[6].ENA
flag_newIJ => new_address[5].ENA
flag_newIJ => new_address[4].ENA
flag_newIJ => new_address[3].ENA
flag_newIJ => new_address[2].ENA
flag_newIJ => new_address[1].ENA
read_CVi_enable => read_CV.IN0
read_CVj_enable => read_CV.IN1
Repeated <= CVmonitor:Cvmnt.Repeated
i_output_Ready[0] <= i_output[0].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[1] <= i_output[1].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[2] <= i_output[2].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[3] <= i_output[3].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[4] <= i_output[4].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[5] <= i_output[5].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[6] <= i_output[6].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[7] <= i_output[7].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[8] <= i_output[8].DB_MAX_OUTPUT_PORT_TYPE
i_output_Ready[9] <= i_output[9].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[0] <= j_output[0].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[1] <= j_output[1].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[2] <= j_output[2].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[3] <= j_output[3].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[4] <= j_output[4].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[5] <= j_output[5].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[6] <= j_output[6].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[7] <= j_output[7].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[8] <= j_output[8].DB_MAX_OUTPUT_PORT_TYPE
j_output_Ready[9] <= j_output[9].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[0] <= counter_reg[0].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[1] <= counter_reg[1].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[2] <= counter_reg[2].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[3] <= counter_reg[3].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[4] <= counter_reg[4].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[5] <= counter_reg[5].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[6] <= counter_reg[6].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[7] <= counter_reg[7].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[8] <= counter_reg[8].DB_MAX_OUTPUT_PORT_TYPE
CVcounter[9] <= counter_reg[9].DB_MAX_OUTPUT_PORT_TYPE
CV_DataOut_Selc => ~NO_FANOUT~


|integration_final|CV:CV_int|Mem_10x900:iCV_mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]


|integration_final|CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component
wren_a => altsyncram_i504:auto_generated.wren_a
rden_a => altsyncram_i504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i504:auto_generated.data_a[0]
data_a[1] => altsyncram_i504:auto_generated.data_a[1]
data_a[2] => altsyncram_i504:auto_generated.data_a[2]
data_a[3] => altsyncram_i504:auto_generated.data_a[3]
data_a[4] => altsyncram_i504:auto_generated.data_a[4]
data_a[5] => altsyncram_i504:auto_generated.data_a[5]
data_a[6] => altsyncram_i504:auto_generated.data_a[6]
data_a[7] => altsyncram_i504:auto_generated.data_a[7]
data_a[8] => altsyncram_i504:auto_generated.data_a[8]
data_a[9] => altsyncram_i504:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i504:auto_generated.address_a[0]
address_a[1] => altsyncram_i504:auto_generated.address_a[1]
address_a[2] => altsyncram_i504:auto_generated.address_a[2]
address_a[3] => altsyncram_i504:auto_generated.address_a[3]
address_a[4] => altsyncram_i504:auto_generated.address_a[4]
address_a[5] => altsyncram_i504:auto_generated.address_a[5]
address_a[6] => altsyncram_i504:auto_generated.address_a[6]
address_a[7] => altsyncram_i504:auto_generated.address_a[7]
address_a[8] => altsyncram_i504:auto_generated.address_a[8]
address_a[9] => altsyncram_i504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i504:auto_generated.q_a[0]
q_a[1] <= altsyncram_i504:auto_generated.q_a[1]
q_a[2] <= altsyncram_i504:auto_generated.q_a[2]
q_a[3] <= altsyncram_i504:auto_generated.q_a[3]
q_a[4] <= altsyncram_i504:auto_generated.q_a[4]
q_a[5] <= altsyncram_i504:auto_generated.q_a[5]
q_a[6] <= altsyncram_i504:auto_generated.q_a[6]
q_a[7] <= altsyncram_i504:auto_generated.q_a[7]
q_a[8] <= altsyncram_i504:auto_generated.q_a[8]
q_a[9] <= altsyncram_i504:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|integration_final|CV:CV_int|Mem_10x900:jCV_mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]


|integration_final|CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component
wren_a => altsyncram_i504:auto_generated.wren_a
rden_a => altsyncram_i504:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i504:auto_generated.data_a[0]
data_a[1] => altsyncram_i504:auto_generated.data_a[1]
data_a[2] => altsyncram_i504:auto_generated.data_a[2]
data_a[3] => altsyncram_i504:auto_generated.data_a[3]
data_a[4] => altsyncram_i504:auto_generated.data_a[4]
data_a[5] => altsyncram_i504:auto_generated.data_a[5]
data_a[6] => altsyncram_i504:auto_generated.data_a[6]
data_a[7] => altsyncram_i504:auto_generated.data_a[7]
data_a[8] => altsyncram_i504:auto_generated.data_a[8]
data_a[9] => altsyncram_i504:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i504:auto_generated.address_a[0]
address_a[1] => altsyncram_i504:auto_generated.address_a[1]
address_a[2] => altsyncram_i504:auto_generated.address_a[2]
address_a[3] => altsyncram_i504:auto_generated.address_a[3]
address_a[4] => altsyncram_i504:auto_generated.address_a[4]
address_a[5] => altsyncram_i504:auto_generated.address_a[5]
address_a[6] => altsyncram_i504:auto_generated.address_a[6]
address_a[7] => altsyncram_i504:auto_generated.address_a[7]
address_a[8] => altsyncram_i504:auto_generated.address_a[8]
address_a[9] => altsyncram_i504:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i504:auto_generated.q_a[0]
q_a[1] <= altsyncram_i504:auto_generated.q_a[1]
q_a[2] <= altsyncram_i504:auto_generated.q_a[2]
q_a[3] <= altsyncram_i504:auto_generated.q_a[3]
q_a[4] <= altsyncram_i504:auto_generated.q_a[4]
q_a[5] <= altsyncram_i504:auto_generated.q_a[5]
q_a[6] <= altsyncram_i504:auto_generated.q_a[6]
q_a[7] <= altsyncram_i504:auto_generated.q_a[7]
q_a[8] <= altsyncram_i504:auto_generated.q_a[8]
q_a[9] <= altsyncram_i504:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|integration_final|CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|integration_final|CV:CV_int|CVmonitor:Cvmnt
clk => j_Reg[0].CLK
clk => j_Reg[1].CLK
clk => j_Reg[2].CLK
clk => j_Reg[3].CLK
clk => j_Reg[4].CLK
clk => j_Reg[5].CLK
clk => j_Reg[6].CLK
clk => j_Reg[7].CLK
clk => j_Reg[8].CLK
clk => j_Reg[9].CLK
clk => i_Reg[0].CLK
clk => i_Reg[1].CLK
clk => i_Reg[2].CLK
clk => i_Reg[3].CLK
clk => i_Reg[4].CLK
clk => i_Reg[5].CLK
clk => i_Reg[6].CLK
clk => i_Reg[7].CLK
clk => i_Reg[8].CLK
clk => i_Reg[9].CLK
clk => ijConcatenated_const[0].CLK
clk => ijConcatenated_const[1].CLK
clk => ijConcatenated_const[2].CLK
clk => ijConcatenated_const[3].CLK
clk => ijConcatenated_const[4].CLK
clk => ijConcatenated_const[5].CLK
clk => ijConcatenated_const[6].CLK
clk => ijConcatenated_const[7].CLK
clk => ijConcatenated_const[8].CLK
clk => ijConcatenated_const[9].CLK
clk => ijConcatenated_const[10].CLK
clk => ijConcatenated_const[11].CLK
clk => ijConcatenated_const[12].CLK
clk => ijConcatenated_const[13].CLK
clk => ijConcatenated_const[14].CLK
clk => ijConcatenated_const[15].CLK
clk => ijConcatenated_const[16].CLK
clk => ijConcatenated_const[17].CLK
clk => ijConcatenated_const[18].CLK
clk => ijConcatenated_const[19].CLK
clk => ijConcatenated[0].CLK
clk => ijConcatenated[1].CLK
clk => ijConcatenated[2].CLK
clk => ijConcatenated[3].CLK
clk => ijConcatenated[4].CLK
clk => ijConcatenated[5].CLK
clk => ijConcatenated[6].CLK
clk => ijConcatenated[7].CLK
clk => ijConcatenated[8].CLK
clk => ijConcatenated[9].CLK
clk => ijConcatenated[10].CLK
clk => ijConcatenated[11].CLK
clk => ijConcatenated[12].CLK
clk => ijConcatenated[13].CLK
clk => ijConcatenated[14].CLK
clk => ijConcatenated[15].CLK
clk => ijConcatenated[16].CLK
clk => ijConcatenated[17].CLK
clk => ijConcatenated[18].CLK
clk => ijConcatenated[19].CLK
clk => flag_newpoint_reg.CLK
clk => sig_CVcounter[0].CLK
clk => sig_CVcounter[1].CLK
clk => sig_CVcounter[2].CLK
clk => sig_CVcounter[3].CLK
clk => sig_CVcounter[4].CLK
clk => sig_CVcounter[5].CLK
clk => sig_CVcounter[6].CLK
clk => sig_CVcounter[7].CLK
clk => sig_CVcounter[8].CLK
clk => sig_CVcounter[9].CLK
clk => Repeated~reg0.CLK
clk => requested_address[0]~reg0.CLK
clk => requested_address[1]~reg0.CLK
clk => requested_address[2]~reg0.CLK
clk => requested_address[3]~reg0.CLK
clk => requested_address[4]~reg0.CLK
clk => requested_address[5]~reg0.CLK
clk => requested_address[6]~reg0.CLK
clk => requested_address[7]~reg0.CLK
clk => requested_address[8]~reg0.CLK
clk => requested_address[9]~reg0.CLK
clk => current_state~5.DATAIN
reset => Repeated~reg0.ACLR
reset => requested_address[0]~reg0.ACLR
reset => requested_address[1]~reg0.ACLR
reset => requested_address[2]~reg0.ACLR
reset => requested_address[3]~reg0.ACLR
reset => requested_address[4]~reg0.ACLR
reset => requested_address[5]~reg0.ACLR
reset => requested_address[6]~reg0.ACLR
reset => requested_address[7]~reg0.ACLR
reset => requested_address[8]~reg0.ACLR
reset => requested_address[9]~reg0.ACLR
reset => current_state~7.DATAIN
reset => j_Reg[0].ENA
reset => sig_CVcounter[9].ENA
reset => sig_CVcounter[8].ENA
reset => sig_CVcounter[7].ENA
reset => sig_CVcounter[6].ENA
reset => sig_CVcounter[5].ENA
reset => sig_CVcounter[4].ENA
reset => sig_CVcounter[3].ENA
reset => sig_CVcounter[2].ENA
reset => sig_CVcounter[1].ENA
reset => sig_CVcounter[0].ENA
reset => flag_newpoint_reg.ENA
reset => ijConcatenated[19].ENA
reset => ijConcatenated[18].ENA
reset => ijConcatenated[17].ENA
reset => ijConcatenated[16].ENA
reset => ijConcatenated[15].ENA
reset => ijConcatenated[14].ENA
reset => ijConcatenated[13].ENA
reset => ijConcatenated[12].ENA
reset => ijConcatenated[11].ENA
reset => ijConcatenated[10].ENA
reset => ijConcatenated[9].ENA
reset => ijConcatenated[8].ENA
reset => ijConcatenated[7].ENA
reset => ijConcatenated[6].ENA
reset => ijConcatenated[5].ENA
reset => ijConcatenated[4].ENA
reset => ijConcatenated[3].ENA
reset => ijConcatenated[2].ENA
reset => ijConcatenated[1].ENA
reset => ijConcatenated[0].ENA
reset => ijConcatenated_const[19].ENA
reset => ijConcatenated_const[18].ENA
reset => ijConcatenated_const[17].ENA
reset => ijConcatenated_const[16].ENA
reset => ijConcatenated_const[15].ENA
reset => ijConcatenated_const[14].ENA
reset => ijConcatenated_const[13].ENA
reset => ijConcatenated_const[12].ENA
reset => ijConcatenated_const[11].ENA
reset => ijConcatenated_const[10].ENA
reset => ijConcatenated_const[9].ENA
reset => ijConcatenated_const[8].ENA
reset => ijConcatenated_const[7].ENA
reset => ijConcatenated_const[6].ENA
reset => ijConcatenated_const[5].ENA
reset => ijConcatenated_const[4].ENA
reset => ijConcatenated_const[3].ENA
reset => ijConcatenated_const[2].ENA
reset => ijConcatenated_const[1].ENA
reset => ijConcatenated_const[0].ENA
reset => i_Reg[9].ENA
reset => i_Reg[8].ENA
reset => i_Reg[7].ENA
reset => i_Reg[6].ENA
reset => i_Reg[5].ENA
reset => i_Reg[4].ENA
reset => i_Reg[3].ENA
reset => i_Reg[2].ENA
reset => i_Reg[1].ENA
reset => i_Reg[0].ENA
reset => j_Reg[9].ENA
reset => j_Reg[8].ENA
reset => j_Reg[7].ENA
reset => j_Reg[6].ENA
reset => j_Reg[5].ENA
reset => j_Reg[4].ENA
reset => j_Reg[3].ENA
reset => j_Reg[2].ENA
reset => j_Reg[1].ENA
flag_newpoint => flag_newpoint_reg.DATAA
i[0] => Selector32.IN2
i[0] => Selector52.IN2
i[1] => Selector31.IN2
i[1] => Selector51.IN2
i[2] => Selector30.IN2
i[2] => Selector50.IN2
i[3] => Selector29.IN2
i[3] => Selector49.IN2
i[4] => Selector28.IN2
i[4] => Selector48.IN2
i[5] => Selector27.IN2
i[5] => Selector47.IN2
i[6] => Selector26.IN2
i[6] => Selector46.IN2
i[7] => Selector25.IN2
i[7] => Selector45.IN2
i[8] => Selector24.IN2
i[8] => Selector44.IN2
i[9] => Selector23.IN2
i[9] => Selector43.IN2
j[0] => Selector42.IN2
j[0] => Selector62.IN2
j[1] => Selector41.IN2
j[1] => Selector61.IN2
j[2] => Selector40.IN2
j[2] => Selector60.IN2
j[3] => Selector39.IN2
j[3] => Selector59.IN2
j[4] => Selector38.IN2
j[4] => Selector58.IN2
j[5] => Selector37.IN2
j[5] => Selector57.IN2
j[6] => Selector36.IN2
j[6] => Selector56.IN2
j[7] => Selector35.IN2
j[7] => Selector55.IN2
j[8] => Selector34.IN2
j[8] => Selector54.IN2
j[9] => Selector33.IN2
j[9] => Selector53.IN2
CV_counter[0] => sig_CVcounter.DATAA
CV_counter[1] => sig_CVcounter.DATAA
CV_counter[2] => sig_CVcounter.DATAA
CV_counter[3] => sig_CVcounter.DATAA
CV_counter[4] => sig_CVcounter.DATAA
CV_counter[5] => sig_CVcounter.DATAA
CV_counter[6] => sig_CVcounter.DATAA
CV_counter[7] => sig_CVcounter.DATAA
CV_counter[8] => sig_CVcounter.DATAA
CV_counter[9] => sig_CVcounter.DATAA
requested_address[0] <= requested_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[1] <= requested_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[2] <= requested_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[3] <= requested_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[4] <= requested_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[5] <= requested_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[6] <= requested_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[7] <= requested_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[8] <= requested_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requested_address[9] <= requested_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Repeated <= Repeated~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[0] <= i_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[1] <= i_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[2] <= i_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[3] <= i_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[4] <= i_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[5] <= i_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[6] <= i_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[7] <= i_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[8] <= i_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
i_rep_Reg[9] <= i_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[0] <= j_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[1] <= j_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[2] <= j_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[3] <= j_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[4] <= j_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[5] <= j_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[6] <= j_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[7] <= j_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[8] <= j_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
j_rep_Reg[9] <= j_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


