<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2342{left:165px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t2_2342{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2342{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2342{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2342{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.37px;}
#t6_2342{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_2342{left:359px;bottom:852px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2342{left:69px;bottom:768px;letter-spacing:-0.13px;}
#t9_2342{left:69px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ta_2342{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tb_2342{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tc_2342{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#td_2342{left:791px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#te_2342{left:69px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tf_2342{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_2342{left:69px;bottom:639px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_2342{left:259px;bottom:639px;}
#ti_2342{left:264px;bottom:639px;}
#tj_2342{left:272px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_2342{left:69px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tl_2342{left:247px;bottom:616px;}
#tm_2342{left:251px;bottom:616px;}
#tn_2342{left:263px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_2342{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_2342{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tq_2342{left:192px;bottom:582px;}
#tr_2342{left:197px;bottom:582px;}
#ts_2342{left:209px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_2342{left:69px;bottom:559px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_2342{left:69px;bottom:542px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_2342{left:69px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_2342{left:543px;bottom:519px;letter-spacing:-0.14px;}
#tx_2342{left:69px;bottom:503px;letter-spacing:-0.17px;}
#ty_2342{left:808px;bottom:503px;}
#tz_2342{left:69px;bottom:467px;letter-spacing:-0.13px;}
#t10_2342{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t11_2342{left:90px;bottom:425px;letter-spacing:-0.12px;}
#t12_2342{left:148px;bottom:406px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t13_2342{left:90px;bottom:388px;letter-spacing:-0.09px;}
#t14_2342{left:117px;bottom:370px;letter-spacing:-0.12px;}
#t15_2342{left:337px;bottom:370px;letter-spacing:-0.12px;}
#t16_2342{left:145px;bottom:351px;letter-spacing:-0.13px;}
#t17_2342{left:145px;bottom:333px;letter-spacing:-0.1px;}
#t18_2342{left:337px;bottom:333px;letter-spacing:-0.12px;}
#t19_2342{left:172px;bottom:315px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_2342{left:117px;bottom:296px;letter-spacing:-0.07px;}
#t1b_2342{left:90px;bottom:278px;letter-spacing:-0.07px;}
#t1c_2342{left:69px;bottom:260px;letter-spacing:-0.15px;}
#t1d_2342{left:69px;bottom:241px;letter-spacing:-0.12px;}
#t1e_2342{left:69px;bottom:223px;letter-spacing:-0.13px;}
#t1f_2342{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t1g_2342{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t1h_2342{left:287px;bottom:1043px;letter-spacing:-0.12px;word-spacing:-1.2px;}
#t1i_2342{left:287px;bottom:1028px;letter-spacing:-0.18px;}
#t1j_2342{left:332px;bottom:1043px;letter-spacing:-0.12px;}
#t1k_2342{left:332px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1l_2342{left:332px;bottom:1013px;letter-spacing:-0.15px;}
#t1m_2342{left:406px;bottom:1043px;letter-spacing:-0.12px;}
#t1n_2342{left:406px;bottom:1028px;letter-spacing:-0.12px;}
#t1o_2342{left:406px;bottom:1013px;letter-spacing:-0.17px;}
#t1p_2342{left:495px;bottom:1043px;letter-spacing:-0.12px;}
#t1q_2342{left:78px;bottom:993px;letter-spacing:-0.12px;}
#t1r_2342{left:78px;bottom:976px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_2342{left:78px;bottom:959px;letter-spacing:-0.14px;}
#t1t_2342{left:287px;bottom:993px;}
#t1u_2342{left:332px;bottom:993px;letter-spacing:-0.11px;}
#t1v_2342{left:406px;bottom:993px;letter-spacing:-0.17px;}
#t1w_2342{left:495px;bottom:993px;letter-spacing:-0.12px;}
#t1x_2342{left:495px;bottom:976px;letter-spacing:-0.1px;}
#t1y_2342{left:495px;bottom:959px;letter-spacing:-0.12px;}
#t1z_2342{left:495px;bottom:943px;letter-spacing:-0.11px;}
#t20_2342{left:495px;bottom:926px;letter-spacing:-0.11px;}
#t21_2342{left:495px;bottom:909px;letter-spacing:-0.14px;}
#t22_2342{left:78px;bottom:831px;letter-spacing:-0.13px;}
#t23_2342{left:140px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t24_2342{left:266px;bottom:831px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t25_2342{left:419px;bottom:831px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t26_2342{left:577px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_2342{left:738px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t28_2342{left:93px;bottom:807px;}
#t29_2342{left:135px;bottom:807px;letter-spacing:-0.12px;}
#t2a_2342{left:255px;bottom:807px;letter-spacing:-0.13px;}
#t2b_2342{left:411px;bottom:807px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_2342{left:569px;bottom:807px;letter-spacing:-0.12px;}
#t2d_2342{left:759px;bottom:807px;letter-spacing:-0.13px;}

.s1_2342{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2342{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2342{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2342{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2342{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2342{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2342{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_2342{font-size:14px;font-family:NeoSansIntel_5l0;color:#000;}
.s9_2342{font-size:14px;font-family:Verdana_5k9;color:#0860A8;}
.sa_2342{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2342" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_5l0;
	src: url("fonts/NeoSansIntel_5l0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2342" style="-webkit-user-select: none;"><object width="935" height="1210" data="2342/2342.svg" type="image/svg+xml" id="pdf2342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2342" class="t s1_2342">VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Rel- </span>
<span id="t2_2342" class="t s2_2342">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2342" class="t s1_2342">8-34 </span><span id="t4_2342" class="t s1_2342">Vol. 2D </span>
<span id="t5_2342" class="t s3_2342">VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single Precision Floating- </span>
<span id="t6_2342" class="t s3_2342">Point Value With Less Than 2^-28 Relative Error </span>
<span id="t7_2342" class="t s4_2342">Instruction Operand Encoding </span>
<span id="t8_2342" class="t s5_2342">Description </span>
<span id="t9_2342" class="t s6_2342">Computes the reciprocal square root of the low float32 value in the second source operand (the third operand) and </span>
<span id="ta_2342" class="t s6_2342">store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated </span>
<span id="tb_2342" class="t s6_2342">with less than 2^-28 of maximum relative error prior to final rounding. The final result is rounded to &lt; 2^-23 rela- </span>
<span id="tc_2342" class="t s6_2342">tive error before written to the low float32 element of the destination according to the writemask k1. Bits </span><span id="td_2342" class="t s7_2342">127:32 of </span>
<span id="te_2342" class="t s7_2342">the destination is copied from the corresponding bits of the first source operand (the second operand). </span>
<span id="tf_2342" class="t s6_2342">If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) </span>
<span id="tg_2342" class="t s6_2342">source numbers, as well as </span><span id="th_2342" class="t s7_2342">-</span><span id="ti_2342" class="t s8_2342">∞</span><span id="tj_2342" class="t s6_2342">, return the canonical NaN and set the Invalid Flag (#I). </span>
<span id="tk_2342" class="t s6_2342">A value of -0 must return </span><span id="tl_2342" class="t s7_2342">-</span><span id="tm_2342" class="t s8_2342">∞ </span><span id="tn_2342" class="t s6_2342">and set the DivByZero flags (#Z). Negative numbers should return NaN and set the </span>
<span id="to_2342" class="t s6_2342">Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative </span>
<span id="tp_2342" class="t s6_2342">denormals return </span><span id="tq_2342" class="t s7_2342">-</span><span id="tr_2342" class="t s8_2342">∞ </span><span id="ts_2342" class="t s6_2342">and set the DivByZero flag. </span>
<span id="tt_2342" class="t s6_2342">The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory </span>
<span id="tu_2342" class="t s6_2342">location. The destination operand is a XMM register. </span>
<span id="tv_2342" class="t s6_2342">A numerically exact implementation of VRSQRT28xx can be found at </span><span id="tw_2342" class="t s9_2342">https://software.intel.com/en-us/arti- </span>
<span id="tx_2342" class="t s9_2342">cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2 </span><span id="ty_2342" class="t s6_2342">. </span>
<span id="tz_2342" class="t s5_2342">Operation </span>
<span id="t10_2342" class="t sa_2342">VRSQRT28SS (EVEX Encoded Versions) </span>
<span id="t11_2342" class="t s7_2342">IF k1[0] OR *no writemask* THEN </span>
<span id="t12_2342" class="t s7_2342">DEST[31: 0] := (1.0/ SQRT(SRC[31: 0])); </span>
<span id="t13_2342" class="t s7_2342">ELSE </span>
<span id="t14_2342" class="t s7_2342">IF *merging-masking* </span><span id="t15_2342" class="t s7_2342">; merging-masking </span>
<span id="t16_2342" class="t s7_2342">THEN *DEST[31: 0] remains unchanged* </span>
<span id="t17_2342" class="t s7_2342">ELSE </span><span id="t18_2342" class="t s7_2342">; zeroing-masking </span>
<span id="t19_2342" class="t s7_2342">DEST[31: 0] := 0 </span>
<span id="t1a_2342" class="t s7_2342">FI; </span>
<span id="t1b_2342" class="t s7_2342">FI; </span>
<span id="t1c_2342" class="t s7_2342">ENDFOR; </span>
<span id="t1d_2342" class="t s7_2342">DEST[127:32] := SRC1[127: 32] </span>
<span id="t1e_2342" class="t s7_2342">DEST[MAXVL-1:128] := 0 </span>
<span id="t1f_2342" class="t sa_2342">Opcode/ </span>
<span id="t1g_2342" class="t sa_2342">Instruction </span>
<span id="t1h_2342" class="t sa_2342">Op / </span>
<span id="t1i_2342" class="t sa_2342">En </span>
<span id="t1j_2342" class="t sa_2342">64/32 </span>
<span id="t1k_2342" class="t sa_2342">bit Mode </span>
<span id="t1l_2342" class="t sa_2342">Support </span>
<span id="t1m_2342" class="t sa_2342">CPUID </span>
<span id="t1n_2342" class="t sa_2342">Feature </span>
<span id="t1o_2342" class="t sa_2342">Flag </span>
<span id="t1p_2342" class="t sa_2342">Description </span>
<span id="t1q_2342" class="t s7_2342">EVEX.LLIG.66.0F38.W0 CD /r </span>
<span id="t1r_2342" class="t s7_2342">VRSQRT28SS xmm1 {k1}{z}, </span>
<span id="t1s_2342" class="t s7_2342">xmm2, xmm3/m32 {sae} </span>
<span id="t1t_2342" class="t s7_2342">A </span><span id="t1u_2342" class="t s7_2342">V/V </span><span id="t1v_2342" class="t s7_2342">AVX512ER </span><span id="t1w_2342" class="t s7_2342">Computes approximate reciprocal square root (&lt;2^-28 </span>
<span id="t1x_2342" class="t s7_2342">relative error) of the scalar single-precision floating-point </span>
<span id="t1y_2342" class="t s7_2342">value from xmm3/m32 and stores result in xmm1with </span>
<span id="t1z_2342" class="t s7_2342">writemask k1. Also, upper 3 single-precision floating-point </span>
<span id="t20_2342" class="t s7_2342">value (bits[127:32]) from xmm2 is copied to </span>
<span id="t21_2342" class="t s7_2342">xmm1[127:32]. </span>
<span id="t22_2342" class="t sa_2342">Op/En </span><span id="t23_2342" class="t sa_2342">Tuple Type </span><span id="t24_2342" class="t sa_2342">Operand 1 </span><span id="t25_2342" class="t sa_2342">Operand 2 </span><span id="t26_2342" class="t sa_2342">Operand 3 </span><span id="t27_2342" class="t sa_2342">Operand 4 </span>
<span id="t28_2342" class="t s7_2342">A </span><span id="t29_2342" class="t s7_2342">Tuple1 Scalar </span><span id="t2a_2342" class="t s7_2342">ModRM:reg (w) </span><span id="t2b_2342" class="t s7_2342">EVEX.vvvv (r) </span><span id="t2c_2342" class="t s7_2342">ModRM:r/m (r) </span><span id="t2d_2342" class="t s7_2342">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
