#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  9 20:19:56 2019
# Process ID: 29524
# Current directory: C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1
# Command line: vivado.exe -log hdmi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_wrapper.tcl
# Log file: C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/hdmi_wrapper.vds
# Journal file: C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/rogyorge/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in C:/Users/rogyorge/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/Nexys-Video-HDMI/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 503.770 ; gain = 144.180
Command: synth_design -top hdmi_wrapper -part xc7a200tsbg484-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 612.449 ; gain = 105.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_wrapper' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/imports/hdl/hdmi_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_dynclk_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_dynclk_0_0' (2#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dynclk_0' of module 'hdmi_axi_dynclk_0_0' requires 25 connections, but only 24 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:494]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_gpio_video_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_gpio_video_0' (3#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_mem_intercon_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1350]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JC9FNM' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3702]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_ds_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_ds_0' (4#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_0' (5#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_m00_regslice_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_m00_regslice_0' (6#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'hdmi_m00_regslice_0' requires 72 connections, but only 70 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4241]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JC9FNM' (7#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3702]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10D7LX3' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5479]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_1' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_1' (8#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'hdmi_auto_rs_w_1' requires 34 connections, but only 33 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5638]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_0' (9#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_us_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s00_regslice_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s00_regslice_0' (10#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10D7LX3' (11#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5479]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_8CUCHT' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5890]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_2' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_2' (12#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_rs_w_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'hdmi_auto_rs_w_2' requires 40 connections, but only 39 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6079]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_1' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_1' (13#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_auto_us_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s01_regslice_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s01_regslice_0' (14#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_8CUCHT' (15#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5890]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_RBV57E' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6203]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s02_regslice_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s02_regslice_0' (16#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s02_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's02_regslice' of module 'hdmi_s02_regslice_0' requires 72 connections, but only 70 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6482]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_RBV57E' (17#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6203]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1YVIHYK' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6555]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s03_regslice_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s03_regslice_0' (18#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_s03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's03_regslice' of module 'hdmi_s03_regslice_0' requires 34 connections, but only 33 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6690]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1YVIHYK' (19#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:6555]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xbar_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xbar_0' (20#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_awready' does not match port width (4) of module 'hdmi_xbar_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2286]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_bresp' does not match port width (8) of module 'hdmi_xbar_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2290]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_bvalid' does not match port width (4) of module 'hdmi_xbar_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2291]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_wready' does not match port width (4) of module 'hdmi_xbar_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2299]
WARNING: [Synth 8-350] instance 'xbar' of module 'hdmi_xbar_0' requires 78 connections, but only 76 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_mem_intercon_0' (21#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1350]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_timer_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_timer_0_0' (22#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'hdmi_axi_timer_0_0' requires 26 connections, but only 23 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:665]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_uartlite_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_uartlite_0_0' (23#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'hdmi_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:689]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_vdma_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_vdma_0_0' (24#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'hdmi_axi_vdma_0_0' requires 67 connections, but only 64 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:711]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dvi2rgb_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dvi2rgb_0_0' (25#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'hdmi_dvi2rgb_0_0' requires 20 connections, but only 19 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:776]
INFO: [Synth 8-6157] synthesizing module 'hdmi_mdm_1_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_mdm_1_0' (26#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'hdmi_mdm_1_0' requires 10 connections, but only 9 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:796]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_0' (27#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'hdmi_microblaze_0_0' requires 130 connections, but only 110 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:808]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_axi_intc_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_axi_intc_0' (28#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_axi_periph_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2304]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HARIPC' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3570]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HARIPC' (29#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3570]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PTW8HY' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4314]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PTW8HY' (30#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4314]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_9ACNVH' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4439]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_9ACNVH' (31#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4439]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GAIQI3' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4571]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GAIQI3' (32#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4571]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1OEV23V' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4703]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1OEV23V' (33#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4703]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_J2A97H' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4849]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_J2A97H' (34#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4849]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_FRPBRA' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4981]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_FRPBRA' (35#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:4981]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1A0NX68' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5113]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1A0NX68' (36#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5113]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UVR5X' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5744]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UVR5X' (37#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5744]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xbar_1' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xbar_1' (38#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (24) of module 'hdmi_xbar_1' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3531]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (24) of module 'hdmi_xbar_1' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:3535]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_axi_periph_0' (39#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:2304]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_RJJ05W' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5245]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dlmb_bram_if_cntlr_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dlmb_bram_if_cntlr_0' (40#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dlmb_v10_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dlmb_v10_0' (41#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'hdmi_dlmb_v10_0' requires 25 connections, but only 24 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5391]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ilmb_bram_if_cntlr_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ilmb_bram_if_cntlr_0' (42#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ilmb_v10_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ilmb_v10_0' (43#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'hdmi_ilmb_v10_0' requires 25 connections, but only 24 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5437]
INFO: [Synth 8-6157] synthesizing module 'hdmi_lmb_bram_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_lmb_bram_0' (44#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_RJJ05W' (45#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:5245]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_xlconcat_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_xlconcat_0' (46#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_mig_7series_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_mig_7series_0_0' (47#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'hdmi_mig_7series_0_0' requires 68 connections, but only 58 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1152]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rgb2dvi_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rgb2dvi_0_0' (48#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rst_mig_7series_0_100M_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rst_mig_7series_0_100M_0' (49#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'hdmi_rst_mig_7series_0_100M_0' requires 10 connections, but only 9 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1223]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rst_mig_7series_0_pxl_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rst_mig_7series_0_pxl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rst_mig_7series_0_pxl_0' (50#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_rst_mig_7series_0_pxl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_pxl' of module 'hdmi_rst_mig_7series_0_pxl_0' requires 10 connections, but only 7 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1233]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_axi4s_vid_out_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_axi4s_vid_out_0_0' (51#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'hdmi_v_axi4s_vid_out_0_0' requires 28 connections, but only 20 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1241]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_tc_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_tc_0_0' (52#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'hdmi_v_tc_0_0' requires 32 connections, but only 31 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1262]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_tc_1_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_tc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_tc_1_0' (53#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_tc_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_1' of module 'hdmi_v_tc_1_0' requires 29 connections, but only 28 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1294]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_vid_in_axi4s_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_vid_in_axi4s_0_0' (54#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'hdmi_v_vid_in_axi4s_0_0' requires 28 connections, but only 22 given [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:1323]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xlconstant_0_0' [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xlconstant_0_0' (55#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/.Xil/Vivado-29524-elodlt-ro/realtime/hdmi_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (56#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_wrapper' (57#1) [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/imports/hdl/hdmi_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_1YVIHYK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_1YVIHYK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_RBV57E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_RBV57E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_8CUCHT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_8CUCHT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_10D7LX3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10D7LX3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 671.609 ; gain = 164.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 671.609 ; gain = 164.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 671.609 ; gain = 164.281
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0_in_context.xdc] for cell 'hdmi_i/axi_dynclk_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0_in_context.xdc] for cell 'hdmi_i/axi_dynclk_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_in_context.xdc] for cell 'hdmi_i/axi_gpio_video'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_in_context.xdc] for cell 'hdmi_i/axi_gpio_video'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0_in_context.xdc] for cell 'hdmi_i/axi_timer_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0_in_context.xdc] for cell 'hdmi_i/axi_timer_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_i/dvi2rgb_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_i/dvi2rgb_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0/hdmi_mdm_1_0_in_context.xdc] for cell 'hdmi_i/mdm_1'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0/hdmi_mdm_1_0_in_context.xdc] for cell 'hdmi_i/mdm_1'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0/hdmi_microblaze_0_0_in_context.xdc] for cell 'hdmi_i/microblaze_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0/hdmi_microblaze_0_0_in_context.xdc] for cell 'hdmi_i/microblaze_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_intc'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_xlconcat'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc] for cell 'hdmi_i/mig_7series_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc] for cell 'hdmi_i/rgb2dvi_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc] for cell 'hdmi_i/rgb2dvi_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0/hdmi_v_tc_0_0_in_context.xdc] for cell 'hdmi_i/v_tc_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0/hdmi_v_tc_0_0_in_context.xdc] for cell 'hdmi_i/v_tc_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0/hdmi_v_tc_1_0_in_context.xdc] for cell 'hdmi_i/v_tc_1'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0/hdmi_v_tc_1_0_in_context.xdc] for cell 'hdmi_i/v_tc_1'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0_in_context.xdc] for cell 'hdmi_i/xlconstant_0'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0_in_context.xdc] for cell 'hdmi_i/xlconstant_0'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_lmb_bram_0/hdmi_lmb_bram_0/hdmi_lmb_bram_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_lmb_bram_0/hdmi_lmb_bram_0/hdmi_lmb_bram_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_1/hdmi_xbar_1/hdmi_xbar_1_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_1/hdmi_xbar_1/hdmi_xbar_1_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_0/hdmi_xbar_0/hdmi_xbar_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_0/hdmi_xbar_0/hdmi_xbar_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/xbar'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0/hdmi_m00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0/hdmi_m00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0/hdmi_auto_ds_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0/hdmi_auto_ds_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0/hdmi_s02_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0/hdmi_s02_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0/hdmi_s01_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0/hdmi_s01_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1/hdmi_auto_us_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1/hdmi_auto_us_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0/hdmi_s00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0/hdmi_s00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0/hdmi_auto_us_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0/hdmi_auto_us_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w'
Finished Parsing XDC File [c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w'
Parsing XDC File [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*rst_reg[*]}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*rst_reg_reg}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~*axi_vdma_0*MM2S*LB_BUILT_IN*/*rstbt*/*PRE}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~*axi_vdma_0*S2MM*LB_BUILT_IN*/*rstbt*/*PRE}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*S2MM*LB_BUILT_IN*/*rstbt*/*rst_reg_reg && IS_SEQUENTIAL}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*axi_vdma_0*S2MM*LB_BUILT_IN*/*rstbt*/*rst_reg[*]}'. [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc:8]
Finished Parsing XDC File [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/git/Nexys-Video-HDMI/src/constraints/vdma_timing_workaround.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/hdmi_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/git/Nexys-Video-HDMI/src/constraints/NexysVideo_Master.xdc]
Finished Parsing XDC File [C:/git/Nexys-Video-HDMI/src/constraints/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/Nexys-Video-HDMI/src/constraints/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1061.484 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hdmi_i/axi_vdma_0' at clock pin 'm_axis_mm2s_aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/rst_mig_7series_0_pxl' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_tc_1' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hdmi_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_clk_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_clk_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_clk_p. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_clk_p. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  c:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for hdmi_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_gpio_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rst_mig_7series_0_pxl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_tc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/dvi2rgb_0/PixelClk' to pin 'hdmi_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mdm_1/Dbg_Clk_0' to pin 'hdmi_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mdm_1/Dbg_Update_0' to pin 'hdmi_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_0' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_1' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_2' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_3' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_4' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_clk' to pin 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_i'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |hdmi_auto_ds_0                |         1|
|2     |hdmi_auto_rs_w_0              |         1|
|3     |hdmi_m00_regslice_0           |         1|
|4     |hdmi_auto_rs_w_1              |         1|
|5     |hdmi_auto_us_0                |         1|
|6     |hdmi_s00_regslice_0           |         1|
|7     |hdmi_auto_rs_w_2              |         1|
|8     |hdmi_auto_us_1                |         1|
|9     |hdmi_s01_regslice_0           |         1|
|10    |hdmi_s02_regslice_0           |         1|
|11    |hdmi_s03_regslice_0           |         1|
|12    |hdmi_xbar_0                   |         1|
|13    |hdmi_xbar_1                   |         1|
|14    |hdmi_dlmb_bram_if_cntlr_0     |         1|
|15    |hdmi_dlmb_v10_0               |         1|
|16    |hdmi_ilmb_bram_if_cntlr_0     |         1|
|17    |hdmi_ilmb_v10_0               |         1|
|18    |hdmi_lmb_bram_0               |         1|
|19    |hdmi_axi_dynclk_0_0           |         1|
|20    |hdmi_axi_gpio_video_0         |         1|
|21    |hdmi_axi_timer_0_0            |         1|
|22    |hdmi_axi_uartlite_0_0         |         1|
|23    |hdmi_axi_vdma_0_0             |         1|
|24    |hdmi_dvi2rgb_0_0              |         1|
|25    |hdmi_mdm_1_0                  |         1|
|26    |hdmi_microblaze_0_0           |         1|
|27    |hdmi_microblaze_0_axi_intc_0  |         1|
|28    |hdmi_microblaze_0_xlconcat_0  |         1|
|29    |hdmi_mig_7series_0_0          |         1|
|30    |hdmi_rgb2dvi_0_0              |         1|
|31    |hdmi_rst_mig_7series_0_100M_0 |         1|
|32    |hdmi_rst_mig_7series_0_pxl_0  |         1|
|33    |hdmi_v_axi4s_vid_out_0_0      |         1|
|34    |hdmi_v_tc_0_0                 |         1|
|35    |hdmi_v_tc_1_0                 |         1|
|36    |hdmi_v_vid_in_axi4s_0_0       |         1|
|37    |hdmi_xlconstant_0_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |hdmi_auto_ds_0                |     1|
|2     |hdmi_auto_rs_w_0              |     1|
|3     |hdmi_auto_rs_w_1              |     1|
|4     |hdmi_auto_rs_w_2              |     1|
|5     |hdmi_auto_us_0                |     1|
|6     |hdmi_auto_us_1                |     1|
|7     |hdmi_axi_dynclk_0_0           |     1|
|8     |hdmi_axi_gpio_video_0         |     1|
|9     |hdmi_axi_timer_0_0            |     1|
|10    |hdmi_axi_uartlite_0_0         |     1|
|11    |hdmi_axi_vdma_0_0             |     1|
|12    |hdmi_dlmb_bram_if_cntlr_0     |     1|
|13    |hdmi_dlmb_v10_0               |     1|
|14    |hdmi_dvi2rgb_0_0              |     1|
|15    |hdmi_ilmb_bram_if_cntlr_0     |     1|
|16    |hdmi_ilmb_v10_0               |     1|
|17    |hdmi_lmb_bram_0               |     1|
|18    |hdmi_m00_regslice_0           |     1|
|19    |hdmi_mdm_1_0                  |     1|
|20    |hdmi_microblaze_0_0           |     1|
|21    |hdmi_microblaze_0_axi_intc_0  |     1|
|22    |hdmi_microblaze_0_xlconcat_0  |     1|
|23    |hdmi_mig_7series_0_0          |     1|
|24    |hdmi_rgb2dvi_0_0              |     1|
|25    |hdmi_rst_mig_7series_0_100M_0 |     1|
|26    |hdmi_rst_mig_7series_0_pxl_0  |     1|
|27    |hdmi_s00_regslice_0           |     1|
|28    |hdmi_s01_regslice_0           |     1|
|29    |hdmi_s02_regslice_0           |     1|
|30    |hdmi_s03_regslice_0           |     1|
|31    |hdmi_v_axi4s_vid_out_0_0      |     1|
|32    |hdmi_v_tc_0_0                 |     1|
|33    |hdmi_v_tc_1_0                 |     1|
|34    |hdmi_v_vid_in_axi4s_0_0       |     1|
|35    |hdmi_xbar_0                   |     1|
|36    |hdmi_xbar_1                   |     1|
|37    |hdmi_xlconstant_0_0           |     1|
|38    |IBUF                          |     2|
|39    |IOBUF                         |     2|
|40    |OBUF                          |     3|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  9344|
|2     |  hdmi_i                      |hdmi                                 |  9337|
|3     |    axi_mem_intercon          |hdmi_axi_mem_intercon_0              |  5776|
|4     |      m00_couplers            |m00_couplers_imp_JC9FNM              |  1624|
|5     |      s00_couplers            |s00_couplers_imp_10D7LX3             |   716|
|6     |      s01_couplers            |s01_couplers_imp_8CUCHT              |   930|
|7     |      s02_couplers            |s02_couplers_imp_RBV57E              |   682|
|8     |      s03_couplers            |s03_couplers_imp_1YVIHYK             |   324|
|9     |    microblaze_0_axi_periph   |hdmi_microblaze_0_axi_periph_0       |   929|
|10    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_RJJ05W |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.078 ; gain = 554.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1062.078 ; gain = 164.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.078 ; gain = 554.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1072.727 ; gain = 568.957
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/git/Nexys-Video-HDMI/proj/Nexys-Video-HDMI.runs/synth_1/hdmi_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_wrapper_utilization_synth.rpt -pb hdmi_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1073.148 ; gain = 0.008
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 20:21:00 2019...
