Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 17:42:30 2022
| Host         : LAPTOP-F8OKT164 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_timing_summary_routed.rpt -pb keyboard_timing_summary_routed.pb -rpx keyboard_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  134          inf        0.000                      0                  134           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.368ns (50.337%)  route 4.310ns (49.663%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  cur_key_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cur_key_reg[3]/Q
                         net (fo=8, routed)           0.907     1.363    cur_key_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.154     1.517 r  HEX_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.403     4.920    HEX_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.678 r  HEX_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.678    HEX[6]
    R10                                                               r  HEX[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_6_7/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.741ns (21.970%)  route 6.183ns (78.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.720     7.924    mykey/fifo_reg_0_7_6_7/WE
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_6_7/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.741ns (21.970%)  route 6.183ns (78.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.720     7.924    mykey/fifo_reg_0_7_6_7/WE
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_6_7__0/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.741ns (21.970%)  route 6.183ns (78.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.720     7.924    mykey/fifo_reg_0_7_6_7__0/WE
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_6_7__0/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.741ns (21.970%)  route 6.183ns (78.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.720     7.924    mykey/fifo_reg_0_7_6_7__0/WE
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 1.741ns (22.244%)  route 6.086ns (77.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.622     7.827    mykey/fifo_reg_0_7_0_5/WE
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA_D1/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 1.741ns (22.244%)  route 6.086ns (77.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.622     7.827    mykey/fifo_reg_0_7_0_5/WE
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMB/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 1.741ns (22.244%)  route 6.086ns (77.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.622     7.827    mykey/fifo_reg_0_7_0_5/WE
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMB_D1/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 1.741ns (22.244%)  route 6.086ns (77.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.622     7.827    mykey/fifo_reg_0_7_0_5/WE
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMC/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 1.741ns (22.244%)  route 6.086ns (77.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  ps2_data_IBUF_inst/O
                         net (fo=12, routed)          4.638     6.131    mykey/D[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.255 r  mykey/w_ptr[2]_i_2/O
                         net (fo=4, routed)           0.826     7.081    mykey/w_ptr[2]_i_2_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  mykey/fifo_reg_0_7_0_5_i_1/O
                         net (fo=12, routed)          0.622     7.827    mykey/fifo_reg_0_7_0_5/WE
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mykey/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  mykey/buffer_reg[5]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[5]/Q
                         net (fo=2, routed)           0.119     0.260    mykey/fifo_reg_0_7_0_5/DIC0
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  mykey/buffer_reg[3]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    mykey/fifo_reg_0_7_0_5/DIB0
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE                         0.000     0.000 r  mykey/buffer_reg[2]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[2]/Q
                         net (fo=2, routed)           0.131     0.272    mykey/fifo_reg_0_7_0_5/DIA1
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_6_7__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  mykey/buffer_reg[8]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[8]/Q
                         net (fo=3, routed)           0.170     0.311    mykey/fifo_reg_0_7_6_7__0/D
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_6_7__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  mykey/buffer_reg[8]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[8]/Q
                         net (fo=3, routed)           0.170     0.311    mykey/fifo_reg_0_7_6_7__0/D
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_6_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.724%)  route 0.159ns (49.276%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  mykey/buffer_reg[7]/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mykey/buffer_reg[7]/Q
                         net (fo=3, routed)           0.159     0.323    mykey/fifo_reg_0_7_6_7/D
    SLICE_X2Y101         RAMD32                                       r  mykey/fifo_reg_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.588%)  route 0.182ns (56.412%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  mykey/buffer_reg[4]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[4]/Q
                         net (fo=2, routed)           0.182     0.323    mykey/fifo_reg_0_7_0_5/DIB1
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (69.967%)  route 0.097ns (30.033%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  mykey/count_reg[1]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mykey/count_reg[1]/Q
                         net (fo=16, routed)          0.097     0.225    mykey/count[1]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.099     0.324 r  mykey/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    mykey/count[2]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  mykey/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/r_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/r_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.138%)  route 0.145ns (43.862%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  mykey/r_ptr_reg[2]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/r_ptr_reg[2]/Q
                         net (fo=10, routed)          0.145     0.286    mykey/r_ptr[2]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  mykey/r_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mykey/r_ptr[2]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  mykey/r_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.941%)  route 0.171ns (51.059%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE                         0.000     0.000 r  mykey/buffer_reg[1]/C
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mykey/buffer_reg[1]/Q
                         net (fo=2, routed)           0.171     0.335    mykey/fifo_reg_0_7_0_5/DIA0
    SLICE_X2Y102         RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------





