((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Reg . 4) (Expr Num . 5) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 61) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 92) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24) (Expr Num . -27) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr Num . 20) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . OR) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -44) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr Num . 17) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -28) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 13) (Reg . 4) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr Num . -75) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 4) (Expr . NOT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . -95) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . ADD) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 44) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr Num . 13) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -86) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr Num . -4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 77) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 5) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr Num . -48) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . 20) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr . LT) (Expr Num . -6) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . 30) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 10) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -59) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Reg . 4) (Reg . 3) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 92) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 21) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . NOT) (Reg . 4) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr . LT) (Expr Num . -6) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 1) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Reg . 4) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -28) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Expr Num . 5))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -94) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 13) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 13) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -28) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . MUL) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 21) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Expr Num . 46) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -36) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 2) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -96) (Expr . AND) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 35) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr . AND) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 24) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 82) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . -59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 3) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -8) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr Num . -4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . OR) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 96))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr Num . 20) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Expr Num . -67) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 52))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -28) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . 17) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr Num . 5) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 24) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 30) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 92) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -94) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr Num . 24) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr Num . 30) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Expr Num . 21) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 2) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Expr Num . -3) (Reg . 0) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -28) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . -59) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . AND) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr Num . -95) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 4) (Reg . 1) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 22) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 3) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 92))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 78) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr Num . 20) (Expr Num . -95) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -28) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -28) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -65) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -44) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -28) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 4) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Expr Num . 5))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . GT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 4) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Expr Num . 10))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -91) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr Num . -30) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 17) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 45) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 17) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 13) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 20) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . -26) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -28) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 30) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr Num . 5) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 41) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 55) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -27))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 13) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -8) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . 59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . LT) (Expr Num . 41) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 30) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . -8) (Expr Num . 29) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 11) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . SUB) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -51) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 22) (Reg . 0) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 0) (Expr Num . -30) (Expr Num . 10))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr Num . 30) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 21) (Reg . 4) (Stat . OUTPUT) (Expr Num . 67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . AND) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 30) (Expr . LT) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 0) (Reg . 2) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . 98) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . OR) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 20) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 10) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -8))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 2) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -28) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 4))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 24) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Reg . 2) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -28) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 94) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -3) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -36) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . -9))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 52) (Reg . 3) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 52) (Reg . 3) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 22) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 1) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 33) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 4) (Reg . 0) (Expr Num . -4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr Num . 20) (Expr Num . -95) (Reg . 2))
((Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -67) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr Num . 20) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 29) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 3) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 1) (Reg . 4) (Reg . 1) (Expr Num . 49) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 2) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 35) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 20) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 29) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -64) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 31) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 2) (Reg . 1) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . ADD) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -27) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 22) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 3) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 20) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr Num . 17) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . DIV) (Expr Num . -95) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -91) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -51) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 92) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 5) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -55) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -67) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . 59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 4) (Expr Num . -58) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -28) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 4) (Reg . 4) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 11) (Reg . 4) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -28) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -94) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -44) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24) (Expr Num . -27) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . -28) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -91) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . LT) (Reg . 4) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 12) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 0) (Reg . 2) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -58) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 3) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . -4) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 41) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 3) (Reg . 0) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . GT) (Reg . 2) (Reg . 3) (Expr Num . -59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 30) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -44) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -28) (Reg . 1) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 7) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr Num . 22) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr Num . -28) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 4) (Reg . 4) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -95) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 4) (Reg . 2) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 15) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 30) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr Num . 30) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . -8) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 10) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 2) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 4) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr . EQ) (Expr Num . 22) (Expr Num . 77) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr Num . 41))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . -14) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . AND) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . SUB) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . 20) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 4) (Reg . 0) (Expr Num . -4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -65) (Expr Num . -59) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . -59) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -75) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10) (Reg . 0) (Expr Num . -28) (Reg . 4) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Expr Num . -59) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . -11) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . ADD) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . ADD) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . ADD) (Expr Num . 20) (Expr Num . -4) (Reg . 4) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . 17) (Expr Num . -28) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 11) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 20) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 30) (Reg . 4) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . -58) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 44) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 29) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -48) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -91) (Expr . NOT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 11) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 61) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 92) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 4) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 12) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -28) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr Num . -59) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 3) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 0) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 35) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Reg . 4) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -11) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 0) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 4) (Reg . 0) (Expr Num . -4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . ADD) (Expr Num . -10) (Reg . 4) (Expr . EQ) (Expr Num . 24) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 49) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -48) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 2) (Expr Num . -75) (Expr Num . -28) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 4) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 23) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 2) (Reg . 1) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 92) (Expr Num . -28) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . DIV) (Expr Num . -94) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -50) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 30) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 3) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr Num . -59) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 17))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . AND) (Expr . LT) (Expr Num . -4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . -59) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . AND) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 22) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . ADD) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 3) (Expr . AND) (Expr Num . -4) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 0) (Expr Num . 29) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . -59) (Reg . 4) (Expr Num . -28) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . -59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . AND) (Expr Num . -59) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr Num . 29) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 11) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -94) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4) (Expr Num . -4) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -48) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr Num . 20) (Expr Num . 31) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 22) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . ADD) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 4) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 94) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -28) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Expr Num . -14) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -67) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 4) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 17) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . MUL) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 22) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . -67) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . OR) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr Num . -8) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -76))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 77) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 35) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 17) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr Num . 17) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . -86) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -78) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 92) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 7) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 30) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . GT) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 30) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 30) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . 20))
((Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Reg . 4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . ADD) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -8) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 25) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Expr Num . -3))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 29) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . AND) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 4) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . ADD) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 3) (Expr . AND) (Expr Num . -4) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr Num . -4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . 87) (Reg . 4) (Reg . 0) (Expr Num . -4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 22) (Reg . 0) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . OR) (Expr Num . 29) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 22) (Expr Num . -59) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 60) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr Num . -30) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 22) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -8) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 24) (Reg . 0) (Expr . OR) (Expr Num . 82) (Expr Num . 44))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . AND) (Expr . MUL) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . -4) (Expr . NOT) (Reg . 4) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr Num . -6) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 74) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 2) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 1) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -8) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 30) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . SUB) (Expr . LT) (Reg . 2) (Reg . 0) (Expr Num . 22) (Reg . 2) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . 30) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 56) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 22) (Expr Num . -59) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . -67) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr Num . 29) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . ADD) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -8) (Expr Num . -28) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -8) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 92) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr Num . -95) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 0) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . -4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -67) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . -28) (Reg . 0) (Reg . 3) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 35) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 11) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -67) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -28) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 31) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . SUB) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr Num . -48) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 92) (Expr Num . -67) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 15) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Expr Num . -14) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 7) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr Num . 22) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 30) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . OR) (Expr Num . 12) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 2) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 77) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -78) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 4) (Expr Num . -8) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -28) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -86) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 0) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 30) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 4) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 2) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 5) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr Num . -4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 22) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 30) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -85) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -75) (Expr Num . -59) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24) (Expr Num . -27) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . -8) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 10) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -25) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr Num . -28) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -81) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -79) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -57) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr Num . -95) (Reg . 0) (Expr Num . -14) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 30) (Reg . 4) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 41) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -25) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 11) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr Num . 11) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr Num . -8) (Reg . 0) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 30) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 1) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -27) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -51) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -48) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr Num . -51) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . SUB) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 30) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . ADD) (Expr Num . -10) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 4) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 17) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -48))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 20) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 4) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 7) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 2) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 2) (Expr Num . -75) (Expr Num . -28) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -14) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -28) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 4) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Expr Num . -28) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -30) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 22) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 15) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -3) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 74))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 24) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . OR) (Expr Num . 29) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -48) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 93) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24) (Expr Num . -27) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 52) (Reg . 3) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 3) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 18) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 55) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 92) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 22) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr Num . -59) (Expr Num . -59) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -51) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -24))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr Num . 13) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 22) (Expr Num . -59) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 17) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -50) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . 17) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 24))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . LT) (Expr . DIV) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr Num . 30) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 3) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -67) (Expr Num . -28))
((Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Expr Num . -59) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . -8) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -27))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 4) (Reg . 2) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -51) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Reg . 4) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -91) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -3))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 11) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Expr Num . 5) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 4) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr Num . -75) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 11) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -14) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -59) (Reg . 4) (Reg . 0) (Expr Num . 92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 77) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 24) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 10) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 13) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 11) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . -67) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 30) (Expr . EQ) (Expr Num . -8) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -48) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -44) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Reg . 0) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 24) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -35) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -3))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 22) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . -3) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . OR) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -67) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 25) (Expr Num . -28) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . SUB) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -44) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -91) (Expr . NOT) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 20) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . DIV) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -59) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -3))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 13) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 30) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 4) (Reg . 4) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr Num . 20) (Stat . OUTPUT) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr Num . 20) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -65) (Expr Num . -59) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 30) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . SUB) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . 20) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -95) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 24) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 23) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 23) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 3) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . -8) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 22) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 96) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -65) (Expr Num . -59) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . -15) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr . AND) (Expr Num . -59) (Reg . 2) (Expr Num . -59) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Expr Num . -14) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -94) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . OR) (Expr Num . 29) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 2) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . -72) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr Num . -28) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 2) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 92) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 7) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr Num . 22) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . -95) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -75))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 24) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . OR) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 13) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -4) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . -28) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 35) (Reg . 4) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 92) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 29) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 3) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 11) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . MUL) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 25) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . LT) (Expr Num . -4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -3) (Expr Num . -59) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 10) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -91) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 2) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 1) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . -95) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . 20) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 30) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -59) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 3) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 1) (Reg . 4) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 0) (Expr Num . -75) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Expr . LT) (Expr Num . 20) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -67) (Expr Num . -95) (Reg . 0))
((Stat . OUTPUT) (Expr . EQ) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 29) (Reg . 0) (Expr . OR) (Expr Num . 82) (Expr Num . 44) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . ADD) (Expr Num . -8) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -95) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 25) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 1))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . NOT) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . 92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -14) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 4) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -8) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr Num . -30) (Expr Num . 10) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . -8) (Expr Num . -28) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . -8) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . ADD) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . ADD) (Expr Num . 20) (Expr Num . -4) (Reg . 4) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -28) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Reg . 3) (Expr Num . -3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -59) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . -59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -11) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . SUB) (Expr Num . 20) (Expr Num . 22) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 13) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 90) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -28) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 20) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . AND) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 0) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 90))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . GT) (Expr . OR) (Reg . 4) (Reg . 0) (Expr Num . -24) (Expr Num . -27) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 35) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -8) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 3) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Reg . 2) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . 22) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr . NOT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 12) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . AND) (Expr Num . 52) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 17) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . -8) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Expr Num . 29) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr . SUB) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . -14) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 2) (Reg . 2) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . -28) (Expr Num . 25) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -67) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 3) (Reg . 0) (Expr Num . -14) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . -28) (Reg . 0) (Reg . 3) (Reg . 4) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 82) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . -28) (Reg . 0) (Expr Num . -48) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . SUB) (Expr Num . 90) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . -28) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr Num . 52) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 31) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . AND) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . -3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -59) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr Num . -28) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr Num . -14) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . -67) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 17) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr Num . -59) (Expr . LT) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . DIV) (Expr . LT) (Expr Num . -67) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . -28) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr Num . 20) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . 49) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr Num . 52) (Reg . 0) (Reg . 4) (Expr . AND) (Expr Num . 20) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 10) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Reg . 3) (Reg . 1))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 4) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . 30) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . NOT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -8) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . AND) (Expr . LT) (Expr Num . -59) (Reg . 3) (Reg . 0) (Expr Num . -4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Reg . 1) (Expr Num . -75) (Expr Num . -28) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 17) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . LT) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr Num . 24) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 30) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 0) (Expr Num . -95) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . NOT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -28) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . OR) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr Num . 30) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 90) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 4) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 5))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . OR) (Expr . SUB) (Expr Num . -59) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . -14) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 20) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr Num . -28) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -30) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 17) (Reg . 0) (Expr Num . 20) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Expr Num . 20) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 74) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 20) (Reg . 0) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr Num . -67) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 15) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 4) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 11) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -28) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Reg . 1) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr . AND) (Expr . NOT) (Expr Num . 20) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -46) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -8))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . -59) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr Num . -4) (Reg . 0) (Expr Num . -59) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 29) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . LT) (Expr Num . 22) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Expr . EQ) (Expr Num . 29) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . MUL) (Expr . EQ) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . -8) (Reg . 4) (Reg . 1) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr Num . 17) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 20) (Expr . EQ) (Reg . 4) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 22) (Reg . 4) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr Num . 20) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -4) (Reg . 4) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 2) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -77) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 22) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 12) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr . LT) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . LT) (Expr Num . 20) (Expr . LT) (Expr Num . 20) (Expr Num . -8) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 22))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 30) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr Num . 30) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Reg . 4) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr Num . 74) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . LT) (Expr Num . 20) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr . EQ) (Expr Num . 94) (Expr Num . -4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . -67) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 20) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . LT) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Expr Num . -28) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . 20) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . EQ) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr Num . -8) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 0) (Reg . 1) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 20))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Expr Num . 20) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 30) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr . EQ) (Expr Num . -43) (Reg . 0) (Expr Num . -69) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 96) (Expr Num . -59) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr . NOT) (Reg . 2) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Expr . ADD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 1) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 11) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . AND) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . LT) (Expr . DIV) (Expr Num . 22) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . -59) (Expr . LT) (Expr . LT) (Expr Num . 29) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 20) (Expr Num . -67) (Expr . AND) (Expr Num . -4) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 2) (Reg . 2) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr Num . -28) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 22) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 17))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 4) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 17) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -95) (Reg . 4) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 22) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . EQ) (Expr Num . -8) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -4) (Expr Num . 20) (Reg . 3) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . 20) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 24) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 78) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr Num . -59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 30) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr Num . 20))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 20) (Stat . OUTPUT) (Expr . LT) (Expr Num . 20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr Num . 24) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 20) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . -67) (Reg . 3) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 30))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . DIV) (Expr Num . 17) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 13) (Reg . 4) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -28) (Expr Num . -59) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Expr . LT) (Expr . MUL) (Expr . DIV) (Expr Num . 20) (Reg . 0) (Expr . DIV) (Expr Num . 20) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4))
