Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Jan  8 10:19:18 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 4.17 sec.

Routing started.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| err_flag_led       | output        | J16     | BANKL4     | 1.8       | LVCMOS18       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| free_clk           | input         | V4      | BANKR5     | 1.5       | LVCMOS15       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| heart_beat_led     | output        | M17     | BANKL4     | 1.8       | LVCMOS18       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| mem_a[0]           | output        | T1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[10]          | output        | U3      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[11]          | output        | AA1     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[12]          | output        | AB1     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[13]          | output        | AB3     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[14]          | output        | AB2     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[1]           | output        | U1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[2]           | output        | U2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[3]           | output        | V2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[4]           | output        | R3      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[5]           | output        | R2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[6]           | output        | W2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[7]           | output        | Y2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[8]           | output        | W1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[9]           | output        | Y1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[0]          | output        | AA3     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[1]          | output        | AA5     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[2]          | output        | AB5     | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cas_n          | output        | U6      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ck             | output        | Y4      | BANKR5     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_ck_n           | output        | AA4     | BANKR5     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_cke            | output        | W4      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cs_n           | output        | V5      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[0]          | output        | N5      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[1]          | output        | L5      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dq[0]          | inout         | P6      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[10]         | inout         | M2      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[11]         | inout         | M3      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[12]         | inout         | K3      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[13]         | inout         | L3      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[14]         | inout         | J4      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[15]         | inout         | K4      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[1]          | inout         | M5      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[2]          | inout         | M6      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[3]          | inout         | N2      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[4]          | inout         | P2      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[5]          | inout         | P1      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[6]          | inout         | R1      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[7]          | inout         | N4      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[8]          | inout         | J6      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[9]          | inout         | K6      | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dqs[0]         | inout         | P5      | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| mem_dqs[1]         | inout         | M1      | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| mem_dqs_n[0]       | inout         | P4      | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| mem_dqs_n[1]       | inout         | L1      | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| mem_odt            | output        | R6      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ras_n          | output        | W5      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_rst_n          | output        | T3      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| mem_we_n           | output        | W6      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| rst_board          | input         | M15     | BANKL4     | 1.8       | LVCMOS18       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| uart_rxd           | input         | M16     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | NO             | NA              
| uart_txd           | output        | P20     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 1        | 1             | 100                
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1281     | 6575          | 20                 
|   FF                        | 4003     | 52600         | 8                  
|   LUT                       | 3924     | 26300         | 15                 
|   LUT-FF pairs              | 1878     | 26300         | 8                  
| Use of CLMS                 | 391      | 2375          | 17                 
|   FF                        | 1324     | 19000         | 7                  
|   LUT                       | 1158     | 9500          | 13                 
|   LUT-FF pairs              | 530      | 9500          | 6                  
|   Distributed RAM           | 39       | 9500          | 1                  
| Use of DDRPHY_CPD           | 1        | 10            | 10                 
| Use of DDRPHY_IOCLK_DIV     | 2        | 5             | 40                 
| Use of DDR_PHY              | 5        | 20            | 25                 
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 2        | 5             | 40                 
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 598      | 5850          | 11                 
| Use of HCKB                 | 13       | 72            | 19                 
|  HCKB dataused              | 0        | 72            | 0                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 55       | 250           | 22                 
|   IOBD                      | 27       | 120           | 23                 
|   IOBS                      | 28       | 130           | 22                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 55       | 250           | 22                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 10            | 10                 
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 2        | 5             | 40                 
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 2        | 20            | 10                 
|  RCKB dataused              | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 10       | 40            | 25                 
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                | Site Of GClk Inst     | GClk Fanout Net                        | Clock Loads     | Non_Clock Loads     | Driver Inst                                                  | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | USCM_167_276          | I_ips_ddr_top/u_ddrphy_top/rst_clk     | 163             | 0                   | I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | GPLL_7_157              
| I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | USCM_167_270          | core_clk                               | 3618            | 1                   | I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | GPLL_295_157            
| free_clk_ibufg/gopclkbufg                                | USCM_167_273          | free_clk_g                             | 587             | 0                   | free_clk_ibuf/opit_1                                         | DI_TO_CLK      | IOLHR_292_162           
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| RClk Inst                                                                       | Site Of RClk Inst     | RClk Fanout Net                                                | Clock Loads     | Non_Clock Loads     | Driver Inst                                           | Driver Pin     | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | RCKB_291_150          | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | 1               | 0                   | I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_289_150           
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | RCKB_291_456          | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | 1               | 0                   | I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_289_150           
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                                   | Site Of Pll Inst     | Pin           | Net Of Pin                                                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                               | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_295_157         | CLKIN1        | nt_free_clk                                                    |  -              |  -                  | free_clk_ibuf/opit_1                                                            | DI_TO_CLK            | IOLHR_292_162                 
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_295_157         | CLKIN2        | _GND308                                                        |  -              |  -                  | GND_308                                                                         | Z                    | CLMA_285_180                  
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKIN1        | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  -              |  -                  | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT               | RCKB_291_150                  
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKIN2        | _GND346                                                        |  -              |  -                  | GND_346                                                                         | Z                    | CLMA_285_36                   
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKIN1        | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  -              |  -                  | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT               | RCKB_291_456                  
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKIN2        | _GND329                                                        |  -              |  -                  | GND_329                                                                         | Z                    | CLMA_285_330                  
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKIN1        | _N117                                                          |  -              |  -                  | HCKBROUTE_12                                                                    | CLKOUT               | HCKB_165_162                  
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKIN2        | _GND299                                                        |  -              |  -                  | GND_299                                                                         | Z                    | CLMA_21_180                   
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_295_157         | CLKOUT0       | I_ips_ddr_top/u_ddrphy_top/gpll_clkout0                        | 3618            | 1                   |  ...                                                                            |  ...                 |  ...                          
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKOUTPHY     | I_ips_ddr_top/u_ddrphy_top/phy_ioclk_fb                        | 31              | 4                   |  ...                                                                            |  ...                 |  ...                          
| I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKOUTPHY     | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]      | 24              | 2                   |  ...                                                                            |  ...                 |  ...                          
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKOUT0       | I_ips_ddr_top/u_ddrphy_top/rst_gpll_clkout0                    | 163             | 0                   |  ...                                                                            |  ...                 |  ...                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test_ddr                                                       | 4751     | 5327     | 39                  | 0       | 0       | 1       | 0          | 1       | 1              | 2                    | 5           | 2        | 0        | 0          | 55     | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 10          | 3        
| + I_ips_ddr_top                                                | 3259     | 3383     | 39                  | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 5           | 2        | 0        | 0          | 48     | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 10          | 2        
|   + u_ddrc_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ddrphy_top                                               | 2270     | 2046     | 0                   | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 5           | 2        | 0        | 0          | 48     | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 10          | 2        
|     + ddrphy_calib_top                                         | 410      | 370      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_calib_mux                                       | 33       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_eyecal                                          | 40       | 33       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_init                                            | 120      | 100      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_main_ctrl                                       | 21       | 19       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_rdcal                                           | 84       | 66       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrcal                                           | 77       | 90       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrlvl                                           | 33       | 38       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_cpd_ctrl                                          | 73       | 77       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dfi                                               | 22       | 75       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dll_update_ctrl                                   | 25       | 33       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_gpll                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_info                                              | 53       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_reset_ctrl                                        | 79       | 87       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_pll_lock_debounce                               | 35       | 22       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_slice_top                                         | 1567     | 1269     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 2                    | 5           | 0        | 0        | 0          | 48     | 0         | 0          | 0         | 0        | 2        | 2        | 0             | 10          | 0        
|       + ddrphy_control_path_adj                                | 50       | 3        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_slice_rddata_align                              | 2        | 3        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_group[0].ddrphy_data_slice                       | 772      | 695      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11     | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 89       | 81       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 34       | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 55       | 47       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 101      | 85       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 112      | 109      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 102      | 175      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 222      | 125      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 144      | 120      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_group[1].ddrphy_data_slice                       | 730      | 549      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11     | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 114      | 73       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 56       | 26       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 58       | 47       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 99       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 111      | 101      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 98       | 172      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 223      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 84       | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_training_ctrl                                     | 3        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rst_clk_gpll                                             | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_cpd_rstn_sync                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_gpll_phase                                      | 10       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_freeze_sync                                        | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_update_n_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_force_read_clk_ctrl_sync                               | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_cpd_lock                                  | 3        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_rst_clk_phase_adj                         | 25       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_samp_position_dyn_adj_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_wrcal_position_dyn_adj_sync                            | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips_ddrc_top                                             | 989      | 1335     | 39                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_calib_delay                                         | 0        | 44       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcd_top                                             | 137      | 145      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_bm                                            | 100      | 75       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcd_rowaddr                                     | 12       | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_sm                                            | 37       | 70       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcp_top                                             | 547      | 598      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_back_ctrl                                     | 365      | 411      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 13       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[0].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[1].trc_timing                               | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[2].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[3].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[4].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[5].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[6].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[7].trc_timing                               | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 4        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_timing_rd_pass                                  | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + tfaw_timing                                          | 20       | 21       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_act2wr_pass                                   | 2        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_act_pass                                      | 19       | 9        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_prea_pass                                     | 9        | 12       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_ref_pass                                      | 17       | 9        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_wr_pass                                       | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_buf                                           | 158      | 141      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + A_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + B_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_out                                           | 24       | 46       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dfi                                                 | 46       | 85       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_ui_axi                                              | 142      | 323      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_reg_fifo2                                         | 41       | 65       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_user_cmd_fifo                                        | 35       | 100      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_wdatapath                                           | 117      | 139      | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ips_distributed_fifo                                   | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_ips2l_distributed_fifo_distributed_fifo_v1_0       | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_ctr                       | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mc3q_wdp_dcp                                           | 1        | 3        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_wdp_align                                         | 100      | 120      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_adc_ctrl                                                   | 3        | 9        | 0                   | 0       | 0       | 1       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + ADC_inst                                                   | 0        | 0        | 0                   | 0       | 0       | 1       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_axi_bist_top                                               | 796      | 1266     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_test_main_ctrl                                           | 61       | 107      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + I_prbs31_128bit                                          | 30       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_test_rd_ctrl                                             | 505      | 1006     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_prbs15_64bit                                           | 42       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_test_wr_ctrl                                             | 230      | 133      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_prbs15_64bit                                           | 41       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_core_clk_rst_sync                                          | 1        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_free_clk_rst_sync                                          | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ips2l_uart_ctrl                                            | 278      | 603      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_uart_ctrl                                                | 221      | 543      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_cmd_parser                                             | 12       | 54       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ver_ctrl                                               | 209      | 489      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_uart_top                                                 | 57       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_clk_gen                                          | 20       | 17       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_seu_uart_rx                                      | 12       | 24       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_seu_uart_tx                                      | 23       | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_uart_rd_lock                                               | 384      | 36       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr_map.adf           
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr.pcf               
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.rcf                              
| Output     | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/test_ddr_pnr.adf          
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/clock_utilization.txt     
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/test_ddr_plc.adf          
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/test_ddr.prr              
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/test_ddr_prr.prt          
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/test_ddr_pnr.netlist      
|            | D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/place_route/prr.db                    
+-----------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,886 MB
Total CPU time to pnr completion : 0h:0m:21s
Process Total CPU time to pnr completion : 0h:0m:28s
Total real time to pnr completion : 0h:0m:59s
