Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Nov 18 22:46:15 2020
| Host         : CASAV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga2_control_sets_placed.rpt
| Design       : fpga2
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   184 |
|    Minimum number of control sets                        |   184 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   412 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   184 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     6 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           67 |
| No           | No                    | Yes                    |             156 |           50 |
| No           | Yes                   | No                     |             282 |           96 |
| Yes          | No                    | No                     |            1504 |          433 |
| Yes          | No                    | Yes                    |             496 |          116 |
| Yes          | Yes                   | No                     |             843 |          232 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                    Enable Signal                                                   |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_int                                                                                    |                                                                                                                    | sync_reset_inst/sync_reg_reg[3]_1                                                                       |                1 |              3 |         3.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    | sync_reset_inst/sync_reg_reg[3]_1                                                                       |                1 |              3 |         3.00 |
|  clk_int                                                                                    |                                                                                                                    | sync_reset_inst/sync_reg_reg[3]_0                                                                       |                1 |              3 |         3.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte[6]_i_1_n_0                                               | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte[7]_i_1__0_n_0                                 |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                  | sync_reset_inst/Q[0]                                                                                    |                2 |              4 |         2.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/FSM_sequential_state[3]_i_1__1_n_0                                |                                                                                                         |                2 |              4 |         2.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                   |                2 |              4 |         2.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    | sync_reset_inst/Q[0]                                                                                    |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt[3]_i_2__0_n_0                                              | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt0_0                                              |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/dataByte[6]_i_1__1_n_0                                            |                                                                                                         |                2 |              4 |         2.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/dataByte[6]_i_1__1_n_0                                            | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/dataByte[7]_i_1__1_n_0                                 |                1 |              4 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                             |                                                                                                         |                2 |              4 |         2.00 |
|  clk_50_i2c                                                                                 |                                                                                                                    | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/busFreeCnt0_1                                          |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                   | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0           |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                             | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                    |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_fall_reg_1[0]                          |                                                                                                         |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte[6]_i_1_n_0                                               |                                                                                                         |                3 |              4 |         1.33 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_1__0_n_0                                |                                                                                                         |                3 |              4 |         1.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0             |                                                                                                         |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/sclCnt[3]_i_2__1_n_0                                              | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/sclCnt0_0                                              |                2 |              4 |         2.00 |
|  clk_int                                                                                    |                                                                                                                    | sync_reset_inst/rst0                                                                                    |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 |                                                                                                                    | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/busFreeCnt0_1                                          |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/eth_axis_tx_inst/ptr_reg[3]_i_1__2_n_0                                                                   | sync_reset_inst/Q[0]                                                                                    |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0             |                                                                                                         |                1 |              4 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                            | sync_reset_inst/Q[0]                                                                                    |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0               |                                                                                                         |                1 |              4 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/sclCnt[3]_i_2_n_0                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/sclCnt0_0                                              |                2 |              4 |         2.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/FSM_sequential_state[3]_i_1_n_0                                   |                                                                                                         |                2 |              4 |         2.00 |
|  clk_50_i2c                                                                                 |                                                                                                                    | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/busFreeCnt0_1                                          |                2 |              4 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0             |                                                                                                         |                1 |              4 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                         | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                    |                1 |              4 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/state_next                                          | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                   |                4 |              5 |         1.25 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2__0_n_0                        | core_inst/eth_axis_rx_inst/SR[0]                                                                        |                2 |              5 |         2.50 |
|  clk_int                                                                                    |                                                                                                                    | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                |                2 |              5 |         2.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                         |                                                                                                         |                2 |              5 |         2.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1__0_n_0                        | sync_reset_inst/Q[0]                                                                                    |                1 |              5 |         5.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_int[1]                                                          | sync_reset_inst/Q[0]                                                                                    |                3 |              6 |         2.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                         | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                   |                2 |              7 |         3.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                   | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1_n_0             |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                   |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                              |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                              |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                                |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                              |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                           |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                               |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                              |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                           |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                            |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                           |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                        |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                           |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0              | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0   |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                           |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                  |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                   |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                    |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                    |                                                                                                         |                4 |              8 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                     |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                    |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                     |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                     |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                   |                                                                                                         |                4 |              8 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                    |                                                                                                         |                4 |              8 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                    |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                  |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                          |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                             |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                             |                                                                                                         |                3 |              8 |         2.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                          |                                                                                                         |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/led_reg                                                                                                  | sync_reset_inst/Q[0]                                                                                    |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_last_word                                                |                                                                                                         |                5 |              8 |         1.60 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                    |                                                                                                         |                2 |              8 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/DONE_O_reg_0[3]                                                   | sync_reset_inst/Q[0]                                                                                    |                1 |              8 |         8.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/I2CBus/E[0]                                                              | sync_reset_inst/Q[0]                                                                                    |                1 |              8 |         8.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0                                               |                                                                                                         |                3 |              8 |         2.67 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/DONE_O_reg_0[3]                                                   | sync_reset_inst/Q[0]                                                                                    |                1 |              8 |         8.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/I2CBus/E[0]                                                              | sync_reset_inst/Q[0]                                                                                    |                2 |              8 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/DONE_O_reg_0[3]                                                   | sync_reset_inst/Q[0]                                                                                    |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                                |                                                                                                         |                4 |              8 |         2.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                     |                                                                                                         |                2 |              8 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                   |                                                                                                         |                2 |              8 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/I2CBus/E[0]                                                              | sync_reset_inst/Q[0]                                                                                    |                1 |              8 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__0_n_0      |                                                                                                         |                3 |              9 |         3.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 |                                                                                                         |                2 |              9 |         4.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                         | sync_reset_inst/Q[0]                                                                                    |                5 |              9 |         1.80 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]      |                                                                                                         |                2 |              9 |         4.50 |
|  clk_int                                                                                    |                                                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2_0                                         |                2 |              9 |         4.50 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1              |                2 |              9 |         4.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                        |                                                                                                         |                2 |              9 |         4.50 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg[7]_i_1__2_n_0                                              |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                           |                                                                                                         |                2 |             10 |         5.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/E[0]                                                                      |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_reg_reg[0]                                                  |                                                                                                         |                2 |             10 |         5.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/grant_encoded_reg_reg[0]_5[0]               |                                                                                                         |                2 |             10 |         5.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0           |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tuser_reg                                            |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out             |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                      |                                                                                                         |                6 |             10 |         1.67 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/temp_m_ip_payload_axis_tvalid_next13_out                       |                                                                                                         |                3 |             10 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg           |                                                                                                         |                2 |             10 |         5.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in                                     | sync_reset_inst/Q[0]                                                                                    |                3 |             12 |         4.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[12]_i_1__0_n_0                                                 | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                          |                4 |             13 |         3.25 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                         | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                3 |             13 |         4.33 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[12]_i_1_n_0                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                4 |             13 |         3.25 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                    | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                |                5 |             13 |         2.60 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_response_error_reg_reg_2                | sync_reset_inst/Q[0]                                                                                    |                5 |             13 |         2.60 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                4 |             13 |         3.25 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg_0[0]           | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                          |                4 |             13 |         3.25 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1_n_0                                          | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                4 |             14 |         3.50 |
|  clk_int                                                                                    | core_inst/udp_payload_fifo/p_0_in                                                                                  | sync_reset_inst/Q[0]                                                                                    |                4 |             14 |         3.50 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0                                       | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                          |                4 |             14 |         3.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg[15]_i_2_n_0                               | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg[15]_i_1__0_n_0                 |                4 |             14 |         3.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg[16]_i_1_n_0                                | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg[31]_i_1_n_0                     |                4 |             15 |         3.75 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                     |                                                                                                         |                4 |             15 |         3.75 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next16_out                   |                                                                                                         |                4 |             16 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_next                                                |                                                                                                         |                4 |             16 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[15]_i_1_n_0           | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                   |                6 |             16 |         2.67 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_data0                                                                | sync_reset_inst/Q[0]                                                                                    |                3 |             16 |         5.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next_0                                              |                                                                                                         |                3 |             16 |         5.33 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/output_data_in                                                           | sync_reset_inst/Q[0]                                                                                    |                4 |             16 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                |                                                                                                         |                7 |             16 |         2.29 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/output_data_in                                                           | sync_reset_inst/Q[0]                                                                                    |                5 |             16 |         3.20 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/output_data_in                                                           | sync_reset_inst/Q[0]                                                                                    |                3 |             16 |         5.33 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_data1                                                                | sync_reset_inst/Q[0]                                                                                    |                2 |             16 |         8.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_data2                                                                | sync_reset_inst/Q[0]                                                                                    |                2 |             16 |         8.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg[16]_i_1_n_0                                |                                                                                                         |                9 |             17 |         1.89 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                         | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[0]_i_1_n_0              |                5 |             17 |         3.40 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    |                                                                                                         |                6 |             17 |         2.83 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg                                 | sync_reset_inst/Q[0]                                                                                    |                7 |             23 |         3.29 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                    |                6 |             23 |         3.83 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next              |                6 |             24 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                         | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                5 |             25 |         5.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                         | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                          |                8 |             26 |         3.25 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/E[0]                                          |                                                                                                         |                7 |             27 |         3.86 |
|  clk_int                                                                                    | core_inst/udp_payload_fifo/rd_ptr_reg_rep[12]_i_1_n_0                                                              | sync_reset_inst/Q[0]                                                                                    |                8 |             27 |         3.38 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                    | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                          |                5 |             28 |         5.60 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever3/analogReciever3/                                                         | sync_reset_inst/Q[0]                                                                                    |                7 |             32 |         4.57 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc1_out                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1_n_0    |               10 |             32 |         3.20 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0           | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1__0_n_0 |               10 |             32 |         3.20 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever2/analogReciever2/                                                         | sync_reset_inst/Q[0]                                                                                    |                8 |             32 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/analogReciever1/analogReciever1/                                                         | sync_reset_inst/Q[0]                                                                                    |                7 |             32 |         4.57 |
|  clk_int                                                                                    |                                                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |                6 |             33 |         5.50 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                          |                                                                                                         |               14 |             35 |         2.50 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                         |                                                                                                         |                9 |             36 |         4.00 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1_n_0                                                | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                |               10 |             38 |         3.80 |
|  clk_int                                                                                    | core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1__0_n_0                                             | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                |                9 |             38 |         4.22 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/outgoing_eth_dest_mac_next                                    |                                                                                                         |               13 |             48 |         3.69 |
|  clk_int                                                                                    |                                                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                  |                9 |             48 |         5.33 |
|  clk_50_i2c                                                                                 |                                                                                                                    |                                                                                                         |               26 |             48 |         1.85 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_timestamp_snap0                                                      | sync_reset_inst/Q[0]                                                                                    |               13 |             48 |         3.69 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_timestamp_snap2                                                      | sync_reset_inst/Q[0]                                                                                    |               13 |             48 |         3.69 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/input_timestamp_snap1                                                      | sync_reset_inst/Q[0]                                                                                    |               12 |             48 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/store_eth_hdr                                |                                                                                                         |               12 |             49 |         4.08 |
|  clk_int                                                                                    | core_inst/eth_axis_tx_inst/store_eth_hdr                                                                           |                                                                                                         |               11 |             50 |         4.55 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                  |                                                                                                         |               12 |             50 |         4.17 |
|  clk_int                                                                                    |                                                                                                                    |                                                                                                         |               35 |             58 |         1.66 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/fifo_comp/Q[1]                                                                           | sync_reset_inst/Q[0]                                                                                    |               16 |             64 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/packed_sample1                                                             | sync_reset_inst/Q[0]                                                                                    |               16 |             64 |         4.00 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/packed_sample2                                                             | sync_reset_inst/Q[0]                                                                                    |               12 |             64 |         5.33 |
|  clk_50_i2c                                                                                 | core_inst/i2cmaster4_inst/timestamp_cnt/packed_sample0                                                             | sync_reset_inst/Q[0]                                                                                    |               15 |             64 |         4.27 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                            |                                                                                                         |               17 |             74 |         4.35 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                   |                                                                                                         |               19 |             80 |         4.21 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/E[0]                                         |                                                                                                         |               24 |             80 |         3.33 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                   |                                                                                                         |               31 |             84 |         2.71 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                  |                                                                                                         |               31 |             90 |         2.90 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                   | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next              |               19 |             99 |         5.21 |
|  clk_int                                                                                    |                                                                                                                    | sync_reset_inst/Q[0]                                                                                    |               53 |            109 |         2.06 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                  |                                                                                                         |               33 |            132 |         4.00 |
|  clk_int                                                                                    | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                  |                                                                                                         |               17 |            136 |         8.00 |
|  clk_50_i2c                                                                                 |                                                                                                                    | sync_reset_inst/Q[0]                                                                                    |               54 |            164 |         3.04 |
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


