#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Fri Aug 30 10:09:44 2024
# Process ID: 3854598
# Current directory: /home/philip/philzook58.github.io/_drafts
# Command line: vivado -mode batch -source /tmp/build.tcl
# Log file: /home/philip/philzook58.github.io/_drafts/vivado.log
# Journal file: /home/philip/philzook58.github.io/_drafts/vivado.jou
# Running On        :philip-ThinkPad-Z13-Gen-2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics
# CPU Frequency     :2309.166 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :66042 MB
# Swap memory       :2147 MB
# Total Virtual     :68190 MB
# Available Virtual :34606 MB
#-----------------------------------------------------------
source /tmp/build.tcl
# set part_name "xc7a100tcsg324-1"
# cd /tmp/
# read_verilog "/tmp/counter.v"
# synth_design -top counter -part $part_name
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3854840
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1790.098 ; gain = 377.773 ; free physical = 1434 ; free virtual = 32083
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/tmp/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/tmp/counter.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.035 ; gain = 453.711 ; free physical = 1347 ; free virtual = 32000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.879 ; gain = 468.555 ; free physical = 1352 ; free virtual = 32005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1888.883 ; gain = 476.559 ; free physical = 1351 ; free virtual = 32004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.859 ; gain = 487.535 ; free physical = 1339 ; free virtual = 31993
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1185 ; free virtual = 31837
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1182 ; free virtual = 31833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1181 ; free virtual = 31833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1231 ; free virtual = 31881
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.250 ; gain = 618.918 ; free physical = 1231 ; free virtual = 31880
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.148 ; gain = 0.000 ; free physical = 1527 ; free virtual = 32176
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.863 ; gain = 0.000 ; free physical = 1488 ; free virtual = 32139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2174.863 ; gain = 762.543 ; free physical = 1486 ; free virtual = 32137
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1339.173; main = 1339.173; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2174.867; main = 2174.867; forked = 0.000
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2238.895 ; gain = 64.031 ; free physical = 1483 ; free virtual = 32134

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2475.848 ; gain = 236.953 ; free physical = 1296 ; free virtual = 31948

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1016 ; free virtual = 31668
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.801 ; gain = 587.938 ; free physical = 1025 ; free virtual = 31676
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662
Phase 1 Placer Initialization | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ac0c594b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1ec5edaeb

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650
Phase 2 Global Placement | Checksum: 1ec5edaeb

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec5edaeb

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d04d45c3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f03093e3

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f03093e3

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 239ce74c4

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 239ce74c4

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 239ce74c4

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647
Phase 3 Detail Placement | Checksum: 239ce74c4

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 239ce74c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 239ce74c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 239ce74c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647
Phase 4.3 Placer Reporting | Checksum: 239ce74c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 212aaf1e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 197371ed6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 880 ; free virtual = 31537

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 197371ed6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 880 ; free virtual = 31537

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 308d133f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536
Phase 4 Initial Routing | Checksum: 308d133f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536
Phase 5 Rip-up And Reroute | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539
Phase 7 Post Hold Fix | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000304652 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 35930a987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2dcca7987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2dcca7987

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539
Total Elapsed time in route_design: 11.57 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 17a24c8aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17a24c8aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 1.004 ; free physical = 882 ; free virtual = 31539
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 10:10:20 2024...
