

module reg4(D,F,Clock,Resetn,Q);
	input [3:0] D,F;
	input Clock, Resetn;
	output reg [3:0] Q;
	
	always@(posedge Clock, negedge Resetn)
	if (Resetn ==0)
		Q <= 4'b0000;
	else
		Q <= D;
	
	
	always@(posedge Clock, negedge Resetn)
	if (Resetn ==0)
		Q <= 4'b0000;
	else
		assign Q = D + F;
		
endmodule
