/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module fabric_add_output_of_four_multipliers(\$auto$rs_design_edit.cc:885:execute$1104 , \$auto$rs_design_edit.cc:885:execute$1105 , \$auto$rs_design_edit.cc:885:execute$1106 , \$auto$rs_design_edit.cc:885:execute$1107 , \$auto$rs_design_edit.cc:885:execute$1108 , \$auto$rs_design_edit.cc:885:execute$1109 , \$auto$rs_design_edit.cc:885:execute$1110 , \$auto$rs_design_edit.cc:885:execute$1111 , \$auto$rs_design_edit.cc:885:execute$1112 , \$auto$rs_design_edit.cc:885:execute$1113 , \$auto$rs_design_edit.cc:885:execute$1114 , \$auto$rs_design_edit.cc:885:execute$1115 , \$auto$rs_design_edit.cc:885:execute$1116 , \$auto$rs_design_edit.cc:885:execute$1117 , \$auto$rs_design_edit.cc:885:execute$1118 , \$auto$rs_design_edit.cc:885:execute$1119 , \$auto$rs_design_edit.cc:885:execute$1120 , \$auto$rs_design_edit.cc:885:execute$1121 , \$auto$rs_design_edit.cc:885:execute$1122 , \$auto$rs_design_edit.cc:885:execute$1123 , \$auto$rs_design_edit.cc:885:execute$1124 
, \$auto$rs_design_edit.cc:885:execute$1125 , \$auto$rs_design_edit.cc:885:execute$1126 , \$auto$rs_design_edit.cc:885:execute$1127 , \$auto$rs_design_edit.cc:885:execute$1128 , \$auto$rs_design_edit.cc:885:execute$1129 , \$auto$rs_design_edit.cc:885:execute$1130 , \$auto$rs_design_edit.cc:885:execute$1131 , \$auto$rs_design_edit.cc:885:execute$1132 , \$auto$rs_design_edit.cc:885:execute$1133 , \$clk_buf_$ibuf_clk , \$ibuf_a[0] , \$ibuf_a[1] , \$ibuf_a[2] , \$ibuf_a[3] , \$ibuf_a[4] , \$ibuf_a[5] , \$ibuf_a[6] , \$ibuf_a[7] , \$ibuf_a[8] , \$ibuf_a[9] , \$ibuf_a[10] 
, \$ibuf_a[11] , \$ibuf_a[12] , \$ibuf_a[13] , \$ibuf_b[0] , \$ibuf_b[1] , \$ibuf_b[2] , \$ibuf_b[3] , \$ibuf_b[4] , \$ibuf_b[5] , \$ibuf_b[6] , \$ibuf_b[7] , \$ibuf_b[8] , \$ibuf_b[9] , \$ibuf_b[10] , \$ibuf_b[11] , \$ibuf_b[12] , \$ibuf_b[13] , \$ibuf_reset , \$obuf_y[0] , \$obuf_y[1] , \$obuf_y[2] 
, \$obuf_y[3] , \$obuf_y[4] , \$obuf_y[5] , \$obuf_y[6] , \$obuf_y[7] , \$obuf_y[8] , \$obuf_y[9] , \$obuf_y[10] , \$obuf_y[11] , \$obuf_y[12] , \$obuf_y[13] , \$obuf_y[14] , \$obuf_y[15] , \$obuf_y[16] , \$obuf_y[17] , \$obuf_y[18] , \$obuf_y[19] , \$obuf_y[20] , \$obuf_y[21] , \$obuf_y[22] , \$obuf_y[23] 
, \$obuf_y[24] , \$obuf_y[25] , \$obuf_y[26] , \$obuf_y[27] );
  output \$auto$rs_design_edit.cc:885:execute$1104 ;
  output \$auto$rs_design_edit.cc:885:execute$1105 ;
  output \$auto$rs_design_edit.cc:885:execute$1106 ;
  output \$auto$rs_design_edit.cc:885:execute$1107 ;
  output \$auto$rs_design_edit.cc:885:execute$1108 ;
  output \$auto$rs_design_edit.cc:885:execute$1109 ;
  output \$auto$rs_design_edit.cc:885:execute$1110 ;
  output \$auto$rs_design_edit.cc:885:execute$1111 ;
  output \$auto$rs_design_edit.cc:885:execute$1112 ;
  output \$auto$rs_design_edit.cc:885:execute$1113 ;
  output \$auto$rs_design_edit.cc:885:execute$1114 ;
  output \$auto$rs_design_edit.cc:885:execute$1115 ;
  output \$auto$rs_design_edit.cc:885:execute$1116 ;
  output \$auto$rs_design_edit.cc:885:execute$1117 ;
  output \$auto$rs_design_edit.cc:885:execute$1118 ;
  output \$auto$rs_design_edit.cc:885:execute$1119 ;
  output \$auto$rs_design_edit.cc:885:execute$1120 ;
  output \$auto$rs_design_edit.cc:885:execute$1121 ;
  output \$auto$rs_design_edit.cc:885:execute$1122 ;
  output \$auto$rs_design_edit.cc:885:execute$1123 ;
  output \$auto$rs_design_edit.cc:885:execute$1124 ;
  output \$auto$rs_design_edit.cc:885:execute$1125 ;
  output \$auto$rs_design_edit.cc:885:execute$1126 ;
  output \$auto$rs_design_edit.cc:885:execute$1127 ;
  output \$auto$rs_design_edit.cc:885:execute$1128 ;
  output \$auto$rs_design_edit.cc:885:execute$1129 ;
  output \$auto$rs_design_edit.cc:885:execute$1130 ;
  output \$auto$rs_design_edit.cc:885:execute$1131 ;
  output \$auto$rs_design_edit.cc:885:execute$1132 ;
  output \$auto$rs_design_edit.cc:885:execute$1133 ;
  input \$clk_buf_$ibuf_clk ;
  input \$ibuf_a[0] ;
  input \$ibuf_a[10] ;
  input \$ibuf_a[11] ;
  input \$ibuf_a[12] ;
  input \$ibuf_a[13] ;
  input \$ibuf_a[1] ;
  input \$ibuf_a[2] ;
  input \$ibuf_a[3] ;
  input \$ibuf_a[4] ;
  input \$ibuf_a[5] ;
  input \$ibuf_a[6] ;
  input \$ibuf_a[7] ;
  input \$ibuf_a[8] ;
  input \$ibuf_a[9] ;
  input \$ibuf_b[0] ;
  input \$ibuf_b[10] ;
  input \$ibuf_b[11] ;
  input \$ibuf_b[12] ;
  input \$ibuf_b[13] ;
  input \$ibuf_b[1] ;
  input \$ibuf_b[2] ;
  input \$ibuf_b[3] ;
  input \$ibuf_b[4] ;
  input \$ibuf_b[5] ;
  input \$ibuf_b[6] ;
  input \$ibuf_b[7] ;
  input \$ibuf_b[8] ;
  input \$ibuf_b[9] ;
  input \$ibuf_reset ;
  output \$obuf_y[0] ;
  output \$obuf_y[10] ;
  output \$obuf_y[11] ;
  output \$obuf_y[12] ;
  output \$obuf_y[13] ;
  output \$obuf_y[14] ;
  output \$obuf_y[15] ;
  output \$obuf_y[16] ;
  output \$obuf_y[17] ;
  output \$obuf_y[18] ;
  output \$obuf_y[19] ;
  output \$obuf_y[1] ;
  output \$obuf_y[20] ;
  output \$obuf_y[21] ;
  output \$obuf_y[22] ;
  output \$obuf_y[23] ;
  output \$obuf_y[24] ;
  output \$obuf_y[25] ;
  output \$obuf_y[26] ;
  output \$obuf_y[27] ;
  output \$obuf_y[2] ;
  output \$obuf_y[3] ;
  output \$obuf_y[4] ;
  output \$obuf_y[5] ;
  output \$obuf_y[6] ;
  output \$obuf_y[7] ;
  output \$obuf_y[8] ;
  output \$obuf_y[9] ;
  wire \$abc$331$li00_li00 ;
  wire \$abc$331$li01_li01 ;
  wire \$abc$331$li02_li02 ;
  wire \$abc$331$li03_li03 ;
  wire \$abc$331$li04_li04 ;
  wire \$abc$331$li05_li05 ;
  wire \$abc$331$li06_li06 ;
  wire \$abc$331$li07_li07 ;
  wire \$abc$331$li08_li08 ;
  wire \$abc$331$li09_li09 ;
  wire \$abc$331$li10_li10 ;
  wire \$abc$331$li11_li11 ;
  wire \$abc$331$li12_li12 ;
  wire \$abc$331$li13_li13 ;
  wire \$abc$331$li14_li14 ;
  wire \$abc$331$li15_li15 ;
  wire \$abc$331$li16_li16 ;
  wire \$abc$331$li17_li17 ;
  wire \$abc$331$li18_li18 ;
  wire \$abc$331$li19_li19 ;
  wire \$abc$331$li20_li20 ;
  wire \$abc$331$li21_li21 ;
  wire \$abc$331$li22_li22 ;
  wire \$abc$331$li23_li23 ;
  wire \$abc$331$li24_li24 ;
  wire \$abc$331$li25_li25 ;
  wire \$auto$rs_design_edit.cc:885:execute$1104 ;
  wire \$auto$rs_design_edit.cc:885:execute$1105 ;
  wire \$auto$rs_design_edit.cc:885:execute$1106 ;
  wire \$auto$rs_design_edit.cc:885:execute$1107 ;
  wire \$auto$rs_design_edit.cc:885:execute$1108 ;
  wire \$auto$rs_design_edit.cc:885:execute$1109 ;
  wire \$auto$rs_design_edit.cc:885:execute$1110 ;
  wire \$auto$rs_design_edit.cc:885:execute$1111 ;
  wire \$auto$rs_design_edit.cc:885:execute$1112 ;
  wire \$auto$rs_design_edit.cc:885:execute$1113 ;
  wire \$auto$rs_design_edit.cc:885:execute$1114 ;
  wire \$auto$rs_design_edit.cc:885:execute$1115 ;
  wire \$auto$rs_design_edit.cc:885:execute$1116 ;
  wire \$auto$rs_design_edit.cc:885:execute$1117 ;
  wire \$auto$rs_design_edit.cc:885:execute$1118 ;
  wire \$auto$rs_design_edit.cc:885:execute$1119 ;
  wire \$auto$rs_design_edit.cc:885:execute$1120 ;
  wire \$auto$rs_design_edit.cc:885:execute$1121 ;
  wire \$auto$rs_design_edit.cc:885:execute$1122 ;
  wire \$auto$rs_design_edit.cc:885:execute$1123 ;
  wire \$auto$rs_design_edit.cc:885:execute$1124 ;
  wire \$auto$rs_design_edit.cc:885:execute$1125 ;
  wire \$auto$rs_design_edit.cc:885:execute$1126 ;
  wire \$auto$rs_design_edit.cc:885:execute$1127 ;
  wire \$auto$rs_design_edit.cc:885:execute$1128 ;
  wire \$auto$rs_design_edit.cc:885:execute$1129 ;
  wire \$auto$rs_design_edit.cc:885:execute$1130 ;
  wire \$auto$rs_design_edit.cc:885:execute$1131 ;
  wire \$auto$rs_design_edit.cc:885:execute$1132 ;
  wire \$auto$rs_design_edit.cc:885:execute$1133 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$clk_buf_$ibuf_clk ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1074 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1075 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1076 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1077 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1078 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1079 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1080 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1081 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1082 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1083 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1084 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1085 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1086 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1087 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1088 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1089 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1090 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1091 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1092 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1093 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1094 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1095 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1096 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1097 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1098 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1099 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1100 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1101 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1102 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$1103 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  wire \$ibuf_reset ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[10] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[11] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[12] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[13] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[14] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[15] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[16] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[17] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[18] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[19] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[20] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[21] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[22] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[23] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[24] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[25] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[26] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[27] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[9] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[0] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[10] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[11] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[12] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[13] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[14] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[15] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[16] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[17] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[18] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[19] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[1] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[20] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[21] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[22] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[23] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[24] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[25] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[2] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[3] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[4] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[5] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[6] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[7] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[8] ;
  (* hdlname = "mult_inst0 Y" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:4.12-4.13" *)
  wire \mult_inst0.Y[9] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$332  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li00_li00 ),
    .E(1'h1),
    .Q(\$obuf_y[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$333  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li01_li01 ),
    .E(1'h1),
    .Q(\$obuf_y[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$334  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li02_li02 ),
    .E(1'h1),
    .Q(\$obuf_y[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$335  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li03_li03 ),
    .E(1'h1),
    .Q(\$obuf_y[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$336  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li04_li04 ),
    .E(1'h1),
    .Q(\$obuf_y[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$337  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li05_li05 ),
    .E(1'h1),
    .Q(\$obuf_y[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$338  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li06_li06 ),
    .E(1'h1),
    .Q(\$obuf_y[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$339  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li07_li07 ),
    .E(1'h1),
    .Q(\$obuf_y[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$340  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li08_li08 ),
    .E(1'h1),
    .Q(\$obuf_y[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$341  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li09_li09 ),
    .E(1'h1),
    .Q(\$obuf_y[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$342  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li10_li10 ),
    .E(1'h1),
    .Q(\$obuf_y[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$343  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li11_li11 ),
    .E(1'h1),
    .Q(\$obuf_y[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$344  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li12_li12 ),
    .E(1'h1),
    .Q(\$obuf_y[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$345  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li13_li13 ),
    .E(1'h1),
    .Q(\$obuf_y[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$346  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li14_li14 ),
    .E(1'h1),
    .Q(\$obuf_y[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$347  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li15_li15 ),
    .E(1'h1),
    .Q(\$obuf_y[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$348  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li16_li16 ),
    .E(1'h1),
    .Q(\$obuf_y[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$349  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li17_li17 ),
    .E(1'h1),
    .Q(\$obuf_y[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$350  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li18_li18 ),
    .E(1'h1),
    .Q(\$obuf_y[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$351  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li19_li19 ),
    .E(1'h1),
    .Q(\$obuf_y[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$352  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li20_li20 ),
    .E(1'h1),
    .Q(\$obuf_y[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$353  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li21_li21 ),
    .E(1'h1),
    .Q(\$obuf_y[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$354  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li22_li22 ),
    .E(1'h1),
    .Q(\$obuf_y[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$355  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li23_li23 ),
    .E(1'h1),
    .Q(\$obuf_y[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$356  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li24_li24 ),
    .E(1'h1),
    .Q(\$obuf_y[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$331$auto$blifparse.cc:377:parse_blif$357  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$331$li25_li25 ),
    .E(1'h1),
    .Q(\$obuf_y[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$964  (
    .A({ \mult_inst0.Y[25] , \$ibuf_reset  }),
    .Y(\$abc$331$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$965  (
    .A({ \mult_inst0.Y[24] , \$ibuf_reset  }),
    .Y(\$abc$331$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$966  (
    .A({ \mult_inst0.Y[23] , \$ibuf_reset  }),
    .Y(\$abc$331$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$967  (
    .A({ \mult_inst0.Y[22] , \$ibuf_reset  }),
    .Y(\$abc$331$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$968  (
    .A({ \mult_inst0.Y[21] , \$ibuf_reset  }),
    .Y(\$abc$331$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$969  (
    .A({ \mult_inst0.Y[20] , \$ibuf_reset  }),
    .Y(\$abc$331$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$970  (
    .A({ \mult_inst0.Y[19] , \$ibuf_reset  }),
    .Y(\$abc$331$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$971  (
    .A({ \mult_inst0.Y[18] , \$ibuf_reset  }),
    .Y(\$abc$331$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$972  (
    .A({ \mult_inst0.Y[17] , \$ibuf_reset  }),
    .Y(\$abc$331$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$973  (
    .A({ \mult_inst0.Y[16] , \$ibuf_reset  }),
    .Y(\$abc$331$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$974  (
    .A({ \mult_inst0.Y[15] , \$ibuf_reset  }),
    .Y(\$abc$331$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$975  (
    .A({ \mult_inst0.Y[14] , \$ibuf_reset  }),
    .Y(\$abc$331$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$976  (
    .A({ \mult_inst0.Y[13] , \$ibuf_reset  }),
    .Y(\$abc$331$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$977  (
    .A({ \mult_inst0.Y[12] , \$ibuf_reset  }),
    .Y(\$abc$331$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$978  (
    .A({ \mult_inst0.Y[11] , \$ibuf_reset  }),
    .Y(\$abc$331$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$979  (
    .A({ \mult_inst0.Y[10] , \$ibuf_reset  }),
    .Y(\$abc$331$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$980  (
    .A({ \mult_inst0.Y[9] , \$ibuf_reset  }),
    .Y(\$abc$331$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$981  (
    .A({ \mult_inst0.Y[8] , \$ibuf_reset  }),
    .Y(\$abc$331$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$982  (
    .A({ \mult_inst0.Y[7] , \$ibuf_reset  }),
    .Y(\$abc$331$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$983  (
    .A({ \mult_inst0.Y[6] , \$ibuf_reset  }),
    .Y(\$abc$331$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$984  (
    .A({ \mult_inst0.Y[5] , \$ibuf_reset  }),
    .Y(\$abc$331$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$985  (
    .A({ \mult_inst0.Y[4] , \$ibuf_reset  }),
    .Y(\$abc$331$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$986  (
    .A({ \mult_inst0.Y[3] , \$ibuf_reset  }),
    .Y(\$abc$331$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$987  (
    .A({ \mult_inst0.Y[2] , \$ibuf_reset  }),
    .Y(\$abc$331$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$988  (
    .A({ \mult_inst0.Y[1] , \$ibuf_reset  }),
    .Y(\$abc$331$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$963$auto$blifparse.cc:535:parse_blif$989  (
    .A({ \mult_inst0.Y[0] , \$ibuf_reset  }),
    .Y(\$abc$331$li00_li00 )
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:25.3-29.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:9.14-9.19|/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:106.1-122.2" *)
  (* valid_map = 32'h00000001 *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\mult_inst0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v:9$1  (
    .A({ 6'h00, \$ibuf_a[13] , \$ibuf_a[12] , \$ibuf_a[11] , \$ibuf_a[10] , \$ibuf_a[9] , \$ibuf_a[8] , \$ibuf_a[7] , \$ibuf_a[6] , \$ibuf_a[5] , \$ibuf_a[4] , \$ibuf_a[3] , \$ibuf_a[2] , \$ibuf_a[1] , \$ibuf_a[0]  }),
    .B({ 4'h0, \$ibuf_b[13] , \$ibuf_b[12] , \$ibuf_b[11] , \$ibuf_b[10] , \$ibuf_b[9] , \$ibuf_b[8] , \$ibuf_b[7] , \$ibuf_b[6] , \$ibuf_b[5] , \$ibuf_b[4] , \$ibuf_b[3] , \$ibuf_b[2] , \$ibuf_b[1] , \$ibuf_b[0]  }),
    .DLY_B({ \$delete_wire$1091 , \$delete_wire$1090 , \$delete_wire$1089 , \$delete_wire$1088 , \$delete_wire$1087 , \$delete_wire$1086 , \$delete_wire$1085 , \$delete_wire$1084 , \$delete_wire$1083 , \$delete_wire$1082 , \$delete_wire$1081 , \$delete_wire$1080 , \$delete_wire$1079 , \$delete_wire$1078 , \$delete_wire$1077 , \$delete_wire$1076 , \$delete_wire$1075 , \$delete_wire$1074  }),
    .FEEDBACK(3'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$1103 , \$delete_wire$1102 , \$delete_wire$1101 , \$delete_wire$1100 , \$delete_wire$1099 , \$delete_wire$1098 , \$delete_wire$1097 , \$delete_wire$1096 , \$delete_wire$1095 , \$delete_wire$1094 , \$delete_wire$1093 , \$delete_wire$1092 , \mult_inst0.Y[25] , \mult_inst0.Y[24] , \mult_inst0.Y[23] , \mult_inst0.Y[22] , \mult_inst0.Y[21] , \mult_inst0.Y[20] , \mult_inst0.Y[19] , \mult_inst0.Y[18] , \mult_inst0.Y[17] , \mult_inst0.Y[16] , \mult_inst0.Y[15] , \mult_inst0.Y[14] , \mult_inst0.Y[13] , \mult_inst0.Y[12] , \mult_inst0.Y[11] , \mult_inst0.Y[10] , \mult_inst0.Y[9] , \mult_inst0.Y[8] , \mult_inst0.Y[7] , \mult_inst0.Y[6] , \mult_inst0.Y[5] , \mult_inst0.Y[4] , \mult_inst0.Y[3] , \mult_inst0.Y[2] , \mult_inst0.Y[1] , \mult_inst0.Y[0]  })
  );
  assign \$auto$rs_design_edit.cc:885:execute$1127  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1126  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1125  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1124  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1123  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1122  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1121  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1120  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1119  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1118  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1117  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1116  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1115  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1114  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1113  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1112  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1111  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1110  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1109  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1108  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1107  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1106  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1105  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1104  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1133  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1129  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1130  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1131  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1132  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$1128  = 1'h1;
endmodule
