Analysis & Synthesis report for hello_world
Wed Mar 04 15:36:58 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 04 15:36:58 2020               ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; hello_world                                     ;
; Top-level Entity Name       ; hello_world                                     ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; hello_world        ; hello_world        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                       ; IP Include File                                                                             ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst                                                                                                                                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu                                                                                                                                                                                                                                                                       ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht                                                                                                                                                                                                          ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data                                                                                                                                                                                                  ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag                                                                                                                                                                                                    ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim                                                                                                                                                                                              ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data                                                                                                                                                                                                  ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag                                                                                                                                                                                                    ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a                                                                                                                                                                                  ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b                                                                                                                                                                                  ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci                                                                                                                                                                                                 ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg                                                                                                             ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break                                                                                                               ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk                                                                                                                 ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug                                                                                                               ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace                                                                                                             ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo                                                                                                                 ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im                                                                                                                     ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace                                                                                                             ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib                                                                                                                   ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk                                                                                                                 ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem                                                                                                                     ;                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram                                    ;                                                                                             ;
; Altera ; altera_customins_slave_translator  ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_customins_slave_translator  ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1                                                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_customins_xconnect          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                     ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_customins_master_translator ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                                                      ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                         ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_led_pio:led_pio                                                                                                                                                                                                                                                               ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                               ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                      ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                     ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                   ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                         ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                     ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                               ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                     ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                      ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router:router                                                                                                                                                                                        ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_005                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_006                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_007:router_007                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                      ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                              ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                             ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                        ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                    ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                    ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                        ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                          ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                     ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                  ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                             ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                           ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                       ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_sdram:sdram                                                                                                                                                                                                                                                                   ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                   ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A          ; |hello_world|first_nios2_system:inst|first_nios2_system_sysid:sysid                                                                                                                                                                                                                                                                   ; H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/first_nios2_system.qsys ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A          ; |hello_world|pll:inst2                                                                                                                                                                                                                                                                                                                ; ip/pll.v                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Mar 04 15:35:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "first_nios2_system.qsys"
Info (12250): 2020.03.04.15:35:36 Progress: Loading system_template_de1_soc/first_nios2_system.qsys
Info (12250): 2020.03.04.15:35:37 Progress: Reading input file
Info (12250): 2020.03.04.15:35:37 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.03.04.15:35:38 Progress: Parameterizing module clk_0
Info (12250): 2020.03.04.15:35:38 Progress: Adding cpu [altera_nios2_qsys 16.1]
Info (12250): 2020.03.04.15:35:38 Progress: Parameterizing module cpu
Info (12250): 2020.03.04.15:35:38 Progress: Adding fp32mult_0 [fp32mult 1.0]
Info (12250): 2020.03.04.15:35:38 Progress: Parameterizing module fp32mult_0
Info (12250): 2020.03.04.15:35:38 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.03.04.15:35:38 Progress: Parameterizing module jtag_uart
Info (12250): 2020.03.04.15:35:38 Progress: Adding led_pio [altera_avalon_pio 18.1]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module led_pio
Info (12250): 2020.03.04.15:35:39 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module onchip_mem
Info (12250): 2020.03.04.15:35:39 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module sdram
Info (12250): 2020.03.04.15:35:39 Progress: Adding sincos_cordic_0 [sincos_cordic 1.0]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module sincos_cordic_0
Info (12250): 2020.03.04.15:35:39 Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module sys_clk_timer
Info (12250): 2020.03.04.15:35:39 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing module sysid
Info (12250): 2020.03.04.15:35:39 Progress: Building connections
Info (12250): 2020.03.04.15:35:39 Progress: Parameterizing connections
Info (12250): 2020.03.04.15:35:39 Progress: Validating
Info (12250): 2020.03.04.15:35:40 Progress: Done reading input file
Warning (12251): First_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects
Info (12250): First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): First_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): First_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_clken (clk_en)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_result (result)"
Warning (12251): First_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_clken (clk_en)"
Warning (12251): First_nios2_system: "No matching role found for sincos_cordic_0:sincos_cordic:a (a)"
Warning (12251): First_nios2_system: "No matching role found for sincos_cordic_0:sincos_cordic:b (b)"
Warning (12251): First_nios2_system: "No matching role found for sincos_cordic_0:sincos_cordic:c (c)"
Info (12250): Cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0002_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.03.04 15:35:48 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.03.04 15:35:48 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.03.04 15:35:49 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64
Info (12250): Cpu: # 2020.03.04 15:35:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.03.04 15:35:49 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.03.04 15:35:49 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)     Testbench
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)     Instruction decoding
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)       Instruction fields
Info (12250): Cpu: # 2020.03.04 15:35:50 (*)       Instruction decodes
Info (12250): Cpu: # 2020.03.04 15:35:51 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.03.04 15:35:51 (*)       Instruction controls
Info (12250): Cpu: # 2020.03.04 15:35:51 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.03.04 15:35:51 (*)     Pipeline backend
Info (12250): Cpu: # 2020.03.04 15:35:53 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.03.04 15:35:55 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.03.04 15:35:56 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info (12250): Cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info (12250): Fp32mult_0: "first_nios2_system" instantiated fp32mult "fp32mult_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0004_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info (12250): Jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'
Info (12250): Led_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0005_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio: Done RTL generation for module 'first_nios2_system_led_pio'
Info (12250): Led_pio: "first_nios2_system" instantiated altera_avalon_pio "led_pio"
Info (12250): Sdram: Starting RTL generation for module 'first_nios2_system_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=first_nios2_system_sdram --dir=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0006_sdram_gen//first_nios2_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'first_nios2_system_sdram'
Info (12250): Sdram: "first_nios2_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sincos_cordic_0: "first_nios2_system" instantiated sincos_cordic "sincos_cordic_0"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0008_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/tt719/AppData/Local/Temp/alt8325_4207538038509323698.dir/0008_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info (12250): Sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Cpu_custom_instruction_master_translator: "first_nios2_system" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info (12250): Cpu_custom_instruction_master_multi_xconnect: "first_nios2_system" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info (12250): Cpu_custom_instruction_master_multi_slave_translator0: "first_nios2_system" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "first_nios2_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): First_nios2_system: Done "first_nios2_system" with 40 modules, 68 files
Info (12249): Finished elaborating Platform Designer system entity "first_nios2_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hello_world.bdf
    Info (12023): Found entity 1: hello_world
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/first_nios2_system.v
    Info (12023): Found entity 1: first_nios2_system File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v
    Info (12023): Found entity 1: first_nios2_system_cpu_ic_data_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 21
    Info (12023): Found entity 2: first_nios2_system_cpu_ic_tag_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 89
    Info (12023): Found entity 3: first_nios2_system_cpu_bht_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 158
    Info (12023): Found entity 4: first_nios2_system_cpu_register_bank_a_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 227
    Info (12023): Found entity 5: first_nios2_system_cpu_register_bank_b_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 293
    Info (12023): Found entity 6: first_nios2_system_cpu_dc_tag_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 359
    Info (12023): Found entity 7: first_nios2_system_cpu_dc_data_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 425
    Info (12023): Found entity 8: first_nios2_system_cpu_dc_victim_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 490
    Info (12023): Found entity 9: first_nios2_system_cpu_nios2_oci_debug File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 558
    Info (12023): Found entity 10: first_nios2_system_cpu_ociram_sp_ram_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 700
    Info (12023): Found entity 11: first_nios2_system_cpu_nios2_ocimem File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 764
    Info (12023): Found entity 12: first_nios2_system_cpu_nios2_avalon_reg File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 948
    Info (12023): Found entity 13: first_nios2_system_cpu_nios2_oci_break File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 1041
    Info (12023): Found entity 14: first_nios2_system_cpu_nios2_oci_xbrk File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 1336
    Info (12023): Found entity 15: first_nios2_system_cpu_nios2_oci_dbrk File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 1597
    Info (12023): Found entity 16: first_nios2_system_cpu_nios2_oci_itrace File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 1786
    Info (12023): Found entity 17: first_nios2_system_cpu_nios2_oci_td_mode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2170
    Info (12023): Found entity 18: first_nios2_system_cpu_nios2_oci_dtrace File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2238
    Info (12023): Found entity 19: first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2333
    Info (12023): Found entity 20: first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2405
    Info (12023): Found entity 21: first_nios2_system_cpu_nios2_oci_fifo_cnt_inc File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2448
    Info (12023): Found entity 22: first_nios2_system_cpu_nios2_oci_fifo File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2495
    Info (12023): Found entity 23: first_nios2_system_cpu_nios2_oci_pib File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2997
    Info (12023): Found entity 24: first_nios2_system_cpu_nios2_oci_im File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3066
    Info (12023): Found entity 25: first_nios2_system_cpu_nios2_performance_monitors File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3183
    Info (12023): Found entity 26: first_nios2_system_cpu_nios2_oci File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3200
    Info (12023): Found entity 27: first_nios2_system_cpu File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: first_nios2_system_cpu_custom_instruction_master_multi_xconnect File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v
    Info (12023): Found entity 1: first_nios2_system_cpu_mult_cell File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_oci_test_bench File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_test_bench File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv
    Info (12023): Found entity 1: first_nios2_system_irq_mapper File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v
    Info (12023): Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: first_nios2_system_jtag_uart_scfifo_w File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: first_nios2_system_jtag_uart_scfifo_r File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: first_nios2_system_jtag_uart File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v
    Info (12023): Found entity 1: first_nios2_system_led_pio File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_005 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux_001 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux_002 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_router_default_decode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: first_nios2_system_mm_interconnect_0_router File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_router_001_default_decode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: first_nios2_system_mm_interconnect_0_router_001 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_router_002_default_decode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: first_nios2_system_mm_interconnect_0_router_002 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_router_004_default_decode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: first_nios2_system_mm_interconnect_0_router_004 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_router_007_default_decode File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: first_nios2_system_mm_interconnect_0_router_007 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux_002 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux_001 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v
    Info (12023): Found entity 1: first_nios2_system_sdram_input_efifo_module File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 21
    Info (12023): Found entity 2: first_nios2_system_sdram File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v
    Info (12023): Found entity 1: first_nios2_system_sys_clk_timer File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v
    Info (12023): Found entity 1: first_nios2_system_sysid File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/fpmult.v
    Info (12023): Found entity 1: fpmult_altfp_mult_fkn File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 46
    Info (12023): Found entity 2: fpmult File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 510
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/sincos_cordic.v
    Info (12023): Found entity 1: sincos_cordic File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/sincos_cordic.v Line: 19
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2138): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2138
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2140): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2140
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2298): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2298
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_cpu.v(3128): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3128
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_sdram.v(318): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_sdram.v(328): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_sdram.v(338): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at first_nios2_system_sdram.v(682): conditional expression evaluates to a constant File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 682
Info (12127): Elaborating entity "hello_world" for the top level hierarchy
Info (12128): Elaborating entity "first_nios2_system" for hierarchy "first_nios2_system:inst"
Info (12128): Elaborating entity "first_nios2_system_cpu" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 197
Info (12128): Elaborating entity "first_nios2_system_cpu_test_bench" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 6203
Info (12128): Elaborating entity "first_nios2_system_cpu_ic_data_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 7240
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 61
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf
    Info (12023): Found entity 1: altsyncram_ekj1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ekj1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_ic_tag_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 7306
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 129
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7o1.tdf
    Info (12023): Found entity 1: altsyncram_j7o1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_j7o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j7o1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_j7o1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_bht_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 7510
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 198
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gun1.tdf
    Info (12023): Found entity 1: altsyncram_gun1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_gun1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gun1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_bht_module:first_nios2_system_cpu_bht|altsyncram:the_altsyncram|altsyncram_gun1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_register_bank_a_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 7685
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 264
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcn1.tdf
    Info (12023): Found entity 1: altsyncram_gcn1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_gcn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gcn1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_gcn1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_register_bank_b_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 7706
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 330
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 330
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 330
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hcn1.tdf
    Info (12023): Found entity 1: altsyncram_hcn1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_hcn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hcn1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hcn1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_dc_tag_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 8025
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 396
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sn1.tdf
    Info (12023): Found entity 1: altsyncram_0sn1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_0sn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0sn1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_tag_module:first_nios2_system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_0sn1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_dc_data_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 8082
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 462
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 462
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 462
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9j1.tdf
    Info (12023): Found entity 1: altsyncram_o9j1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_o9j1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_o9j1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_o9j1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_o9j1:auto_generated|decode_5la:decode2" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_o9j1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_o9j1:auto_generated|decode_u0a:rden_decode_b" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_o9j1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_o9j1:auto_generated|mux_2hb:mux3" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_o9j1.tdf Line: 47
Info (12128): Elaborating entity "first_nios2_system_cpu_dc_victim_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 8212
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 530
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 530
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 530
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_dc_victim_module:first_nios2_system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_mult_cell" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 9921
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 53
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 53
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 53
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_ujt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_ujt2.v Line: 113
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_ujt2.v Line: 113
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_ujt2.v Line: 113
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 94
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 94
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_mult_cell.v Line: 94
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_0kt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_0kt2.v Line: 113
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_0kt2.v Line: 113
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altera_mult_add_0kt2.v Line: 113
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 10265
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_debug" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3423
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 625
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 625
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 625
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_ocimem" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3443
Info (12128): Elaborating entity "first_nios2_system_cpu_ociram_sp_ram_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 915
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 740
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 740
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 740
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmf1.tdf
    Info (12023): Found entity 1: altsyncram_qmf1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qmf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qmf1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qmf1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_avalon_reg" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3462
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_break" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3493
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_xbrk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3516
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_dbrk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3543
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_itrace" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3584
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_dtrace" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3599
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_td_mode" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2287
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3618
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2622
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2631
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2640
Info (12128): Elaborating entity "first_nios2_system_cpu_oci_test_bench" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2648
Warning (12158): Entity "first_nios2_system_cpu_oci_test_bench" contains only dangling pins File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 2648
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_pib" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3628
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_im" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3649
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_wrapper" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v Line: 3754
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_tck" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_sysclk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "fpmult" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 204
Info (12128): Elaborating entity "fpmult_altfp_mult_fkn" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 528
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 375
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 375
Info (12133): Instantiated megafunction "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 375
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf
    Info (12023): Found entity 1: add_sub_a9e File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/add_sub_a9e.tdf Line: 22
Info (12128): Elaborating entity "add_sub_a9e" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 399
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 399
Info (12133): Instantiated megafunction "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 399
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf
    Info (12023): Found entity 1: add_sub_kka File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/add_sub_kka.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kka" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 422
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 422
Info (12133): Instantiated megafunction "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 422
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf
    Info (12023): Found entity 1: add_sub_idg File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/add_sub_idg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_idg" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 448
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 448
Info (12133): Instantiated megafunction "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 448
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf
    Info (12023): Found entity 1: add_sub_bmb File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/add_sub_bmb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bmb" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_mult:man_product2_mult" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 470
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_mult:man_product2_mult" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 470
Info (12133): Instantiated megafunction "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_mult:man_product2_mult" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/fpmult.v Line: 470
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ncs.v
    Info (12023): Found entity 1: mult_ncs File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/mult_ncs.v Line: 28
Info (12128): Elaborating entity "mult_ncs" for hierarchy "first_nios2_system:inst|fpmult:fp32mult_0|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "first_nios2_system_jtag_uart" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 217
Info (12128): Elaborating entity "first_nios2_system_jtag_uart_scfifo_w" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "first_nios2_system_jtag_uart_scfifo_r" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "first_nios2_system_led_pio" for hierarchy "first_nios2_system:inst|first_nios2_system_led_pio:led_pio" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 228
Info (12128): Elaborating entity "first_nios2_system_sdram" for hierarchy "first_nios2_system:inst|first_nios2_system_sdram:sdram" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 251
Info (12128): Elaborating entity "first_nios2_system_sdram_input_efifo_module" for hierarchy "first_nios2_system:inst|first_nios2_system_sdram:sdram|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v Line: 298
Info (12128): Elaborating entity "sincos_cordic" for hierarchy "first_nios2_system:inst|sincos_cordic:sincos_cordic_0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 259
Info (12128): Elaborating entity "first_nios2_system_sys_clk_timer" for hierarchy "first_nios2_system:inst|first_nios2_system_sys_clk_timer:sys_clk_timer" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 270
Info (12128): Elaborating entity "first_nios2_system_sysid" for hierarchy "first_nios2_system:inst|first_nios2_system_sysid:sysid" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 277
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "first_nios2_system:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 338
Info (12128): Elaborating entity "first_nios2_system_cpu_custom_instruction_master_multi_xconnect" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 395
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "first_nios2_system:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 438
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (3) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (3) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (3) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "first_nios2_system:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 481
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 537
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 591
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 651
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 779
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 907
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 971
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1035
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1116
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1197
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1281
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1322
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1906
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1947
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 1988
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router:router" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2004
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_default_decode" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router:router|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_001" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_001:router_001" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_001_default_decode" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_001:router_001|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_002" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_002" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2036
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_002_default_decode" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_002:router_002|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_004" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_004:router_004" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2068
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_004_default_decode" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_004:router_004|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_007" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_007:router_007" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2116
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_router_007_default_decode" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_router_007:router_007|first_nios2_system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2166
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2266
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_cmd_demux" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2313
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_cmd_demux_001" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2336
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_cmd_mux" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2353
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_cmd_mux_002" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2393
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_rsp_demux" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2467
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_rsp_demux_002" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2507
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_rsp_mux" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2611
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_rsp_mux_001" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2634
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2700
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2766
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2795
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v Line: 2940
Info (12128): Elaborating entity "first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "first_nios2_system:inst|first_nios2_system_mm_interconnect_0:mm_interconnect_0|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|first_nios2_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "first_nios2_system_irq_mapper" for hierarchy "first_nios2_system:inst|first_nios2_system_irq_mapper:irq_mapper" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 545
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "first_nios2_system:inst|altera_reset_controller:rst_controller" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 608
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "first_nios2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "first_nios2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "first_nios2_system:inst|altera_reset_controller:rst_controller_001" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v Line: 671
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/ip/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Error (12006): Node instance "b2v_inst" instantiates undefined entity "cordic_block". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/sincos_cordic.v Line: 44
Info (144001): Generated suppressed messages file H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings
    Error: Peak virtual memory: 5013 megabytes
    Error: Processing ended: Wed Mar 04 15:37:00 2020
    Error: Elapsed time: 00:01:55
    Error: Total CPU time (on all processors): 00:02:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/DSD_Material/Task7/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg.


