asm_test::atomic_u32_store::relaxed:
 sw      a1, 0(a0)
 ret
asm_test::atomic_u32_store::release:
 fence   rw, w
 sw      a1, 0(a0)
 ret
asm_test::atomic_u32_store::seq_cst:
 fence   rw, w
 sw      a1, 0(a0)
 ret
