// Seed: 2455795117
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  type_4(
      .id_0(id_1 & 1'h0 - id_2), .id_1(id_1), .id_2(1'b0)
  ); type_5(
      1, 1 && ~id_1
  );
  logic id_3;
  assign id_2 = id_2.id_1 - id_0;
  assign id_1 = id_0;
endmodule
