Information: Updating design information... (UID-85)
Warning: Design 'fifo1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fifo1
Version: Q-2019.12-SP3
Date   : Fri Apr  7 17:35:04 2023
****************************************


  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.35
  Critical Path Slack:           0.06
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          5.31
  Critical Path Slack:           0.20
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        111
  Leaf Cell Count:               2036
  Buf/Inv Cell Count:             122
  Buf Cell Count:                  19
  Inv Cell Count:                 103
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1460
  Sequential Cell Count:          576
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   183572.756385
  Noncombinational Area:
                        125250.615168
  Buf/Inv Area:            189.337281
  Total Buffer Area:            40.66
  Total Inverter Area:         148.67
  Macro/Black Box Area:      0.000000
  Net Area:               4583.207267
  -----------------------------------
  Cell Area:            308823.371553
  Design Area:          313406.578820


  Design Rules
  -----------------------------------
  Total Number of Nets:          2110
  Nets With Violations:           151
  Max Trans Violations:           151
  Max Cap Violations:               0
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.40
  Logic Optimization:                  7.02
  Mapping Optimization:               38.74
  -----------------------------------------
  Overall Compile Time:               95.36
  Overall Compile Wall Clock Time:    96.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
