question,A,B,C,D,E,answer,explanation
<p>A digital logic device used as a buffer should have what input/output characteristics?</p>,high input impedance and high output impedance,low input impedance and high output impedance,low input impedance and low output impedance,high input impedance and low output impedance,,D,
<p>What is the standard TTL noise margin?</p>,5.0 V,0.2 V,0.8 V,0.4 V,,D,
<p>The range of a valid LOW input is:</p>,0.0 V to 0.4 V,0.4 V to 0.8 V,0.4 V to 1.8 V,0.4 V to 2.4 V,,B,
"<p>When an IC has two rows of parallel connecting pins, the device is referred to as:</p>",a QFP,a DIP,a phase splitter,CMOS,,B,
<p>Which digital IC package type makes the most efficient use of printed circuit board space?</p>,SMT,TO can,flat pack,DIP,,A,
<p>The problem of interfacing IC logic families that have different supply voltages (V<sub>CC</sub>s) can be solved by using a:</p>,level-shifter,tri-state shifter,translator,level-shifter or translator,,D,
<p>Ten TTL loads per TTL driver is known as:</p>,noise immunity,power dissipation,fanout,propagation delay,,C,
<p>Which of the following summarizes the important features of emitter-coupled logic (ECL)?</p>,"negative voltage operation, high speed, and high power consumption","good noise immunity, negative logic, high frequency capability, low power dissipation, and short propagation time","slow propagation time, high frequency response, low power consumption, and high output voltage swings","poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power",,A,
<p>What quantities must be compatible when interfacing two different logic families?</p>,only the currents,both the voltages and the currents,only the voltages,both the power dissipation and the impedance,,B,
<p>CMOS logic is probably the best all-around circuitry because of its:</p>,packing density,low power consumption,very high noise immunity,low power consumption and very high noise immunity,,D,
<p>Low power consumption achieved by CMOS circuits is due to which construction characteristic?</p>,complementary pairs,connecting pads,DIP packages,small-scale integration,,A,
<p>A TTL totem pole circuit is designed so that the output transistors are:</p>,always on together,providing phase splitting,providing voltage regulation,never on together,,D,
<p>The time needed for an output to change as the result of an input change is known as:</p>,noise immunity,fanout,propagation delay,rise time,,C,
