1,10c1,2
< Config file list: ['/home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/ddr4_verimem.cfg']
< Override:  traceFile=/home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_4_R.trc
< Override cfg traceFile /home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_4_R.trc
< TraceFileReader: tracefile name is /home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_4_R.trc
< TraceFileReader: traceFile type is missing... default (DRAMSim2 type)
< boolDualCommandBus value is missing... disabled
< boolMultiCycleACT value is missing... disabled
< numPChannelsPerChannel value is missing... disabled
< boolUseSBRefresh (single bank refresh) param value is missing... disabled
< cmdScheduligPolicy is missing... it will be "bank round robin" (default)
---
> Config file: ddr4_verimem.cfg
> Trace file: traces/sst-CramSim-trace_verimem_4_R.trc
12,13c4,5
< [c_Dimm] numPChannelsPerChannel value is missing... disabled
< [c_Dimm] boolPowerCalc value is missing... disabled
---
> Attaching Channel0 to Rank0
> Attaching Channel0 to Rank1
15,32c7,13
< ======= CramSim Simulation Report [Memory Device] ===================================
<  1. Received Commands
<   - Total : 2396
<   - Active : 800(33.39%)
<   - Read : 800(33.39%)
<   - Write : 0(0.00%
<   - Precharge : 796(33.22%)
<   - Refresh : 0 (0.00%)
< =====================================================================================
< 
< ======= CramSim Simulation Report [Transaction Generator] ============================
< Total Read-Txns Requests sent: 800
< Total Write-Txns Requests sent: 0
< Total Txns Sents: 800
< Total Read-Txns Responses received: 800
< Total Write-Txns Responses received: 0
< Total Txns Received: 800
< Cycles Per Transaction (CPT) = 13.75
---
> Refresh's sent out: 0
> Total Read-Txns Requests send: 7639
> Total Write-Txns Requests send: 0
> Read-Txns-Received: 7586
> Write-Txns-Received: 0
> Total Txns Received: 7586
> Cycles Per Transaction (CPT) = 14.5004
34,43c15,16
< ========================================================================================
< 
<  TxnGen.readTxnsCompleted : Accumulator : Sum.u64 = 800; SumSQ.u64 = 800; Count.u64 = 800; Min.u64 = 1; Max.u64 = 1; 
<  TxnGen.writeTxnsCompleted : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  TxnGen.readTxnsSent : Accumulator : Sum.u64 = 928; SumSQ.u64 = 928; Count.u64 = 928; Min.u64 = 1; Max.u64 = 1; 
<  TxnGen.txnsPerCycle : Accumulator : Sum.f64 = 0.072734; SumSQ.f64 = 0.005290; Count.u64 = 1; Min.f64 = 0.072734; Max.f64 = 0.072734; 
<  TxnGen.readTxnsLatency : Accumulator : Sum.u64 = 1286703; SumSQ.u64 = 2192167151; Count.u64 = 800; Min.u64 = 24; Max.u64 = 1759; 
<  TxnGen.writeTxnsLatency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  TxnGen.txnsLatency : Accumulator : Sum.u64 = 1286703; SumSQ.u64 = 2192167151; Count.u64 = 800; Min.u64 = 24; Max.u64 = 1759; 
< virtual SST::CramSim::c_DeviceDriver::~c_DeviceDriver()Simulation is complete, simulated time: 11 us
---
> virtual SST::n_Bank::c_CmdUnit::~c_CmdUnit()
> Simulation is complete, simulated time: 110 us
