# hades.models.Design file
#  
[name] Btest
[components]
hades.models.rtlib.io.Subset i8 17850 1500 @N 1001 32 15 12 1111_B 1.0E-8
hades.models.rtlib.io.Subset i7 21300 1500 @N 1001 32 11 8 1111_B 1.0E-8
hades.models.rtlib.io.Subset i6 14250 1500 @N 1001 32 11 8 1111_B 1.0E-8
hades.models.rtlib.io.SelectBit i5 9000 6150 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.SelectBit i4 11700 3750 @N 1001 32 26 1.0E-8
hades.models.rtlib.muxes.Mux21 i3 12750 7350 @N 1001 4 1111_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i2 14700 3600 @N 1001 4 1111_B 1.0E-8
hades.models.rtlib.io.OpinVector i1 20250 11400 @N 1001 4 1.0E-9 0
hades.models.rtlib.io.IpinVector i0 7800 1200 @N 1001 32 11111111111111111111111111111111_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n7 4 2 i3 Y i1 A 2 2 14550 9150 14550 11400 2 14550 11400 20250 11400 0 
hades.signals.SignalStdLogic1164 n6 2 i5 Y i3 S 2 2 9000 6750 9000 8550 2 9000 8550 12750 8550 0 
hades.signals.SignalStdLogicVector n5 4 2 i2 Y i3 A1 3 2 16500 5400 16500 6000 2 16500 6000 13950 6000 2 13950 6000 13950 7350 0 
hades.signals.SignalStdLogicVector n4 4 2 i7 Y i3 A0 4 2 21300 2100 21300 6600 2 21300 6600 15150 6600 2 15150 6600 15150 7350 2 21300 2100 21300 2100 0 
hades.signals.SignalStdLogic1164 n3 2 i4 Y i2 S 2 2 11700 4350 11700 4800 2 11700 4800 14700 4800 0 
hades.signals.SignalStdLogicVector n2 4 2 i6 Y i2 A1 3 2 14250 2100 14250 2850 2 14250 2850 15900 2850 2 15900 2850 15900 3600 0 
hades.signals.SignalStdLogicVector n1 4 2 i8 Y i2 A0 4 2 17850 2100 17850 3000 2 17850 3000 17100 3000 2 17100 3000 17100 3600 2 17850 2100 17850 2100 0 
hades.signals.SignalStdLogicVector n0 32 6 i0 Y i7 A i8 A i6 A i4 A i5 A 11 2 17850 1200 21300 1200 2 21300 1200 21300 1500 2 14250 1200 17850 1200 2 17850 1200 17850 1500 2 11700 1200 14250 1200 2 14250 1200 14250 1500 2 9000 1200 11700 1200 2 11700 1200 11700 3750 2 7800 1200 9000 1200 2 9000 1200 9000 6150 2 21300 1500 21300 1500 4 14250 1200 9000 1200 17850 1200 11700 1200 
[end signals]
[end]
