-makelib ies/xil_defaultlib \
  "../../../../inner_product.srcs/sources_1/ip/fifo/fifo_sim_netlist.vhdl" \
-endlib

