<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: -11 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
defines: 
time_elapsed: 0.000s
ram usage: 9832 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: extnets.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a> to parse list
Warning::UTIL extnets.sv:1 File (<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }
Warning::AST extnets.sv:17 there are no ports for the module (A)
	all logic will be dropped since it is not driving an output
17: endmodule
Warning::AST extnets.sv:22 there are no ports for the module (B)
	all logic will be dropped since it is not driving an output
22: endmodule
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)

</pre>
</body>