<profile>

<section name = "Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'" level="0">
<item name = "Date">Mon Sep  8 23:45:42 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lane_seg_hls</item>
<item name = "Solution">lane_seg (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.950 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">150532, 150532, 2.258 ms, 2.258 ms, 150532, 150532, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3">150530, 150530, 4, 1, 1, 150528, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 285, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_8ns_16_4_1_U1">mac_muladd_8ns_8ns_8ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_fu_160_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln36_fu_210_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln37_fu_333_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln38_1_fu_368_p2">+, 0, 0, 18, 18, 18</column>
<column name="indvars_iv_next11534_dup_fu_288_p2">+, 0, 0, 15, 8, 1</column>
<column name="indvars_iv_next11534_fu_248_p2">+, 0, 0, 15, 8, 1</column>
<column name="indvars_iv_next11534_mid1_fu_307_p2">+, 0, 0, 15, 8, 2</column>
<column name="indvars_iv_next11537250_fu_184_p2">+, 0, 0, 15, 8, 1</column>
<column name="indvars_iv_next11537_mid1_fu_178_p2">+, 0, 0, 15, 8, 2</column>
<column name="sub_ln38_fu_359_p2">-, 0, 0, 18, 18, 18</column>
<column name="and_ln35_fu_282_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_154_p2">icmp, 0, 0, 25, 18, 18</column>
<column name="icmp_ln36_fu_172_p2">icmp, 0, 0, 17, 10, 10</column>
<column name="icmp_ln37_fu_276_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="or_ln36_fu_294_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln35_1_fu_190_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln35_2_fu_264_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln35_3_fu_202_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln35_fu_257_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln36_1_fu_313_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln36_2_fu_325_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln36_3_fu_216_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln36_fu_299_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln35_fu_271_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="c_fu_78">9, 2, 2, 4</column>
<column name="gmem_in_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten14_fu_94">9, 2, 18, 36</column>
<column name="indvar_flatten_fu_86">9, 2, 10, 20</column>
<column name="x_fu_82">9, 2, 8, 16</column>
<column name="y_fu_90">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="c_fu_78">2, 0, 2, 0</column>
<column name="gmem_in_addr_read_reg_456">16, 0, 16, 0</column>
<column name="icmp_ln35_reg_429">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_429_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_433">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_433_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten14_fu_94">18, 0, 18, 0</column>
<column name="indvar_flatten_fu_86">10, 0, 10, 0</column>
<column name="select_ln36_reg_446">2, 0, 2, 0</column>
<column name="x_fu_82">8, 0, 8, 0</column>
<column name="y_fu_90">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, return value</column>
<column name="m_axi_gmem_in_AWVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WDATA">out, 16, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WSTRB">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WLAST">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RDATA">in, 16, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RLAST">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RFIFONUM">in, 10, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="sext_ln35">in, 63, ap_none, sext_ln35, scalar</column>
<column name="padded_address0">out, 18, ap_memory, padded, array</column>
<column name="padded_ce0">out, 1, ap_memory, padded, array</column>
<column name="padded_we0">out, 1, ap_memory, padded, array</column>
<column name="padded_d0">out, 16, ap_memory, padded, array</column>
</table>
</item>
</section>
</profile>
