{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:50:52 2016 " "Info: Processing started: Fri Oct 14 17:50:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test3 " "Info: Found entity 1: test3" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Info: Found entity 1: ALU2" {  } { { "ALU2.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kaiguan.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kaiguan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kaiguan " "Info: Found entity 1: kaiguan" {  } { { "kaiguan.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/kaiguan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test3 " "Info: Elaborating entity \"test3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "R15 " "Warning: Pin \"R15\" overlaps another pin, block, or symbol" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 408 664 840 424 "R15" "" } } } }  } 0 0 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "REGrs.bdf 1 1 " "Warning: Using design file REGrs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGrs " "Info: Found entity 1: REGrs" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGrs REGrs:MAR " "Info: Elaborating entity \"REGrs\" for hierarchy \"REGrs:MAR\"" {  } { { "test3.bdf" "MAR" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 176 936 1032 400 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst " "Info: Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst\"" {  } { { "test3.bdf" "inst" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 8 32 128 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Warning: Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector ALU2:inst\|selector:inst24 " "Info: Elaborating entity \"selector\" for hierarchy \"ALU2:inst\|selector:inst24\"" {  } { { "ALU2.bdf" "inst24" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { 168 824 920 520 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU2:inst\|74284:inst2 " "Info: Elaborating entity \"74284\" for hierarchy \"ALU2:inst\|74284:inst2\"" {  } { { "ALU2.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { 192 376 480 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|74284:inst2 " "Info: Elaborated megafunction instantiation \"ALU2:inst\|74284:inst2\"" {  } { { "ALU2.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { 192 376 480 384 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU2:inst\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"ALU2:inst\|74285:inst1\"" {  } { { "ALU2.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { -16 384 488 176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|74285:inst1 " "Info: Elaborated megafunction instantiation \"ALU2:inst\|74285:inst1\"" {  } { { "ALU2.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { -16 384 488 176 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "test1.bdf 1 1 " "Warning: Using design file test1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Info: Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1 ALU2:inst\|test1:inst " "Info: Elaborating entity \"test1\" for hierarchy \"ALU2:inst\|test1:inst\"" {  } { { "ALU2.bdf" "inst" { Schematic "C:/Users/dell/Desktop/mmlyf3/ALU2.bdf" { { 400 384 480 816 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU2:inst\|test1:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU2:inst\|test1:inst\|74181:inst\"" {  } { { "test1.bdf" "inst" { Schematic "C:/Users/dell/Desktop/mmlyf3/test1.bdf" { { -8 488 608 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU2:inst\|test1:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU2:inst\|test1:inst\|74181:inst\"" {  } { { "test1.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test1.bdf" { { -8 488 608 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "two.bdf 1 1 " "Warning: Using design file two.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two " "Info: Found entity 1: two" {  } { { "two.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/two.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two two:A22 " "Info: Elaborating entity \"two\" for hierarchy \"two:A22\"" {  } { { "test3.bdf" "A22" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 288 -520 -424 416 "A22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "jicunqi.bdf 1 1 " "Warning: Using design file jicunqi.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jicunqi " "Info: Found entity 1: jicunqi" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jicunqi jicunqi:R0 " "Info: Elaborating entity \"jicunqi\" for hierarchy \"jicunqi:R0\"" {  } { { "test3.bdf" "R0" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 160 200 296 352 "R0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "three.bdf 1 1 " "Warning: Using design file three.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three " "Info: Found entity 1: three" {  } { { "three.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/three.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three three:inst8 " "Info: Elaborating entity \"three\" for hierarchy \"three:inst8\"" {  } { { "test3.bdf" "inst8" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -368 -272 1072 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Warning: Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 upc " "Info: Found entity 1: upc" {  } { { "upc.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc upc:inst5 " "Info: Elaborating entity \"upc\" for hierarchy \"upc:inst5\"" {  } { { "test3.bdf" "inst5" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 816 968 1064 1040 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst5\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"upc:inst5\|74161:inst\"" {  } { { "upc.bdf" "inst" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { { 232 1040 1160 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"upc:inst5\|74161:inst\"" {  } { { "upc.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { { 232 1040 1160 416 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 upc:inst5\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"upc:inst5\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "upc:inst5\|74161:inst\|f74161:sub upc:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"upc:inst5\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"upc:inst5\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { { 232 1040 1160 416 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst5\|74161:inst9 " "Info: Elaborating entity \"74161\" for hierarchy \"upc:inst5\|74161:inst9\"" {  } { { "upc.bdf" "inst9" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { { 488 1040 1160 672 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst5\|74161:inst9 " "Info: Elaborated megafunction instantiation \"upc:inst5\|74161:inst9\"" {  } { { "upc.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/upc.bdf" { { 488 1040 1160 672 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "weidizhi.bdf 1 1 " "Warning: Using design file weidizhi.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 weidizhi " "Info: Found entity 1: weidizhi" {  } { { "weidizhi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/weidizhi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weidizhi weidizhi:inst18 " "Info: Elaborating entity \"weidizhi\" for hierarchy \"weidizhi:inst18\"" {  } { { "test3.bdf" "inst18" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 840 768 864 1128 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "74125.bdf 1 1 " "Warning: Using design file 74125.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 74125 " "Info: Found entity 1: 74125" {  } { { "74125.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/74125.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74125 74125:inst4 " "Info: Elaborating entity \"74125\" for hierarchy \"74125:inst4\"" {  } { { "test3.bdf" "inst4" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -72 1384 1480 120 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "48 " "Info: Ignored 48 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "9 " "Info: Ignored 9 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Info: Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Info: Implemented 189 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:50:55 2016 " "Info: Processing ended: Fri Oct 14 17:50:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:50:56 2016 " "Info: Processing started: Fri Oct 14 17:50:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test3 -c test3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test3 -c test3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test3 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"test3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 70 " "Warning: No exact pin location assignment(s) for 5 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UIR22 " "Info: Pin UIR22 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { UIR22 } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 480 216 384 496 "UIR22" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR22 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "77 " "Info: Pin 77 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 77 } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LIAN131 " "Info: Pin LIAN131 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LIAN131 } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIAN131 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G " "Info: Pin G not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { G } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAN132 " "Info: Pin DAN132 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DAN132 } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Info: Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst10 " "Info: Destination node inst10" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 928 -168 -104 976 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UIR " "Info: Destination node UIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { UIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1280 -304 -128 1296 "UIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "URD " "Info: Destination node URD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { URD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "URD" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1248 -304 -128 1264 "URD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { URD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 928 -168 -104 976 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 5 0 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 10 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 26 9 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 22 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "132 " "Warning: Node \"132\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "132" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z3 " "Warning: Node \"z3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "z3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z4 " "Warning: Node \"z4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "z4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z5 " "Warning: Node \"z5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "z5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z6 " "Warning: Node \"z6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "z6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z7 " "Warning: Node \"z7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "z7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.094 ns register register " "Info: Estimated most critical path is register to register delay of 10.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LAB_X19_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y12; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.650 ns) 1.973 ns selector:B\|inst23 2 COMB LAB_X16_Y11 28 " "Info: 2: + IC(1.323 ns) + CELL(0.650 ns) = 1.973 ns; Loc. = LAB_X16_Y11; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 3.511 ns ALU2:inst\|74284:inst2\|69~6 3 COMB LAB_X17_Y13 1 " "Info: 3: + IC(1.332 ns) + CELL(0.206 ns) = 3.511 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|69~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { selector:B|inst23 ALU2:inst|74284:inst2|69~6 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1680 528 592 1720 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.322 ns ALU2:inst\|74284:inst2\|69 4 COMB LAB_X17_Y13 6 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 4.322 ns; Loc. = LAB_X17_Y13; Fanout = 6; COMB Node = 'ALU2:inst\|74284:inst2\|69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|69~6 ALU2:inst|74284:inst2|69 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1680 528 592 1720 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.133 ns ALU2:inst\|74284:inst2\|43~3 5 COMB LAB_X17_Y13 1 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 5.133 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|43~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|69 ALU2:inst|74284:inst2|43~3 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 424 1032 1096 464 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.944 ns ALU2:inst\|74284:inst2\|44 6 COMB LAB_X17_Y13 1 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 5.944 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|43~3 ALU2:inst|74284:inst2|44 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 440 1112 1176 512 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 7.505 ns ALU2:inst\|74284:inst2\|45~52 7 COMB LAB_X17_Y12 1 " "Info: 7: + IC(1.191 ns) + CELL(0.370 ns) = 7.505 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|45~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 376 1248 1312 416 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 8.656 ns ALU2:inst\|selector:inst24\|inst20~10 8 COMB LAB_X18_Y12 6 " "Info: 8: + IC(0.945 ns) + CELL(0.206 ns) = 8.656 ns; Loc. = LAB_X18_Y12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst20~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 32 568 632 80 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.108 ns) 10.094 ns jicunqi:IR\|inst13 9 REG LAB_X18_Y14 1 " "Info: 9: + IC(1.330 ns) + CELL(0.108 ns) = 10.094 ns; Loc. = LAB_X18_Y14; Fanout = 1; REG Node = 'jicunqi:IR\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { ALU2:inst|selector:inst24|inst20~10 jicunqi:IR|inst13 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 264 544 608 344 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 27.14 % ) " "Info: Total cell delay = 2.740 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.354 ns ( 72.86 % ) " "Info: Total interconnect delay = 7.354 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.094 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|74284:inst2|69~6 ALU2:inst|74284:inst2|69 ALU2:inst|74284:inst2|43~3 ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 jicunqi:IR|inst13 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d7 0 " "Info: Pin \"RAM-d7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d6 0 " "Info: Pin \"RAM-d6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d5 0 " "Info: Pin \"RAM-d5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d4 0 " "Info: Pin \"RAM-d4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d3 0 " "Info: Pin \"RAM-d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d2 0 " "Info: Pin \"RAM-d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-d1 0 " "Info: Pin \"RAM-d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D0 0 " "Info: Pin \"RAM-D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A7 0 " "Info: Pin \"RAM-A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A6 0 " "Info: Pin \"RAM-A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A5 0 " "Info: Pin \"RAM-A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A4 0 " "Info: Pin \"RAM-A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A3 0 " "Info: Pin \"RAM-A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A2 0 " "Info: Pin \"RAM-A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A1 0 " "Info: Pin \"RAM-A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A0 0 " "Info: Pin \"RAM-A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-4 0 " "Info: Pin \"ROM-D-4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-5 0 " "Info: Pin \"ROM-D-5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-6 0 " "Info: Pin \"ROM-D-6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-7 0 " "Info: Pin \"ROM-D-7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-0 0 " "Info: Pin \"ROM-D-0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-1 0 " "Info: Pin \"ROM-D-1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-3 0 " "Info: Pin \"ROM-D-3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "URD 0 " "Info: Pin \"URD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UIR 0 " "Info: Pin \"UIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-D-2 0 " "Info: Pin \"ROM-D-2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r00 0 " "Info: Pin \"r00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r01 0 " "Info: Pin \"r01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r02 0 " "Info: Pin \"r02\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r03 0 " "Info: Pin \"r03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r04 0 " "Info: Pin \"r04\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r05 0 " "Info: Pin \"r05\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r06 0 " "Info: Pin \"r06\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r07 0 " "Info: Pin \"r07\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R17 0 " "Info: Pin \"R17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R16 0 " "Info: Pin \"R16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R15 0 " "Info: Pin \"R15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R14 0 " "Info: Pin \"R14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13 0 " "Info: Pin \"R13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12 0 " "Info: Pin \"R12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11 0 " "Info: Pin \"R11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10 0 " "Info: Pin \"R10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "C-UIR6 " "Info: Following pins have the same output enable: C-UIR6" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d7 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d7" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -88 -480 -304 -72 "RAM-d7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d6 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d6" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -72 -480 -304 -56 "RAM-d6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d5 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d5" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -56 -480 -304 -40 "RAM-d5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d4 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d4" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -40 -480 -304 -24 "RAM-d4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d3 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d3" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -24 -480 -304 -8 "RAM-d3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d2 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d2" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -8 -480 -304 8 "RAM-d2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-d1 3.3-V LVTTL " "Info: Type bi-directional pin RAM-d1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-d1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-d1" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 8 -480 -304 24 "RAM-d1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-d1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D0 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D0" } } } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 24 -480 -304 40 "RAM-D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:50:58 2016 " "Info: Processing ended: Fri Oct 14 17:50:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:50:59 2016 " "Info: Processing started: Fri Oct 14 17:50:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test3 -c test3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test3 -c test3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:51:00 2016 " "Info: Processing ended: Fri Oct 14 17:51:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:51:01 2016 " "Info: Processing started: Fri Oct 14 17:51:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "77 " "Info: Assuming node \"77\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "77" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "LIAN131 " "Info: Assuming node \"LIAN131\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIAN131" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DAN132 " "Info: Assuming node \"DAN132\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAN132" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "G " "Info: Assuming node \"G\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "G" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR9 " "Info: Assuming node \"UIR9\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR11 " "Info: Assuming node \"UIR11\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR10 " "Info: Assuming node \"UIR10\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 928 -168 -104 976 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "77 register jicunqi:R0\|inst14 register jicunqi:R1\|inst10 106.96 MHz 9.349 ns Internal " "Info: Clock \"77\" has Internal fmax of 106.96 MHz between source register \"jicunqi:R0\|inst14\" and destination register \"jicunqi:R1\|inst10\" (period= 9.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.333 ns + Longest register register " "Info: + Longest register to register delay is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst14 1 REG LCFF_X18_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns selector:A\|inst21 2 COMB LCCOMB_X18_Y12_N12 10 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 10; COMB Node = 'selector:A\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { jicunqi:R0|inst14 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.243 ns ALU2:inst\|test1:inst\|74181:inst23\|51~65 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.623 ns) 3.138 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(1.272 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.135 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.738 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 6 COMB LCCOMB_X17_Y11_N6 1 " "Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 4.738 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.324 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 7 COMB LCCOMB_X17_Y11_N8 1 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 5.324 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 6.620 ns ALU2:inst\|selector:inst24\|inst24~167 8 COMB LCCOMB_X19_Y11_N12 6 " "Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.225 ns jicunqi:R1\|inst10~feeder 9 COMB LCCOMB_X18_Y13_N0 1 " "Info: 9: + IC(1.399 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.333 ns jicunqi:R1\|inst10 10 REG LCFF_X18_Y13_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 8.333 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 31.09 % ) " "Info: Total cell delay = 2.591 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 68.91 % ) " "Info: Total interconnect delay = 5.742 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.752 ns - Smallest " "Info: - Smallest clock skew is -0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 destination 6.725 ns + Shortest register " "Info: + Shortest clock path from clock \"77\" to destination register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns 77 1 CLK PIN_152 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.206 ns) 3.450 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.259 ns) + CELL(0.206 ns) = 3.450 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 4.050 ns inst14 3 COMB LCCOMB_X33_Y8_N16 1 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 5.168 ns inst14~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 5.168 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.725 ns jicunqi:R1\|inst10 5 REG LCFF_X18_Y13_N1 2 " "Info: 5: + IC(0.891 ns) + CELL(0.666 ns) = 6.725 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 30.68 % ) " "Info: Total cell delay = 2.063 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.662 ns ( 69.32 % ) " "Info: Total interconnect delay = 4.662 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 2.259ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 source 7.477 ns - Longest register " "Info: - Longest clock path from clock \"77\" to source register is 7.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns 77 1 CLK PIN_152 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.206 ns) 3.450 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.259 ns) + CELL(0.206 ns) = 3.450 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.616 ns) 4.474 ns inst15 3 COMB LCCOMB_X33_Y8_N4 1 " "Info: 3: + IC(0.408 ns) + CELL(0.616 ns) = 4.474 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst17 inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 5.928 ns inst15~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 5.928 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.477 ns jicunqi:R0\|inst14 5 REG LCFF_X18_Y12_N3 1 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.477 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 33.07 % ) " "Info: Total cell delay = 2.473 ns ( 33.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.004 ns ( 66.93 % ) " "Info: Total interconnect delay = 5.004 ns ( 66.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { 77 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { 77 {} 77~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 2.259ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 2.259ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { 77 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { 77 {} 77~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 2.259ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 2.259ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { 77 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { 77 {} 77~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 2.259ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LIAN131 register jicunqi:R0\|inst14 register jicunqi:R1\|inst10 106.96 MHz 9.349 ns Internal " "Info: Clock \"LIAN131\" has Internal fmax of 106.96 MHz between source register \"jicunqi:R0\|inst14\" and destination register \"jicunqi:R1\|inst10\" (period= 9.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.333 ns + Longest register register " "Info: + Longest register to register delay is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst14 1 REG LCFF_X18_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns selector:A\|inst21 2 COMB LCCOMB_X18_Y12_N12 10 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 10; COMB Node = 'selector:A\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { jicunqi:R0|inst14 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.243 ns ALU2:inst\|test1:inst\|74181:inst23\|51~65 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.623 ns) 3.138 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(1.272 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.135 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.738 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 6 COMB LCCOMB_X17_Y11_N6 1 " "Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 4.738 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.324 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 7 COMB LCCOMB_X17_Y11_N8 1 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 5.324 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 6.620 ns ALU2:inst\|selector:inst24\|inst24~167 8 COMB LCCOMB_X19_Y11_N12 6 " "Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.225 ns jicunqi:R1\|inst10~feeder 9 COMB LCCOMB_X18_Y13_N0 1 " "Info: 9: + IC(1.399 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.333 ns jicunqi:R1\|inst10 10 REG LCFF_X18_Y13_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 8.333 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 31.09 % ) " "Info: Total cell delay = 2.591 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 68.91 % ) " "Info: Total interconnect delay = 5.742 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.752 ns - Smallest " "Info: - Smallest clock skew is -0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LIAN131 destination 6.027 ns + Shortest register " "Info: + Shortest clock path from clock \"LIAN131\" to destination register is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns LIAN131 1 CLK PIN_127 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 1; CLK Node = 'LIAN131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIAN131 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.370 ns) 2.752 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.407 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { LIAN131 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 3.352 ns inst14 3 COMB LCCOMB_X33_Y8_N16 1 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 3.352 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.470 ns inst14~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 4.470 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.027 ns jicunqi:R1\|inst10 5 REG LCFF_X18_Y13_N1 2 " "Info: 5: + IC(0.891 ns) + CELL(0.666 ns) = 6.027 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 36.78 % ) " "Info: Total cell delay = 2.217 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.810 ns ( 63.22 % ) " "Info: Total interconnect delay = 3.810 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.407ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.975ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LIAN131 source 6.779 ns - Longest register " "Info: - Longest clock path from clock \"LIAN131\" to source register is 6.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns LIAN131 1 CLK PIN_127 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 1; CLK Node = 'LIAN131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIAN131 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.370 ns) 2.752 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.407 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { LIAN131 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.616 ns) 3.776 ns inst15 3 COMB LCCOMB_X33_Y8_N4 1 " "Info: 3: + IC(0.408 ns) + CELL(0.616 ns) = 3.776 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst17 inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 5.230 ns inst15~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 5.230 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 6.779 ns jicunqi:R0\|inst14 5 REG LCFF_X18_Y12_N3 1 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 6.779 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.627 ns ( 38.75 % ) " "Info: Total cell delay = 2.627 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.152 ns ( 61.25 % ) " "Info: Total interconnect delay = 4.152 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { LIAN131 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.407ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.975ns 0.370ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.407ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.975ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { LIAN131 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.407ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.975ns 0.370ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.407ns 0.394ns 1.118ns 0.891ns } { 0.000ns 0.975ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { LIAN131 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.407ns 0.408ns 1.454ns 0.883ns } { 0.000ns 0.975ns 0.370ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DAN132 register jicunqi:R0\|inst14 register jicunqi:R1\|inst10 106.96 MHz 9.349 ns Internal " "Info: Clock \"DAN132\" has Internal fmax of 106.96 MHz between source register \"jicunqi:R0\|inst14\" and destination register \"jicunqi:R1\|inst10\" (period= 9.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.333 ns + Longest register register " "Info: + Longest register to register delay is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst14 1 REG LCFF_X18_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns selector:A\|inst21 2 COMB LCCOMB_X18_Y12_N12 10 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 10; COMB Node = 'selector:A\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { jicunqi:R0|inst14 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.243 ns ALU2:inst\|test1:inst\|74181:inst23\|51~65 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.623 ns) 3.138 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(1.272 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.135 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.738 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 6 COMB LCCOMB_X17_Y11_N6 1 " "Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 4.738 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.324 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 7 COMB LCCOMB_X17_Y11_N8 1 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 5.324 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 6.620 ns ALU2:inst\|selector:inst24\|inst24~167 8 COMB LCCOMB_X19_Y11_N12 6 " "Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.225 ns jicunqi:R1\|inst10~feeder 9 COMB LCCOMB_X18_Y13_N0 1 " "Info: 9: + IC(1.399 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.333 ns jicunqi:R1\|inst10 10 REG LCFF_X18_Y13_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 8.333 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 31.09 % ) " "Info: Total cell delay = 2.591 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 68.91 % ) " "Info: Total interconnect delay = 5.742 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.752 ns - Smallest " "Info: - Smallest clock skew is -0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 destination 7.405 ns + Shortest register " "Info: + Shortest clock path from clock \"DAN132\" to destination register is 7.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.970 ns) 3.075 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.955 ns) + CELL(0.970 ns) = 3.075 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.624 ns) 4.130 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.431 ns) + CELL(0.624 ns) = 4.130 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 4.730 ns inst14 4 COMB LCCOMB_X33_Y8_N16 1 " "Info: 4: + IC(0.394 ns) + CELL(0.206 ns) = 4.730 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 5.848 ns inst14~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.118 ns) + CELL(0.000 ns) = 5.848 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 7.405 ns jicunqi:R1\|inst10 6 REG LCFF_X18_Y13_N1 2 " "Info: 6: + IC(0.891 ns) + CELL(0.666 ns) = 7.405 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.616 ns ( 48.83 % ) " "Info: Total cell delay = 3.616 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 51.17 % ) " "Info: Total interconnect delay = 3.789 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.405 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.405 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 source 8.157 ns - Longest register " "Info: - Longest clock path from clock \"DAN132\" to source register is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.970 ns) 3.075 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.955 ns) + CELL(0.970 ns) = 3.075 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.624 ns) 4.130 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.431 ns) + CELL(0.624 ns) = 4.130 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.616 ns) 5.154 ns inst15 4 COMB LCCOMB_X33_Y8_N4 1 " "Info: 4: + IC(0.408 ns) + CELL(0.616 ns) = 5.154 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst17 inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 6.608 ns inst15~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.454 ns) + CELL(0.000 ns) = 6.608 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.157 ns jicunqi:R0\|inst14 6 REG LCFF_X18_Y12_N3 1 " "Info: 6: + IC(0.883 ns) + CELL(0.666 ns) = 8.157 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.026 ns ( 49.36 % ) " "Info: Total cell delay = 4.026 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 50.64 % ) " "Info: Total interconnect delay = 4.131 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { DAN132 inst1 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.405 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.405 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { DAN132 inst1 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.405 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.405 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { DAN132 inst1 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "G register jicunqi:R0\|inst14 register jicunqi:R1\|inst10 106.96 MHz 9.349 ns Internal " "Info: Clock \"G\" has Internal fmax of 106.96 MHz between source register \"jicunqi:R0\|inst14\" and destination register \"jicunqi:R1\|inst10\" (period= 9.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.333 ns + Longest register register " "Info: + Longest register to register delay is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst14 1 REG LCFF_X18_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns selector:A\|inst21 2 COMB LCCOMB_X18_Y12_N12 10 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 10; COMB Node = 'selector:A\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { jicunqi:R0|inst14 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.243 ns ALU2:inst\|test1:inst\|74181:inst23\|51~65 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.623 ns) 3.138 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(1.272 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.135 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.738 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 6 COMB LCCOMB_X17_Y11_N6 1 " "Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 4.738 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.324 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 7 COMB LCCOMB_X17_Y11_N8 1 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 5.324 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 6.620 ns ALU2:inst\|selector:inst24\|inst24~167 8 COMB LCCOMB_X19_Y11_N12 6 " "Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.225 ns jicunqi:R1\|inst10~feeder 9 COMB LCCOMB_X18_Y13_N0 1 " "Info: 9: + IC(1.399 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.333 ns jicunqi:R1\|inst10 10 REG LCFF_X18_Y13_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 8.333 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 31.09 % ) " "Info: Total cell delay = 2.591 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 68.91 % ) " "Info: Total interconnect delay = 5.742 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.752 ns - Smallest " "Info: - Smallest clock skew is -0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 6.462 ns + Shortest register " "Info: + Shortest clock path from clock \"G\" to destination register is 6.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns G 1 CLK PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.651 ns) 3.187 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.386 ns) + CELL(0.651 ns) = 3.187 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { G inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 3.787 ns inst14 3 COMB LCCOMB_X33_Y8_N16 1 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 3.787 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.905 ns inst14~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 4.905 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.462 ns jicunqi:R1\|inst10 5 REG LCFF_X18_Y13_N1 2 " "Info: 5: + IC(0.891 ns) + CELL(0.666 ns) = 6.462 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.673 ns ( 41.36 % ) " "Info: Total cell delay = 2.673 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 58.64 % ) " "Info: Total interconnect delay = 3.789 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.386ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G source 7.214 ns - Longest register " "Info: - Longest clock path from clock \"G\" to source register is 7.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns G 1 CLK PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.651 ns) 3.187 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.386 ns) + CELL(0.651 ns) = 3.187 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { G inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.616 ns) 4.211 ns inst15 3 COMB LCCOMB_X33_Y8_N4 1 " "Info: 3: + IC(0.408 ns) + CELL(0.616 ns) = 4.211 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst17 inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 5.665 ns inst15~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 5.665 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.214 ns jicunqi:R0\|inst14 5 REG LCFF_X18_Y12_N3 1 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.214 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.083 ns ( 42.74 % ) " "Info: Total cell delay = 3.083 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 57.26 % ) " "Info: Total interconnect delay = 4.131 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { G inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { G {} G~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.386ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.651ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.386ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { G inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { G {} G~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.386ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.651ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.386ns 0.394ns 1.118ns 0.891ns } { 0.000ns 1.150ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { G inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { G {} G~combout {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 1.386ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.651ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR9 register jicunqi:R1\|inst15 register REGrs:PC\|inst 107.35 MHz 9.315 ns Internal " "Info: Clock \"UIR9\" has Internal fmax of 107.35 MHz between source register \"jicunqi:R1\|inst15\" and destination register \"REGrs:PC\|inst\" (period= 9.315 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.093 ns + Longest register register " "Info: + Longest register to register delay is 9.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst15 1 REG LCFF_X17_Y11_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 0.976 ns selector:B\|inst22 2 COMB LCCOMB_X17_Y11_N28 27 " "Info: 2: + IC(0.770 ns) + CELL(0.206 ns) = 0.976 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 27; COMB Node = 'selector:B\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { jicunqi:R1|inst15 selector:B|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 2.936 ns ALU2:inst\|test1:inst\|74181:inst23\|48~217 3 COMB LCCOMB_X18_Y13_N12 3 " "Info: 3: + IC(1.590 ns) + CELL(0.370 ns) = 2.936 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|48~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.370 ns) 4.656 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X17_Y11_N12 4 " "Info: 4: + IC(1.350 ns) + CELL(0.370 ns) = 4.656 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 5.259 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 5 COMB LCCOMB_X17_Y11_N6 1 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 5.259 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.845 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 6 COMB LCCOMB_X17_Y11_N8 1 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 5.845 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 7.141 ns ALU2:inst\|selector:inst24\|inst24~167 7 COMB LCCOMB_X19_Y11_N12 6 " "Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 7.141 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.460 ns) 9.093 ns REGrs:PC\|inst 8 REG LCFF_X18_Y13_N29 1 " "Info: 8: + IC(1.492 ns) + CELL(0.460 ns) = 9.093 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'REGrs:PC\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 22.26 % ) " "Info: Total cell delay = 2.024 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.069 ns ( 77.74 % ) " "Info: Total interconnect delay = 7.069 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.093 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.093 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} REGrs:PC|inst {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.492ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.042 ns - Smallest " "Info: - Smallest clock skew is 0.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 6.102 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR9\" to destination register is 6.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.202 ns) 3.138 ns inst12 2 COMB LCCOMB_X33_Y8_N2 1 " "Info: 2: + IC(1.942 ns) + CELL(0.202 ns) = 3.138 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { UIR9 inst12 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.000 ns) 4.545 ns inst12~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.407 ns) + CELL(0.000 ns) = 4.545 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.102 ns REGrs:PC\|inst 4 REG LCFF_X18_Y13_N29 1 " "Info: 4: + IC(0.891 ns) + CELL(0.666 ns) = 6.102 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'REGrs:PC\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 30.51 % ) " "Info: Total cell delay = 1.862 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 69.49 % ) " "Info: Total interconnect delay = 4.240 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { UIR9 inst12 inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { UIR9 {} UIR9~combout {} inst12 {} inst12~clkctrl {} REGrs:PC|inst {} } { 0.000ns 0.000ns 1.942ns 1.407ns 0.891ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 source 6.060 ns - Longest register " "Info: - Longest clock path from clock \"UIR9\" to source register is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.499 ns) 3.378 ns inst14 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(1.885 ns) + CELL(0.499 ns) = 3.378 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { UIR9 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.496 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.496 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 6.060 ns jicunqi:R1\|inst15 4 REG LCFF_X17_Y11_N25 2 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 6.060 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 35.63 % ) " "Info: Total cell delay = 2.159 ns ( 35.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 64.37 % ) " "Info: Total interconnect delay = 3.901 ns ( 64.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.885ns 1.118ns 0.898ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { UIR9 inst12 inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { UIR9 {} UIR9~combout {} inst12 {} inst12~clkctrl {} REGrs:PC|inst {} } { 0.000ns 0.000ns 1.942ns 1.407ns 0.891ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.885ns 1.118ns 0.898ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.093 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.093 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} REGrs:PC|inst {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.492ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { UIR9 inst12 inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { UIR9 {} UIR9~combout {} inst12 {} inst12~clkctrl {} REGrs:PC|inst {} } { 0.000ns 0.000ns 1.942ns 1.407ns 0.891ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.885ns 1.118ns 0.898ns } { 0.000ns 0.994ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR11 register jicunqi:R1\|inst15 register jicunqi:R1\|inst10 109.59 MHz 9.125 ns Internal " "Info: Clock \"UIR11\" has Internal fmax of 109.59 MHz between source register \"jicunqi:R1\|inst15\" and destination register \"jicunqi:R1\|inst10\" (period= 9.125 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.854 ns + Longest register register " "Info: + Longest register to register delay is 8.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst15 1 REG LCFF_X17_Y11_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 0.976 ns selector:B\|inst22 2 COMB LCCOMB_X17_Y11_N28 27 " "Info: 2: + IC(0.770 ns) + CELL(0.206 ns) = 0.976 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 27; COMB Node = 'selector:B\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { jicunqi:R1|inst15 selector:B|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 2.936 ns ALU2:inst\|test1:inst\|74181:inst23\|48~217 3 COMB LCCOMB_X18_Y13_N12 3 " "Info: 3: + IC(1.590 ns) + CELL(0.370 ns) = 2.936 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|48~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.370 ns) 4.656 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X17_Y11_N12 4 " "Info: 4: + IC(1.350 ns) + CELL(0.370 ns) = 4.656 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 5.259 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 5 COMB LCCOMB_X17_Y11_N6 1 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 5.259 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.845 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 6 COMB LCCOMB_X17_Y11_N8 1 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 5.845 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 7.141 ns ALU2:inst\|selector:inst24\|inst24~167 7 COMB LCCOMB_X19_Y11_N12 6 " "Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 7.141 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.746 ns jicunqi:R1\|inst10~feeder 8 COMB LCCOMB_X18_Y13_N0 1 " "Info: 8: + IC(1.399 ns) + CELL(0.206 ns) = 8.746 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.854 ns jicunqi:R1\|inst10 9 REG LCFF_X18_Y13_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.854 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 21.21 % ) " "Info: Total cell delay = 1.878 ns ( 21.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 78.79 % ) " "Info: Total interconnect delay = 6.976 ns ( 78.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 destination 5.968 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR11\" to destination register is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns UIR11 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.370 ns) 3.293 ns inst14 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(1.919 ns) + CELL(0.370 ns) = 3.293 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { UIR11 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.411 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.411 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 5.968 ns jicunqi:R1\|inst10 4 REG LCFF_X18_Y13_N1 2 " "Info: 4: + IC(0.891 ns) + CELL(0.666 ns) = 5.968 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 34.18 % ) " "Info: Total cell delay = 2.040 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.928 ns ( 65.82 % ) " "Info: Total interconnect delay = 3.928 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.891ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 source 5.975 ns - Longest register " "Info: - Longest clock path from clock \"UIR11\" to source register is 5.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns UIR11 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.370 ns) 3.293 ns inst14 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(1.919 ns) + CELL(0.370 ns) = 3.293 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { UIR11 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.411 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.411 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 5.975 ns jicunqi:R1\|inst15 4 REG LCFF_X17_Y11_N25 2 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 5.975 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 34.14 % ) " "Info: Total cell delay = 2.040 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 65.86 % ) " "Info: Total interconnect delay = 3.935 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.975 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.898ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.891ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.975 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.898ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.891ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.975 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.919ns 1.118ns 0.898ns } { 0.000ns 1.004ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR10 register jicunqi:R1\|inst15 register jicunqi:R1\|inst10 109.59 MHz 9.125 ns Internal " "Info: Clock \"UIR10\" has Internal fmax of 109.59 MHz between source register \"jicunqi:R1\|inst15\" and destination register \"jicunqi:R1\|inst10\" (period= 9.125 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.854 ns + Longest register register " "Info: + Longest register to register delay is 8.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst15 1 REG LCFF_X17_Y11_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 0.976 ns selector:B\|inst22 2 COMB LCCOMB_X17_Y11_N28 27 " "Info: 2: + IC(0.770 ns) + CELL(0.206 ns) = 0.976 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 27; COMB Node = 'selector:B\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { jicunqi:R1|inst15 selector:B|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 2.936 ns ALU2:inst\|test1:inst\|74181:inst23\|48~217 3 COMB LCCOMB_X18_Y13_N12 3 " "Info: 3: + IC(1.590 ns) + CELL(0.370 ns) = 2.936 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|48~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.370 ns) 4.656 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X17_Y11_N12 4 " "Info: 4: + IC(1.350 ns) + CELL(0.370 ns) = 4.656 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 5.259 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 5 COMB LCCOMB_X17_Y11_N6 1 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 5.259 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.845 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 6 COMB LCCOMB_X17_Y11_N8 1 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 5.845 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 7.141 ns ALU2:inst\|selector:inst24\|inst24~167 7 COMB LCCOMB_X19_Y11_N12 6 " "Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 7.141 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 8.746 ns jicunqi:R1\|inst10~feeder 8 COMB LCCOMB_X18_Y13_N0 1 " "Info: 8: + IC(1.399 ns) + CELL(0.206 ns) = 8.746 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'jicunqi:R1\|inst10~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.854 ns jicunqi:R1\|inst10 9 REG LCFF_X18_Y13_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.854 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 21.21 % ) " "Info: Total cell delay = 1.878 ns ( 21.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 78.79 % ) " "Info: Total interconnect delay = 6.976 ns ( 78.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 destination 6.096 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR10\" to destination register is 6.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.571 ns) 3.421 ns inst14 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(1.836 ns) + CELL(0.571 ns) = 3.421 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { UIR10 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.539 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.539 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.096 ns jicunqi:R1\|inst10 4 REG LCFF_X18_Y13_N1 2 " "Info: 4: + IC(0.891 ns) + CELL(0.666 ns) = 6.096 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 2; REG Node = 'jicunqi:R1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 36.93 % ) " "Info: Total cell delay = 2.251 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 63.07 % ) " "Info: Total interconnect delay = 3.845 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.891ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 source 6.103 ns - Longest register " "Info: - Longest clock path from clock \"UIR10\" to source register is 6.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.571 ns) 3.421 ns inst14 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(1.836 ns) + CELL(0.571 ns) = 3.421 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { UIR10 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.539 ns inst14~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.539 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 6.103 ns jicunqi:R1\|inst15 4 REG LCFF_X17_Y11_N25 2 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 6.103 ns; Loc. = LCFF_X17_Y11_N25; Fanout = 2; REG Node = 'jicunqi:R1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 36.88 % ) " "Info: Total cell delay = 2.251 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.852 ns ( 63.12 % ) " "Info: Total interconnect delay = 3.852 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.103 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.898ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.891ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.103 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.898ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 384 552 616 464 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 0 544 608 80 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { jicunqi:R1|inst15 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 jicunqi:R1|inst10~feeder jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { jicunqi:R1|inst15 {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} jicunqi:R1|inst10~feeder {} jicunqi:R1|inst10 {} } { 0.000ns 0.770ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.399ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst10 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.891ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.103 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst15 {} } { 0.000ns 0.000ns 1.836ns 1.118ns 0.898ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "REGrs:PC\|inst UIR12 UIR9 11.384 ns register " "Info: tsu for register \"REGrs:PC\|inst\" (data pin = \"UIR12\", clock pin = \"UIR9\") is 11.384 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.526 ns + Longest pin register " "Info: + Longest pin to register delay is 17.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR12 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'UIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR12 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 560 -752 -584 576 "UIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.779 ns) + CELL(0.615 ns) 9.409 ns selector:B\|inst22 2 COMB LCCOMB_X17_Y11_N28 27 " "Info: 2: + IC(7.779 ns) + CELL(0.615 ns) = 9.409 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 27; COMB Node = 'selector:B\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.394 ns" { UIR12 selector:B|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 11.369 ns ALU2:inst\|test1:inst\|74181:inst23\|48~217 3 COMB LCCOMB_X18_Y13_N12 3 " "Info: 3: + IC(1.590 ns) + CELL(0.370 ns) = 11.369 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|48~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.370 ns) 13.089 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X17_Y11_N12 4 " "Info: 4: + IC(1.350 ns) + CELL(0.370 ns) = 13.089 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 13.692 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 5 COMB LCCOMB_X17_Y11_N6 1 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 13.692 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 14.278 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 6 COMB LCCOMB_X17_Y11_N8 1 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 14.278 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 15.574 ns ALU2:inst\|selector:inst24\|inst24~167 7 COMB LCCOMB_X19_Y11_N12 6 " "Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 15.574 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.460 ns) 17.526 ns REGrs:PC\|inst 8 REG LCFF_X18_Y13_N29 1 " "Info: 8: + IC(1.492 ns) + CELL(0.460 ns) = 17.526 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'REGrs:PC\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.448 ns ( 19.67 % ) " "Info: Total cell delay = 3.448 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.078 ns ( 80.33 % ) " "Info: Total interconnect delay = 14.078 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.526 ns" { UIR12 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.526 ns" { UIR12 {} UIR12~combout {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} REGrs:PC|inst {} } { 0.000ns 0.000ns 7.779ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.492ns } { 0.000ns 1.015ns 0.615ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 6.102 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR9\" to destination register is 6.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.202 ns) 3.138 ns inst12 2 COMB LCCOMB_X33_Y8_N2 1 " "Info: 2: + IC(1.942 ns) + CELL(0.202 ns) = 3.138 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { UIR9 inst12 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.000 ns) 4.545 ns inst12~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.407 ns) + CELL(0.000 ns) = 4.545 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 6.102 ns REGrs:PC\|inst 4 REG LCFF_X18_Y13_N29 1 " "Info: 4: + IC(0.891 ns) + CELL(0.666 ns) = 6.102 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'REGrs:PC\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 8 480 544 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 30.51 % ) " "Info: Total cell delay = 1.862 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 69.49 % ) " "Info: Total interconnect delay = 4.240 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { UIR9 inst12 inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { UIR9 {} UIR9~combout {} inst12 {} inst12~clkctrl {} REGrs:PC|inst {} } { 0.000ns 0.000ns 1.942ns 1.407ns 0.891ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.526 ns" { UIR12 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.526 ns" { UIR12 {} UIR12~combout {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} REGrs:PC|inst {} } { 0.000ns 0.000ns 7.779ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 1.492ns } { 0.000ns 1.015ns 0.615ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { UIR9 inst12 inst12~clkctrl REGrs:PC|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { UIR9 {} UIR9~combout {} inst12 {} inst12~clkctrl {} REGrs:PC|inst {} } { 0.000ns 0.000ns 1.942ns 1.407ns 0.891ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "DAN132 RAM-d7 jicunqi:R0\|inst14 21.739 ns register " "Info: tco from clock \"DAN132\" to destination pin \"RAM-d7\" through register \"jicunqi:R0\|inst14\" is 21.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 source 8.157 ns + Longest register " "Info: + Longest clock path from clock \"DAN132\" to source register is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.970 ns) 3.075 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.955 ns) + CELL(0.970 ns) = 3.075 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.624 ns) 4.130 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.431 ns) + CELL(0.624 ns) = 4.130 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.616 ns) 5.154 ns inst15 4 COMB LCCOMB_X33_Y8_N4 1 " "Info: 4: + IC(0.408 ns) + CELL(0.616 ns) = 5.154 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst17 inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 6.608 ns inst15~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.454 ns) + CELL(0.000 ns) = 6.608 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.157 ns jicunqi:R0\|inst14 6 REG LCFF_X18_Y12_N3 1 " "Info: 6: + IC(0.883 ns) + CELL(0.666 ns) = 8.157 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.026 ns ( 49.36 % ) " "Info: Total cell delay = 4.026 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 50.64 % ) " "Info: Total interconnect delay = 4.131 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { DAN132 inst1 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.278 ns + Longest register pin " "Info: + Longest register to pin delay is 13.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst14 1 REG LCFF_X18_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 1; REG Node = 'jicunqi:R0\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst14 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 336 792 856 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns selector:A\|inst21 2 COMB LCCOMB_X18_Y12_N12 10 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 10; COMB Node = 'selector:A\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { jicunqi:R0|inst14 selector:A|inst21 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 104 568 632 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.243 ns ALU2:inst\|test1:inst\|74181:inst23\|51~65 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.623 ns) 3.138 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(1.272 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.135 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.738 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 6 COMB LCCOMB_X17_Y11_N6 1 " "Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 4.738 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.324 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 7 COMB LCCOMB_X17_Y11_N8 1 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 5.324 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 6.620 ns ALU2:inst\|selector:inst24\|inst24~167 8 COMB LCCOMB_X19_Y11_N12 6 " "Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.372 ns) + CELL(3.286 ns) 13.278 ns RAM-d7 9 PIN PIN_201 0 " "Info: 9: + IC(3.372 ns) + CELL(3.286 ns) = 13.278 ns; Loc. = PIN_201; Fanout = 0; PIN Node = 'RAM-d7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { ALU2:inst|selector:inst24|inst24~167 RAM-d7 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -88 -480 -304 -72 "RAM-d7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.563 ns ( 41.90 % ) " "Info: Total cell delay = 5.563 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.715 ns ( 58.10 % ) " "Info: Total interconnect delay = 7.715 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.278 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 RAM-d7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.278 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} RAM-d7 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 3.372ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { DAN132 inst1 inst17 inst15 inst15~clkctrl jicunqi:R0|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst15 {} inst15~clkctrl {} jicunqi:R0|inst14 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 0.408ns 1.454ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.616ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.278 ns" { jicunqi:R0|inst14 selector:A|inst21 ALU2:inst|test1:inst|74181:inst23|51~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 RAM-d7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.278 ns" { jicunqi:R0|inst14 {} selector:A|inst21 {} ALU2:inst|test1:inst|74181:inst23|51~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} RAM-d7 {} } { 0.000ns 0.441ns 0.390ns 1.272ns 0.373ns 0.397ns 0.380ns 1.090ns 3.372ns } { 0.000ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "UIR12 RAM-d7 22.232 ns Longest " "Info: Longest tpd from source pin \"UIR12\" to destination pin \"RAM-d7\" is 22.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR12 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'UIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR12 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 560 -752 -584 576 "UIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.779 ns) + CELL(0.615 ns) 9.409 ns selector:B\|inst22 2 COMB LCCOMB_X17_Y11_N28 27 " "Info: 2: + IC(7.779 ns) + CELL(0.615 ns) = 9.409 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 27; COMB Node = 'selector:B\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.394 ns" { UIR12 selector:B|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 11.369 ns ALU2:inst\|test1:inst\|74181:inst23\|48~217 3 COMB LCCOMB_X18_Y13_N12 3 " "Info: 3: + IC(1.590 ns) + CELL(0.370 ns) = 11.369 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|48~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.370 ns) 13.089 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 4 COMB LCCOMB_X17_Y11_N12 4 " "Info: 4: + IC(1.350 ns) + CELL(0.370 ns) = 13.089 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 13.692 ns ALU2:inst\|test1:inst\|74181:inst\|74~60 5 COMB LCCOMB_X17_Y11_N6 1 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 13.692 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 14.278 ns ALU2:inst\|test1:inst\|74181:inst\|74~61 6 COMB LCCOMB_X17_Y11_N8 1 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 14.278 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|74~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 15.574 ns ALU2:inst\|selector:inst24\|inst24~167 7 COMB LCCOMB_X19_Y11_N12 6 " "Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 15.574 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst24~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -160 568 632 -112 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.372 ns) + CELL(3.286 ns) 22.232 ns RAM-d7 8 PIN PIN_201 0 " "Info: 8: + IC(3.372 ns) + CELL(3.286 ns) = 22.232 ns; Loc. = PIN_201; Fanout = 0; PIN Node = 'RAM-d7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { ALU2:inst|selector:inst24|inst24~167 RAM-d7 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -88 -480 -304 -72 "RAM-d7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.274 ns ( 28.22 % ) " "Info: Total cell delay = 6.274 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.958 ns ( 71.78 % ) " "Info: Total interconnect delay = 15.958 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.232 ns" { UIR12 selector:B|inst22 ALU2:inst|test1:inst|74181:inst23|48~217 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|74~60 ALU2:inst|test1:inst|74181:inst|74~61 ALU2:inst|selector:inst24|inst24~167 RAM-d7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.232 ns" { UIR12 {} UIR12~combout {} selector:B|inst22 {} ALU2:inst|test1:inst|74181:inst23|48~217 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|74~60 {} ALU2:inst|test1:inst|74181:inst|74~61 {} ALU2:inst|selector:inst24|inst24~167 {} RAM-d7 {} } { 0.000ns 0.000ns 7.779ns 1.590ns 1.350ns 0.397ns 0.380ns 1.090ns 3.372ns } { 0.000ns 1.015ns 0.615ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "upc:inst5\|74161:inst9\|f74161:sub\|9 UIR8 DAN132 1.503 ns register " "Info: th for register \"upc:inst5\|74161:inst9\|f74161:sub\|9\" (data pin = \"UIR8\", clock pin = \"DAN132\") is 1.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 destination 9.129 ns + Longest register " "Info: + Longest clock path from clock \"DAN132\" to destination register is 9.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.970 ns) 3.075 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.955 ns) + CELL(0.970 ns) = 3.075 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.624 ns) 4.130 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.431 ns) + CELL(0.624 ns) = 4.130 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.433 ns) + CELL(0.000 ns) 7.563 ns inst17~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(3.433 ns) + CELL(0.000 ns) = 7.563 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.129 ns upc:inst5\|74161:inst9\|f74161:sub\|9 5 REG LCFF_X33_Y8_N25 7 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 9.129 ns; Loc. = LCFF_X33_Y8_N25; Fanout = 7; REG Node = 'upc:inst5\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.410 ns ( 37.35 % ) " "Info: Total cell delay = 3.410 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.719 ns ( 62.65 % ) " "Info: Total interconnect delay = 5.719 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { DAN132 inst1 inst17 inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.129 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst17~clkctrl {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 3.433ns 0.900ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.932 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR8 1 PIN PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'UIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR8 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1040 456 624 1056 "UIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.194 ns) + CELL(0.646 ns) 7.824 ns upc:inst5\|74161:inst9\|f74161:sub\|75~50 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(6.194 ns) + CELL(0.646 ns) = 7.824 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'upc:inst5\|74161:inst9\|f74161:sub\|75~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.840 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.932 ns upc:inst5\|74161:inst9\|f74161:sub\|9 3 REG LCFF_X33_Y8_N25 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.932 ns; Loc. = LCFF_X33_Y8_N25; Fanout = 7; REG Node = 'upc:inst5\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.738 ns ( 21.91 % ) " "Info: Total cell delay = 1.738 ns ( 21.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.194 ns ( 78.09 % ) " "Info: Total interconnect delay = 6.194 ns ( 78.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.932 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.932 ns" { UIR8 {} UIR8~combout {} upc:inst5|74161:inst9|f74161:sub|75~50 {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 6.194ns 0.000ns } { 0.000ns 0.984ns 0.646ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { DAN132 inst1 inst17 inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.129 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst17~clkctrl {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 0.955ns 0.431ns 3.433ns 0.900ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.932 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.932 ns" { UIR8 {} UIR8~combout {} upc:inst5|74161:inst9|f74161:sub|75~50 {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 6.194ns 0.000ns } { 0.000ns 0.984ns 0.646ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:51:02 2016 " "Info: Processing ended: Fri Oct 14 17:51:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
