

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_90_2'
================================================================
* Date:           Thu May 22 16:58:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       30|       30|  0.300 us|  0.300 us|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_2  |       28|       28|         2|          1|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln90_1_fu_85_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln90_fu_95_p2    |         +|   0|  0|  13|          10|          10|
    |icmp_ln90_fu_79_p2   |      icmp|   0|  0|  13|           5|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          21|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    5|         10|
    |j_fu_34                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_2_reg_122              |  5|   0|    5|          0|
    |j_fu_34                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_90_2|  return value|
|empty             |   in|   10|     ap_none|                           empty|        scalar|
|input_r_address0  |  out|   10|   ap_memory|                         input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                         input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|                         input_r|         array|
|vec_i_address0    |  out|    8|   ap_memory|                           vec_i|         array|
|vec_i_ce0         |  out|    1|   ap_memory|                           vec_i|         array|
|vec_i_we0         |  out|    1|   ap_memory|                           vec_i|         array|
|vec_i_d0          |  out|   32|   ap_memory|                           vec_i|         array|
+------------------+-----+-----+------------+--------------------------------+--------------+

