#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55dbcb8adb70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dbcb8add00 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x55dbcb8e4e40_0 .var "clk", 0 0;
v0x55dbcb8e4f90_0 .net "cycle", 31 0, L_0x55dbcb8c2900;  1 drivers
v0x55dbcb8e5050_0 .net "instr", 31 0, L_0x55dbcb8e5700;  1 drivers
v0x55dbcb8e5180_0 .net "pc", 31 0, L_0x55dbcb89feb0;  1 drivers
v0x55dbcb8e5220_0 .var "reset", 0 0;
S_0x55dbcb8bd310 .scope module, "uut" "top" 3 6, 4 1 0, S_0x55dbcb8add00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "cycle";
L_0x55dbcb8c2900 .functor BUFZ 32, v0x55dbcb8e4b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbcb8e4910_0 .net "clk", 0 0, v0x55dbcb8e4e40_0;  1 drivers
v0x55dbcb8e49d0_0 .net "cycle", 31 0, L_0x55dbcb8c2900;  alias, 1 drivers
v0x55dbcb8e4ab0_0 .net "instr", 31 0, L_0x55dbcb8e5700;  alias, 1 drivers
v0x55dbcb8e4b50_0 .var "internal_cycle", 31 0;
v0x55dbcb8e4c30_0 .net "pc", 31 0, L_0x55dbcb89feb0;  alias, 1 drivers
v0x55dbcb8e4d40_0 .net "reset", 0 0, v0x55dbcb8e5220_0;  1 drivers
S_0x55dbcb8bd4a0 .scope module, "dp" "datapath" 4 21, 5 1 0, S_0x55dbcb8bd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
L_0x55dbcb89feb0 .functor BUFZ 32, v0x55dbcb8e4420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbcb8e3b40_0 .net "aluControl", 2 0, v0x55dbcb8aaca0_0;  1 drivers
v0x55dbcb8e3c20_0 .net "aluResult", 31 0, v0x55dbcb8e2890_0;  1 drivers
v0x55dbcb8e3d30_0 .net "aluSrc", 0 0, v0x55dbcb8c3ea0_0;  1 drivers
v0x55dbcb8e3dd0_0 .net "clk", 0 0, v0x55dbcb8e4e40_0;  alias, 1 drivers
v0x55dbcb8e3ec0_0 .net "imm", 31 0, v0x55dbcb8e18a0_0;  1 drivers
v0x55dbcb8e3fb0_0 .net "instr", 31 0, L_0x55dbcb8e5700;  alias, 1 drivers
v0x55dbcb8e40a0_0 .net "memOut", 31 0, L_0x55dbcb8e65d0;  1 drivers
v0x55dbcb8e4140_0 .net "memRead", 0 0, v0x55dbcb8c3200_0;  1 drivers
v0x55dbcb8e4230_0 .net "memWrite", 0 0, v0x55dbcb8c2aa0_0;  1 drivers
v0x55dbcb8e4360_0 .net "pc", 31 0, L_0x55dbcb89feb0;  alias, 1 drivers
v0x55dbcb8e4420_0 .var "pc_reg", 31 0;
v0x55dbcb8e44e0_0 .net "rd1", 31 0, L_0x55dbcb8e5a60;  1 drivers
v0x55dbcb8e45d0_0 .net "rd2", 31 0, L_0x55dbcb8e5d30;  1 drivers
v0x55dbcb8e46e0_0 .net "regWrite", 0 0, v0x55dbcb8e08e0_0;  1 drivers
v0x55dbcb8e47d0_0 .net "reset", 0 0, v0x55dbcb8e5220_0;  alias, 1 drivers
L_0x55dbcb8e57c0 .part L_0x55dbcb8e5700, 0, 7;
L_0x55dbcb8e5df0 .part L_0x55dbcb8e5700, 15, 5;
L_0x55dbcb8e5ee0 .part L_0x55dbcb8e5700, 20, 5;
L_0x55dbcb8e5fd0 .part L_0x55dbcb8e5700, 7, 5;
L_0x55dbcb8e60a0 .functor MUXZ 32, v0x55dbcb8e2890_0, L_0x55dbcb8e65d0, v0x55dbcb8c3200_0, C4<>;
L_0x55dbcb8e6190 .functor MUXZ 32, L_0x55dbcb8e5d30, v0x55dbcb8e18a0_0, v0x55dbcb8c3ea0_0, C4<>;
S_0x55dbcb8a7f70 .scope module, "cu" "control_unit" 5 16, 6 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "aluSrc";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 3 "aluControl";
v0x55dbcb8aaca0_0 .var "aluControl", 2 0;
v0x55dbcb8c3ea0_0 .var "aluSrc", 0 0;
v0x55dbcb8c3200_0 .var "memRead", 0 0;
v0x55dbcb8c2aa0_0 .var "memWrite", 0 0;
v0x55dbcb89ffd0_0 .net "opcode", 6 0, L_0x55dbcb8e57c0;  1 drivers
v0x55dbcb8e08e0_0 .var "regWrite", 0 0;
E_0x55dbcb8b2ef0 .event anyedge, v0x55dbcb89ffd0_0;
S_0x55dbcb8e0a60 .scope module, "dm" "data_mem" 5 20, 7 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_0x55dbcb8e65d0 .functor BUFZ 32, L_0x55dbcb8e62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbcb8e0d20_0 .net *"_ivl_0", 31 0, L_0x55dbcb8e62c0;  1 drivers
v0x55dbcb8e0e20_0 .net *"_ivl_2", 31 0, L_0x55dbcb8e6490;  1 drivers
v0x55dbcb8e0f00_0 .net *"_ivl_4", 29 0, L_0x55dbcb8e6360;  1 drivers
L_0x7fdf293340f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbcb8e0fc0_0 .net *"_ivl_6", 1 0, L_0x7fdf293340f0;  1 drivers
v0x55dbcb8e10a0_0 .net "addr", 31 0, v0x55dbcb8e2890_0;  alias, 1 drivers
v0x55dbcb8e11d0_0 .net "clk", 0 0, v0x55dbcb8e4e40_0;  alias, 1 drivers
v0x55dbcb8e1290 .array "dmem", 31 0, 31 0;
v0x55dbcb8e1350_0 .net "memRead", 0 0, v0x55dbcb8c3200_0;  alias, 1 drivers
v0x55dbcb8e13f0_0 .net "memWrite", 0 0, v0x55dbcb8c2aa0_0;  alias, 1 drivers
v0x55dbcb8e1490_0 .net "rd", 31 0, L_0x55dbcb8e65d0;  alias, 1 drivers
v0x55dbcb8e1530_0 .net "wd", 31 0, L_0x55dbcb8e5d30;  alias, 1 drivers
E_0x55dbcb8b33a0 .event posedge, v0x55dbcb8e11d0_0;
L_0x55dbcb8e62c0 .array/port v0x55dbcb8e1290, L_0x55dbcb8e6490;
L_0x55dbcb8e6360 .part v0x55dbcb8e2890_0, 2, 30;
L_0x55dbcb8e6490 .concat [ 30 2 0 0], L_0x55dbcb8e6360, L_0x7fdf293340f0;
S_0x55dbcb8e16d0 .scope module, "ig" "immediate_generator" 5 15, 8 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x55dbcb8e18a0_0 .var "imm", 31 0;
v0x55dbcb8e19a0_0 .net "instr", 31 0, L_0x55dbcb8e5700;  alias, 1 drivers
E_0x55dbcb88e4a0 .event anyedge, v0x55dbcb8e19a0_0;
S_0x55dbcb8e1ae0 .scope module, "im" "instruction_memory" 5 14, 9 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x55dbcb8e5700 .functor BUFZ 32, L_0x55dbcb8e5410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbcb8e1d00_0 .net *"_ivl_0", 31 0, L_0x55dbcb8e5410;  1 drivers
v0x55dbcb8e1e00_0 .net *"_ivl_2", 31 0, L_0x55dbcb8e5570;  1 drivers
v0x55dbcb8e1ee0_0 .net *"_ivl_4", 29 0, L_0x55dbcb8e54d0;  1 drivers
L_0x7fdf29334018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbcb8e1fa0_0 .net *"_ivl_6", 1 0, L_0x7fdf29334018;  1 drivers
v0x55dbcb8e2080_0 .net "addr", 31 0, v0x55dbcb8e4420_0;  1 drivers
v0x55dbcb8e21b0 .array "imem", 31 0, 31 0;
v0x55dbcb8e2270_0 .net "instr", 31 0, L_0x55dbcb8e5700;  alias, 1 drivers
L_0x55dbcb8e5410 .array/port v0x55dbcb8e21b0, L_0x55dbcb8e5570;
L_0x55dbcb8e54d0 .part v0x55dbcb8e4420_0, 2, 30;
L_0x55dbcb8e5570 .concat [ 30 2 0 0], L_0x55dbcb8e54d0, L_0x7fdf29334018;
S_0x55dbcb8e2370 .scope module, "myalu" "alu" 5 19, 10 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
v0x55dbcb8e2600_0 .net "a", 31 0, L_0x55dbcb8e5a60;  alias, 1 drivers
v0x55dbcb8e2700_0 .net "aluControl", 2 0, v0x55dbcb8aaca0_0;  alias, 1 drivers
v0x55dbcb8e27c0_0 .net "b", 31 0, L_0x55dbcb8e6190;  1 drivers
v0x55dbcb8e2890_0 .var "result", 31 0;
E_0x55dbcb8e25a0 .event anyedge, v0x55dbcb8aaca0_0, v0x55dbcb8e2600_0, v0x55dbcb8e27c0_0;
S_0x55dbcb8e2a10 .scope module, "rf" "regfile" 5 17, 11 1 0, S_0x55dbcb8bd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x55dbcb8e5a60 .functor BUFZ 32, L_0x55dbcb8e5860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dbcb8e5d30 .functor BUFZ 32, L_0x55dbcb8e5b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbcb8e2d10_0 .net *"_ivl_0", 31 0, L_0x55dbcb8e5860;  1 drivers
v0x55dbcb8e2e10_0 .net *"_ivl_10", 6 0, L_0x55dbcb8e5bc0;  1 drivers
L_0x7fdf293340a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbcb8e2ef0_0 .net *"_ivl_13", 1 0, L_0x7fdf293340a8;  1 drivers
v0x55dbcb8e2fb0_0 .net *"_ivl_2", 6 0, L_0x55dbcb8e5920;  1 drivers
L_0x7fdf29334060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbcb8e3090_0 .net *"_ivl_5", 1 0, L_0x7fdf29334060;  1 drivers
v0x55dbcb8e31c0_0 .net *"_ivl_8", 31 0, L_0x55dbcb8e5b20;  1 drivers
v0x55dbcb8e32a0_0 .net "clk", 0 0, v0x55dbcb8e4e40_0;  alias, 1 drivers
v0x55dbcb8e3340_0 .net "rd", 4 0, L_0x55dbcb8e5fd0;  1 drivers
v0x55dbcb8e3400_0 .net "rd1", 31 0, L_0x55dbcb8e5a60;  alias, 1 drivers
v0x55dbcb8e3580_0 .net "rd2", 31 0, L_0x55dbcb8e5d30;  alias, 1 drivers
v0x55dbcb8e3650 .array "regs", 31 0, 31 0;
v0x55dbcb8e36f0_0 .net "rs1", 4 0, L_0x55dbcb8e5df0;  1 drivers
v0x55dbcb8e37d0_0 .net "rs2", 4 0, L_0x55dbcb8e5ee0;  1 drivers
v0x55dbcb8e38b0_0 .net "wd", 31 0, L_0x55dbcb8e60a0;  1 drivers
v0x55dbcb8e3990_0 .net "we", 0 0, v0x55dbcb8e08e0_0;  alias, 1 drivers
L_0x55dbcb8e5860 .array/port v0x55dbcb8e3650, L_0x55dbcb8e5920;
L_0x55dbcb8e5920 .concat [ 5 2 0 0], L_0x55dbcb8e5df0, L_0x7fdf29334060;
L_0x55dbcb8e5b20 .array/port v0x55dbcb8e3650, L_0x55dbcb8e5bc0;
L_0x55dbcb8e5bc0 .concat [ 5 2 0 0], L_0x55dbcb8e5ee0, L_0x7fdf293340a8;
    .scope S_0x55dbcb8e1ae0;
T_0 ;
    %vpi_call/w 9 8 "$readmemh", "testvectors/program.hex", v0x55dbcb8e21b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55dbcb8e16d0;
T_1 ;
    %wait E_0x55dbcb88e4a0;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbcb8e18a0_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dbcb8e18a0_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dbcb8e18a0_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbcb8e19a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dbcb8e18a0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55dbcb8a7f70;
T_2 ;
Ewait_0 .event/or E_0x55dbcb8b2ef0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8e08e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8c3ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8c3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8c2aa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbcb8aaca0_0, 0, 3;
    %load/vec4 v0x55dbcb89ffd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8e08e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbcb8aaca0_0, 0, 3;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8e08e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8c3ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbcb8aaca0_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8e08e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8c3ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8c3200_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbcb8aaca0_0, 0, 3;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8c3ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8c2aa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbcb8aaca0_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dbcb8e2a10;
T_3 ;
    %wait E_0x55dbcb8b33a0;
    %load/vec4 v0x55dbcb8e3990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55dbcb8e3340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55dbcb8e38b0_0;
    %load/vec4 v0x55dbcb8e3340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbcb8e3650, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dbcb8e2370;
T_4 ;
Ewait_1 .event/or E_0x55dbcb8e25a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55dbcb8e2700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55dbcb8e2600_0;
    %load/vec4 v0x55dbcb8e27c0_0;
    %add;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55dbcb8e2600_0;
    %load/vec4 v0x55dbcb8e27c0_0;
    %sub;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55dbcb8e2600_0;
    %load/vec4 v0x55dbcb8e27c0_0;
    %and;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55dbcb8e2600_0;
    %load/vec4 v0x55dbcb8e27c0_0;
    %or;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55dbcb8e2600_0;
    %load/vec4 v0x55dbcb8e27c0_0;
    %xor;
    %store/vec4 v0x55dbcb8e2890_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dbcb8e0a60;
T_5 ;
    %vpi_call/w 7 12 "$readmemh", "testvectors/data.hex", v0x55dbcb8e1290 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55dbcb8e0a60;
T_6 ;
    %wait E_0x55dbcb8b33a0;
    %load/vec4 v0x55dbcb8e13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55dbcb8e1530_0;
    %load/vec4 v0x55dbcb8e10a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbcb8e1290, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dbcb8bd4a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbcb8e4420_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x55dbcb8bd4a0;
T_8 ;
    %wait E_0x55dbcb8b33a0;
    %load/vec4 v0x55dbcb8e4420_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dbcb8e4420_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dbcb8bd310;
T_9 ;
    %wait E_0x55dbcb8b33a0;
    %load/vec4 v0x55dbcb8e4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbcb8e4b50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55dbcb8e4b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbcb8e4b50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55dbcb8add00;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x55dbcb8e4e40_0;
    %inv;
    %store/vec4 v0x55dbcb8e4e40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dbcb8add00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8e4e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbcb8e5220_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbcb8e5220_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55dbcb8b33a0;
    %vpi_call/w 3 29 "$display", "Cycle = %0d | PC = %0d | instr = %h", v0x55dbcb8e4f90_0, v0x55dbcb8e5180_0, v0x55dbcb8e5050_0 {0 0 0};
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 32 "$display", "Fim da simula\303\247\303\243o." {0 0 0};
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/testbench.sv";
    "src/top.sv";
    "src/core/datapath.sv";
    "src/core/control_unit.sv";
    "src/memory/data_mem.sv";
    "src/core/immediate_generator.sv";
    "src/memory/instruction_memory.sv";
    "src/core/alu.sv";
    "src/core/regfile.sv";
