
FFBController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a28  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  08005bbc  08005bbc  00015bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e30  08005e30  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005e30  08005e30  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e30  08005e30  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e30  08005e30  00015e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e34  08005e34  00015e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000003c4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003d0  200003d0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000115e2  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000259d  00000000  00000000  0003161e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  00033bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c30  00000000  00000000  000348f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000216a0  00000000  00000000  00035528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012b09  00000000  00000000  00056bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cac06  00000000  00000000  000696d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001342d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003724  00000000  00000000  00134328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08005ba4 	.word	0x08005ba4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08005ba4 	.word	0x08005ba4

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_dmul>:
 80001e4:	b570      	push	{r4, r5, r6, lr}
 80001e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001f2:	bf1d      	ittte	ne
 80001f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001f8:	ea94 0f0c 	teqne	r4, ip
 80001fc:	ea95 0f0c 	teqne	r5, ip
 8000200:	f000 f8de 	bleq	80003c0 <__aeabi_dmul+0x1dc>
 8000204:	442c      	add	r4, r5
 8000206:	ea81 0603 	eor.w	r6, r1, r3
 800020a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800020e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000212:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000216:	bf18      	it	ne
 8000218:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800021c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000224:	d038      	beq.n	8000298 <__aeabi_dmul+0xb4>
 8000226:	fba0 ce02 	umull	ip, lr, r0, r2
 800022a:	f04f 0500 	mov.w	r5, #0
 800022e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000232:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000236:	fbe0 e503 	umlal	lr, r5, r0, r3
 800023a:	f04f 0600 	mov.w	r6, #0
 800023e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000242:	f09c 0f00 	teq	ip, #0
 8000246:	bf18      	it	ne
 8000248:	f04e 0e01 	orrne.w	lr, lr, #1
 800024c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000250:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000254:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000258:	d204      	bcs.n	8000264 <__aeabi_dmul+0x80>
 800025a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800025e:	416d      	adcs	r5, r5
 8000260:	eb46 0606 	adc.w	r6, r6, r6
 8000264:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000268:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800026c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000270:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000274:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000278:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800027c:	bf88      	it	hi
 800027e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000282:	d81e      	bhi.n	80002c2 <__aeabi_dmul+0xde>
 8000284:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000288:	bf08      	it	eq
 800028a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800028e:	f150 0000 	adcs.w	r0, r0, #0
 8000292:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000296:	bd70      	pop	{r4, r5, r6, pc}
 8000298:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800029c:	ea46 0101 	orr.w	r1, r6, r1
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	ea81 0103 	eor.w	r1, r1, r3
 80002a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002ac:	bfc2      	ittt	gt
 80002ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002b6:	bd70      	popgt	{r4, r5, r6, pc}
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f04f 0e00 	mov.w	lr, #0
 80002c0:	3c01      	subs	r4, #1
 80002c2:	f300 80ab 	bgt.w	800041c <__aeabi_dmul+0x238>
 80002c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ca:	bfde      	ittt	le
 80002cc:	2000      	movle	r0, #0
 80002ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002d2:	bd70      	pople	{r4, r5, r6, pc}
 80002d4:	f1c4 0400 	rsb	r4, r4, #0
 80002d8:	3c20      	subs	r4, #32
 80002da:	da35      	bge.n	8000348 <__aeabi_dmul+0x164>
 80002dc:	340c      	adds	r4, #12
 80002de:	dc1b      	bgt.n	8000318 <__aeabi_dmul+0x134>
 80002e0:	f104 0414 	add.w	r4, r4, #20
 80002e4:	f1c4 0520 	rsb	r5, r4, #32
 80002e8:	fa00 f305 	lsl.w	r3, r0, r5
 80002ec:	fa20 f004 	lsr.w	r0, r0, r4
 80002f0:	fa01 f205 	lsl.w	r2, r1, r5
 80002f4:	ea40 0002 	orr.w	r0, r0, r2
 80002f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000300:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000304:	fa21 f604 	lsr.w	r6, r1, r4
 8000308:	eb42 0106 	adc.w	r1, r2, r6
 800030c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000310:	bf08      	it	eq
 8000312:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000316:	bd70      	pop	{r4, r5, r6, pc}
 8000318:	f1c4 040c 	rsb	r4, r4, #12
 800031c:	f1c4 0520 	rsb	r5, r4, #32
 8000320:	fa00 f304 	lsl.w	r3, r0, r4
 8000324:	fa20 f005 	lsr.w	r0, r0, r5
 8000328:	fa01 f204 	lsl.w	r2, r1, r4
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	f141 0100 	adc.w	r1, r1, #0
 800033c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000340:	bf08      	it	eq
 8000342:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000346:	bd70      	pop	{r4, r5, r6, pc}
 8000348:	f1c4 0520 	rsb	r5, r4, #32
 800034c:	fa00 f205 	lsl.w	r2, r0, r5
 8000350:	ea4e 0e02 	orr.w	lr, lr, r2
 8000354:	fa20 f304 	lsr.w	r3, r0, r4
 8000358:	fa01 f205 	lsl.w	r2, r1, r5
 800035c:	ea43 0302 	orr.w	r3, r3, r2
 8000360:	fa21 f004 	lsr.w	r0, r1, r4
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	fa21 f204 	lsr.w	r2, r1, r4
 800036c:	ea20 0002 	bic.w	r0, r0, r2
 8000370:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000374:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000378:	bf08      	it	eq
 800037a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037e:	bd70      	pop	{r4, r5, r6, pc}
 8000380:	f094 0f00 	teq	r4, #0
 8000384:	d10f      	bne.n	80003a6 <__aeabi_dmul+0x1c2>
 8000386:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800038a:	0040      	lsls	r0, r0, #1
 800038c:	eb41 0101 	adc.w	r1, r1, r1
 8000390:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000394:	bf08      	it	eq
 8000396:	3c01      	subeq	r4, #1
 8000398:	d0f7      	beq.n	800038a <__aeabi_dmul+0x1a6>
 800039a:	ea41 0106 	orr.w	r1, r1, r6
 800039e:	f095 0f00 	teq	r5, #0
 80003a2:	bf18      	it	ne
 80003a4:	4770      	bxne	lr
 80003a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003aa:	0052      	lsls	r2, r2, #1
 80003ac:	eb43 0303 	adc.w	r3, r3, r3
 80003b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b4:	bf08      	it	eq
 80003b6:	3d01      	subeq	r5, #1
 80003b8:	d0f7      	beq.n	80003aa <__aeabi_dmul+0x1c6>
 80003ba:	ea43 0306 	orr.w	r3, r3, r6
 80003be:	4770      	bx	lr
 80003c0:	ea94 0f0c 	teq	r4, ip
 80003c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003c8:	bf18      	it	ne
 80003ca:	ea95 0f0c 	teqne	r5, ip
 80003ce:	d00c      	beq.n	80003ea <__aeabi_dmul+0x206>
 80003d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d4:	bf18      	it	ne
 80003d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003da:	d1d1      	bne.n	8000380 <__aeabi_dmul+0x19c>
 80003dc:	ea81 0103 	eor.w	r1, r1, r3
 80003e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd70      	pop	{r4, r5, r6, pc}
 80003ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003ee:	bf06      	itte	eq
 80003f0:	4610      	moveq	r0, r2
 80003f2:	4619      	moveq	r1, r3
 80003f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f8:	d019      	beq.n	800042e <__aeabi_dmul+0x24a>
 80003fa:	ea94 0f0c 	teq	r4, ip
 80003fe:	d102      	bne.n	8000406 <__aeabi_dmul+0x222>
 8000400:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000404:	d113      	bne.n	800042e <__aeabi_dmul+0x24a>
 8000406:	ea95 0f0c 	teq	r5, ip
 800040a:	d105      	bne.n	8000418 <__aeabi_dmul+0x234>
 800040c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000410:	bf1c      	itt	ne
 8000412:	4610      	movne	r0, r2
 8000414:	4619      	movne	r1, r3
 8000416:	d10a      	bne.n	800042e <__aeabi_dmul+0x24a>
 8000418:	ea81 0103 	eor.w	r1, r1, r3
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000420:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000424:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000432:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000436:	bd70      	pop	{r4, r5, r6, pc}

08000438 <__aeabi_drsub>:
 8000438:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800043c:	e002      	b.n	8000444 <__adddf3>
 800043e:	bf00      	nop

08000440 <__aeabi_dsub>:
 8000440:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000444 <__adddf3>:
 8000444:	b530      	push	{r4, r5, lr}
 8000446:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800044a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	bf1f      	itttt	ne
 800045a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800045e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000462:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000466:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800046a:	f000 80e2 	beq.w	8000632 <__adddf3+0x1ee>
 800046e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000472:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000476:	bfb8      	it	lt
 8000478:	426d      	neglt	r5, r5
 800047a:	dd0c      	ble.n	8000496 <__adddf3+0x52>
 800047c:	442c      	add	r4, r5
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	ea82 0000 	eor.w	r0, r2, r0
 800048a:	ea83 0101 	eor.w	r1, r3, r1
 800048e:	ea80 0202 	eor.w	r2, r0, r2
 8000492:	ea81 0303 	eor.w	r3, r1, r3
 8000496:	2d36      	cmp	r5, #54	; 0x36
 8000498:	bf88      	it	hi
 800049a:	bd30      	pophi	{r4, r5, pc}
 800049c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004ac:	d002      	beq.n	80004b4 <__adddf3+0x70>
 80004ae:	4240      	negs	r0, r0
 80004b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c0:	d002      	beq.n	80004c8 <__adddf3+0x84>
 80004c2:	4252      	negs	r2, r2
 80004c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c8:	ea94 0f05 	teq	r4, r5
 80004cc:	f000 80a7 	beq.w	800061e <__adddf3+0x1da>
 80004d0:	f1a4 0401 	sub.w	r4, r4, #1
 80004d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004d8:	db0d      	blt.n	80004f6 <__adddf3+0xb2>
 80004da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004de:	fa22 f205 	lsr.w	r2, r2, r5
 80004e2:	1880      	adds	r0, r0, r2
 80004e4:	f141 0100 	adc.w	r1, r1, #0
 80004e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004ec:	1880      	adds	r0, r0, r2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	4159      	adcs	r1, r3
 80004f4:	e00e      	b.n	8000514 <__adddf3+0xd0>
 80004f6:	f1a5 0520 	sub.w	r5, r5, #32
 80004fa:	f10e 0e20 	add.w	lr, lr, #32
 80004fe:	2a01      	cmp	r2, #1
 8000500:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000504:	bf28      	it	cs
 8000506:	f04c 0c02 	orrcs.w	ip, ip, #2
 800050a:	fa43 f305 	asr.w	r3, r3, r5
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000514:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000518:	d507      	bpl.n	800052a <__adddf3+0xe6>
 800051a:	f04f 0e00 	mov.w	lr, #0
 800051e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000522:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000526:	eb6e 0101 	sbc.w	r1, lr, r1
 800052a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800052e:	d31b      	bcc.n	8000568 <__adddf3+0x124>
 8000530:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000534:	d30c      	bcc.n	8000550 <__adddf3+0x10c>
 8000536:	0849      	lsrs	r1, r1, #1
 8000538:	ea5f 0030 	movs.w	r0, r0, rrx
 800053c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000540:	f104 0401 	add.w	r4, r4, #1
 8000544:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000548:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800054c:	f080 809a 	bcs.w	8000684 <__adddf3+0x240>
 8000550:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000554:	bf08      	it	eq
 8000556:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800055a:	f150 0000 	adcs.w	r0, r0, #0
 800055e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000562:	ea41 0105 	orr.w	r1, r1, r5
 8000566:	bd30      	pop	{r4, r5, pc}
 8000568:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800056c:	4140      	adcs	r0, r0
 800056e:	eb41 0101 	adc.w	r1, r1, r1
 8000572:	3c01      	subs	r4, #1
 8000574:	bf28      	it	cs
 8000576:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800057a:	d2e9      	bcs.n	8000550 <__adddf3+0x10c>
 800057c:	f091 0f00 	teq	r1, #0
 8000580:	bf04      	itt	eq
 8000582:	4601      	moveq	r1, r0
 8000584:	2000      	moveq	r0, #0
 8000586:	fab1 f381 	clz	r3, r1
 800058a:	bf08      	it	eq
 800058c:	3320      	addeq	r3, #32
 800058e:	f1a3 030b 	sub.w	r3, r3, #11
 8000592:	f1b3 0220 	subs.w	r2, r3, #32
 8000596:	da0c      	bge.n	80005b2 <__adddf3+0x16e>
 8000598:	320c      	adds	r2, #12
 800059a:	dd08      	ble.n	80005ae <__adddf3+0x16a>
 800059c:	f102 0c14 	add.w	ip, r2, #20
 80005a0:	f1c2 020c 	rsb	r2, r2, #12
 80005a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005a8:	fa21 f102 	lsr.w	r1, r1, r2
 80005ac:	e00c      	b.n	80005c8 <__adddf3+0x184>
 80005ae:	f102 0214 	add.w	r2, r2, #20
 80005b2:	bfd8      	it	le
 80005b4:	f1c2 0c20 	rsble	ip, r2, #32
 80005b8:	fa01 f102 	lsl.w	r1, r1, r2
 80005bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c0:	bfdc      	itt	le
 80005c2:	ea41 010c 	orrle.w	r1, r1, ip
 80005c6:	4090      	lslle	r0, r2
 80005c8:	1ae4      	subs	r4, r4, r3
 80005ca:	bfa2      	ittt	ge
 80005cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d0:	4329      	orrge	r1, r5
 80005d2:	bd30      	popge	{r4, r5, pc}
 80005d4:	ea6f 0404 	mvn.w	r4, r4
 80005d8:	3c1f      	subs	r4, #31
 80005da:	da1c      	bge.n	8000616 <__adddf3+0x1d2>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc0e      	bgt.n	80005fe <__adddf3+0x1ba>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0220 	rsb	r2, r4, #32
 80005e8:	fa20 f004 	lsr.w	r0, r0, r4
 80005ec:	fa01 f302 	lsl.w	r3, r1, r2
 80005f0:	ea40 0003 	orr.w	r0, r0, r3
 80005f4:	fa21 f304 	lsr.w	r3, r1, r4
 80005f8:	ea45 0103 	orr.w	r1, r5, r3
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	f1c4 040c 	rsb	r4, r4, #12
 8000602:	f1c4 0220 	rsb	r2, r4, #32
 8000606:	fa20 f002 	lsr.w	r0, r0, r2
 800060a:	fa01 f304 	lsl.w	r3, r1, r4
 800060e:	ea40 0003 	orr.w	r0, r0, r3
 8000612:	4629      	mov	r1, r5
 8000614:	bd30      	pop	{r4, r5, pc}
 8000616:	fa21 f004 	lsr.w	r0, r1, r4
 800061a:	4629      	mov	r1, r5
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	f094 0f00 	teq	r4, #0
 8000622:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000626:	bf06      	itte	eq
 8000628:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800062c:	3401      	addeq	r4, #1
 800062e:	3d01      	subne	r5, #1
 8000630:	e74e      	b.n	80004d0 <__adddf3+0x8c>
 8000632:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000636:	bf18      	it	ne
 8000638:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800063c:	d029      	beq.n	8000692 <__adddf3+0x24e>
 800063e:	ea94 0f05 	teq	r4, r5
 8000642:	bf08      	it	eq
 8000644:	ea90 0f02 	teqeq	r0, r2
 8000648:	d005      	beq.n	8000656 <__adddf3+0x212>
 800064a:	ea54 0c00 	orrs.w	ip, r4, r0
 800064e:	bf04      	itt	eq
 8000650:	4619      	moveq	r1, r3
 8000652:	4610      	moveq	r0, r2
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	ea91 0f03 	teq	r1, r3
 800065a:	bf1e      	ittt	ne
 800065c:	2100      	movne	r1, #0
 800065e:	2000      	movne	r0, #0
 8000660:	bd30      	popne	{r4, r5, pc}
 8000662:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000666:	d105      	bne.n	8000674 <__adddf3+0x230>
 8000668:	0040      	lsls	r0, r0, #1
 800066a:	4149      	adcs	r1, r1
 800066c:	bf28      	it	cs
 800066e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000672:	bd30      	pop	{r4, r5, pc}
 8000674:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000678:	bf3c      	itt	cc
 800067a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800067e:	bd30      	popcc	{r4, r5, pc}
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000684:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000688:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800068c:	f04f 0000 	mov.w	r0, #0
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000696:	bf1a      	itte	ne
 8000698:	4619      	movne	r1, r3
 800069a:	4610      	movne	r0, r2
 800069c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a0:	bf1c      	itt	ne
 80006a2:	460b      	movne	r3, r1
 80006a4:	4602      	movne	r2, r0
 80006a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006aa:	bf06      	itte	eq
 80006ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b0:	ea91 0f03 	teqeq	r1, r3
 80006b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	bf00      	nop

080006bc <__aeabi_ui2d>:
 80006bc:	f090 0f00 	teq	r0, #0
 80006c0:	bf04      	itt	eq
 80006c2:	2100      	moveq	r1, #0
 80006c4:	4770      	bxeq	lr
 80006c6:	b530      	push	{r4, r5, lr}
 80006c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d0:	f04f 0500 	mov.w	r5, #0
 80006d4:	f04f 0100 	mov.w	r1, #0
 80006d8:	e750      	b.n	800057c <__adddf3+0x138>
 80006da:	bf00      	nop

080006dc <__aeabi_i2d>:
 80006dc:	f090 0f00 	teq	r0, #0
 80006e0:	bf04      	itt	eq
 80006e2:	2100      	moveq	r1, #0
 80006e4:	4770      	bxeq	lr
 80006e6:	b530      	push	{r4, r5, lr}
 80006e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f4:	bf48      	it	mi
 80006f6:	4240      	negmi	r0, r0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e73e      	b.n	800057c <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_f2d>:
 8000700:	0042      	lsls	r2, r0, #1
 8000702:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000706:	ea4f 0131 	mov.w	r1, r1, rrx
 800070a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800070e:	bf1f      	itttt	ne
 8000710:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000714:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000718:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800071c:	4770      	bxne	lr
 800071e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000722:	bf08      	it	eq
 8000724:	4770      	bxeq	lr
 8000726:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800072a:	bf04      	itt	eq
 800072c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800073c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000740:	e71c      	b.n	800057c <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_ul2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f04f 0500 	mov.w	r5, #0
 8000752:	e00a      	b.n	800076a <__aeabi_l2d+0x16>

08000754 <__aeabi_l2d>:
 8000754:	ea50 0201 	orrs.w	r2, r0, r1
 8000758:	bf08      	it	eq
 800075a:	4770      	bxeq	lr
 800075c:	b530      	push	{r4, r5, lr}
 800075e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000762:	d502      	bpl.n	800076a <__aeabi_l2d+0x16>
 8000764:	4240      	negs	r0, r0
 8000766:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800076a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800076e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000772:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000776:	f43f aed8 	beq.w	800052a <__adddf3+0xe6>
 800077a:	f04f 0203 	mov.w	r2, #3
 800077e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000782:	bf18      	it	ne
 8000784:	3203      	addne	r2, #3
 8000786:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078a:	bf18      	it	ne
 800078c:	3203      	addne	r2, #3
 800078e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000792:	f1c2 0320 	rsb	r3, r2, #32
 8000796:	fa00 fc03 	lsl.w	ip, r0, r3
 800079a:	fa20 f002 	lsr.w	r0, r0, r2
 800079e:	fa01 fe03 	lsl.w	lr, r1, r3
 80007a2:	ea40 000e 	orr.w	r0, r0, lr
 80007a6:	fa21 f102 	lsr.w	r1, r1, r2
 80007aa:	4414      	add	r4, r2
 80007ac:	e6bd      	b.n	800052a <__adddf3+0xe6>
 80007ae:	bf00      	nop

080007b0 <__aeabi_d2iz>:
 80007b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007b8:	d215      	bcs.n	80007e6 <__aeabi_d2iz+0x36>
 80007ba:	d511      	bpl.n	80007e0 <__aeabi_d2iz+0x30>
 80007bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007c4:	d912      	bls.n	80007ec <__aeabi_d2iz+0x3c>
 80007c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007d6:	fa23 f002 	lsr.w	r0, r3, r2
 80007da:	bf18      	it	ne
 80007dc:	4240      	negne	r0, r0
 80007de:	4770      	bx	lr
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	4770      	bx	lr
 80007e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ea:	d105      	bne.n	80007f8 <__aeabi_d2iz+0x48>
 80007ec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007f0:	bf08      	it	eq
 80007f2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007f6:	4770      	bx	lr
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <EXTI3_IRQHandler>:

    HAL_NVIC_EnableIRQ(EXTI3_IRQn);

}

void EXTI3_IRQHandler(void) {
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0

	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8000804:	4b10      	ldr	r3, [pc, #64]	; (8000848 <EXTI3_IRQHandler+0x48>)
 8000806:	2208      	movs	r2, #8
 8000808:	615a      	str	r2, [r3, #20]

	myprint("PLEASE WORK\r\n");
 800080a:	4810      	ldr	r0, [pc, #64]	; (800084c <EXTI3_IRQHandler+0x4c>)
 800080c:	f000 f9b0 	bl	8000b70 <myprint>

	if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_2))	//Forward
 8000810:	2104      	movs	r1, #4
 8000812:	480f      	ldr	r0, [pc, #60]	; (8000850 <EXTI3_IRQHandler+0x50>)
 8000814:	f001 fdd6 	bl	80023c4 <HAL_GPIO_ReadPin>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d009      	beq.n	8000832 <EXTI3_IRQHandler+0x32>
	{
		rotary_position++;
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <EXTI3_IRQHandler+0x54>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	b21b      	sxth	r3, r3
 8000824:	b29b      	uxth	r3, r3
 8000826:	3301      	adds	r3, #1
 8000828:	b29b      	uxth	r3, r3
 800082a:	b21a      	sxth	r2, r3
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <EXTI3_IRQHandler+0x54>)
 800082e:	801a      	strh	r2, [r3, #0]
	else		//Backward
	{
		rotary_position--;
	}

}
 8000830:	e008      	b.n	8000844 <EXTI3_IRQHandler+0x44>
		rotary_position--;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <EXTI3_IRQHandler+0x54>)
 8000834:	881b      	ldrh	r3, [r3, #0]
 8000836:	b21b      	sxth	r3, r3
 8000838:	b29b      	uxth	r3, r3
 800083a:	3b01      	subs	r3, #1
 800083c:	b29b      	uxth	r3, r3
 800083e:	b21a      	sxth	r2, r3
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <EXTI3_IRQHandler+0x54>)
 8000842:	801a      	strh	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40010400 	.word	0x40010400
 800084c:	08005bbc 	.word	0x08005bbc
 8000850:	48001400 	.word	0x48001400
 8000854:	20000028 	.word	0x20000028

08000858 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800085e:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MX_GPIO_Init+0x74>)
 8000860:	695b      	ldr	r3, [r3, #20]
 8000862:	4a1a      	ldr	r2, [pc, #104]	; (80008cc <MX_GPIO_Init+0x74>)
 8000864:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000868:	6153      	str	r3, [r2, #20]
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <MX_GPIO_Init+0x74>)
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <MX_GPIO_Init+0x74>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	4a14      	ldr	r2, [pc, #80]	; (80008cc <MX_GPIO_Init+0x74>)
 800087c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000880:	6153      	str	r3, [r2, #20]
 8000882:	4b12      	ldr	r3, [pc, #72]	; (80008cc <MX_GPIO_Init+0x74>)
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <MX_GPIO_Init+0x74>)
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <MX_GPIO_Init+0x74>)
 8000894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000898:	6153      	str	r3, [r2, #20]
 800089a:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <MX_GPIO_Init+0x74>)
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_GPIO_Init+0x74>)
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4a08      	ldr	r2, [pc, #32]	; (80008cc <MX_GPIO_Init+0x74>)
 80008ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008b0:	6153      	str	r3, [r2, #20]
 80008b2:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_GPIO_Init+0x74>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

}
 80008be:	bf00      	nop
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000

080008d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d6:	f001 fa73 	bl	8001dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008da:	f000 f863 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008de:	f7ff ffbb 	bl	8000858 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008e2:	f001 f9c5 	bl	8001c70 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80008e6:	f001 f805 	bl	80018f4 <MX_TIM3_Init>
  MX_TIM15_Init();
 80008ea:	f001 f859 	bl	80019a0 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  //Start rotary encoder
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80008ee:	213c      	movs	r1, #60	; 0x3c
 80008f0:	4828      	ldr	r0, [pc, #160]	; (8000994 <main+0xc4>)
 80008f2:	f003 fcff 	bl	80042f4 <HAL_TIM_Encoder_Start>

  //Start motor
  Motor_Start();
 80008f6:	f000 f927 	bl	8000b48 <Motor_Start>
  //Motor_SetSpeed(300);

  //Find zero position


  myprint("Starting USB...\n\r");
 80008fa:	4827      	ldr	r0, [pc, #156]	; (8000998 <main+0xc8>)
 80008fc:	f000 f938 	bl	8000b70 <myprint>
  myusb_Initialize();
 8000900:	f000 f998 	bl	8000c34 <myusb_Initialize>

  uint8_t direction = 0; //0 = right, 1 = left
 8000904:	2300      	movs	r3, #0
 8000906:	71fb      	strb	r3, [r7, #7]
  volatile int16_t rotation_value = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	80bb      	strh	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  rotation_value = htim3.Instance->CNT;
 800090c:	4b21      	ldr	r3, [pc, #132]	; (8000994 <main+0xc4>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000912:	b21b      	sxth	r3, r3
 8000914:	80bb      	strh	r3, [r7, #4]

	  if ((int16_t)htim3.Instance->CNT < 0)
 8000916:	4b1f      	ldr	r3, [pc, #124]	; (8000994 <main+0xc4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800091c:	b21b      	sxth	r3, r3
 800091e:	2b00      	cmp	r3, #0
 8000920:	da09      	bge.n	8000936 <main+0x66>
	  {
		  direction = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	71fb      	strb	r3, [r7, #7]
		  rotation_value = rotation_value * -1;
 8000926:	88bb      	ldrh	r3, [r7, #4]
 8000928:	b21b      	sxth	r3, r3
 800092a:	b29b      	uxth	r3, r3
 800092c:	425b      	negs	r3, r3
 800092e:	b29b      	uxth	r3, r3
 8000930:	b21b      	sxth	r3, r3
 8000932:	80bb      	strh	r3, [r7, #4]
 8000934:	e001      	b.n	800093a <main+0x6a>
	  }
	  else
	  {
		  direction = 1;
 8000936:	2301      	movs	r3, #1
 8000938:	71fb      	strb	r3, [r7, #7]
	  }

	  rotation_value = rotation_value * 0.075;
 800093a:	88bb      	ldrh	r3, [r7, #4]
 800093c:	b21b      	sxth	r3, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fecc 	bl	80006dc <__aeabi_i2d>
 8000944:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <main+0xcc>)
 800094a:	f7ff fc4b 	bl	80001e4 <__aeabi_dmul>
 800094e:	4602      	mov	r2, r0
 8000950:	460b      	mov	r3, r1
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	f7ff ff2b 	bl	80007b0 <__aeabi_d2iz>
 800095a:	4603      	mov	r3, r0
 800095c:	b21b      	sxth	r3, r3
 800095e:	80bb      	strh	r3, [r7, #4]

	  if (rotation_value > 600) rotation_value = 600;
 8000960:	88bb      	ldrh	r3, [r7, #4]
 8000962:	b21b      	sxth	r3, r3
 8000964:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8000968:	dd02      	ble.n	8000970 <main+0xa0>
 800096a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800096e:	80bb      	strh	r3, [r7, #4]

	  //myprint_dec(rotation_value);

	  Motor_SetSpeed(rotation_value);
 8000970:	88bb      	ldrh	r3, [r7, #4]
 8000972:	b21b      	sxth	r3, r3
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f8ad 	bl	8000ad4 <Motor_SetSpeed>
	  Motor_SetDirection(direction);
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	4618      	mov	r0, r3
 800097e:	f000 f885 	bl	8000a8c <Motor_SetDirection>

	  report.members.steering = htim3.Instance->CNT;
 8000982:	4b04      	ldr	r3, [pc, #16]	; (8000994 <main+0xc4>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000988:	b21a      	sxth	r2, r3
 800098a:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <main+0xd0>)
 800098c:	f8a3 2003 	strh.w	r2, [r3, #3]
	  rotation_value = htim3.Instance->CNT;
 8000990:	e7bc      	b.n	800090c <main+0x3c>
 8000992:	bf00      	nop
 8000994:	200001d0 	.word	0x200001d0
 8000998:	08005bcc 	.word	0x08005bcc
 800099c:	3fb33333 	.word	0x3fb33333
 80009a0:	200001c0 	.word	0x200001c0

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b0a6      	sub	sp, #152	; 0x98
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80009ae:	2228      	movs	r2, #40	; 0x28
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f005 f8ac 	bl	8005b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	2258      	movs	r2, #88	; 0x58
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f005 f89e 	bl	8005b10 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80009d4:	2303      	movs	r3, #3
 80009d6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009d8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80009dc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009de:	2301      	movs	r3, #1
 80009e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e2:	2310      	movs	r3, #16
 80009e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80009f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80009fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a04:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fd0b 	bl	8002424 <HAL_RCC_OscConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000a14:	f000 f834 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a18:	230f      	movs	r3, #15
 8000a1a:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a28:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a2e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a32:	2101      	movs	r1, #1
 8000a34:	4618      	mov	r0, r3
 8000a36:	f002 fd49 	bl	80034cc <HAL_RCC_ClockConfig>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000a40:	f000 f81e 	bl	8000a80 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_TIM15
 8000a44:	4b0d      	ldr	r3, [pc, #52]	; (8000a7c <SystemClock_Config+0xd8>)
 8000a46:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34|RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8000a48:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000a4c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLLCLK;
 8000a4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a52:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_PLLCLK;
 8000a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a58:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_PLLCLK;
 8000a5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a5e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	4618      	mov	r0, r3
 8000a64:	f002 ff68 	bl	8003938 <HAL_RCCEx_PeriphCLKConfig>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000a6e:	f000 f807 	bl	8000a80 <Error_Handler>
  }
}
 8000a72:	bf00      	nop
 8000a74:	3798      	adds	r7, #152	; 0x98
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	00620004 	.word	0x00620004

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
}
 8000a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <Error_Handler+0x8>
	...

08000a8c <Motor_SetDirection>:

uint32_t motor_speed = 0;
enum MotorDirection motor_direction = MD_Right;

void Motor_SetDirection(enum MotorDirection direction)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
	motor_direction = direction;
 8000a96:	4a0d      	ldr	r2, [pc, #52]	; (8000acc <Motor_SetDirection+0x40>)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	7013      	strb	r3, [r2, #0]
	if (direction == MD_Right)
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d108      	bne.n	8000ab4 <Motor_SetDirection+0x28>
	{
		HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	480a      	ldr	r0, [pc, #40]	; (8000ad0 <Motor_SetDirection+0x44>)
 8000aa6:	f003 f9c9 	bl	8003e3c <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_2);
 8000aaa:	2104      	movs	r1, #4
 8000aac:	4808      	ldr	r0, [pc, #32]	; (8000ad0 <Motor_SetDirection+0x44>)
 8000aae:	f003 fad1 	bl	8004054 <HAL_TIM_PWM_Stop>
	{
		HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
		HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
	}

}
 8000ab2:	e007      	b.n	8000ac4 <Motor_SetDirection+0x38>
		HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8000ab4:	2104      	movs	r1, #4
 8000ab6:	4806      	ldr	r0, [pc, #24]	; (8000ad0 <Motor_SetDirection+0x44>)
 8000ab8:	f003 f9c0 	bl	8003e3c <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8000abc:	2100      	movs	r1, #0
 8000abe:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <Motor_SetDirection+0x44>)
 8000ac0:	f003 fac8 	bl	8004054 <HAL_TIM_PWM_Stop>
}
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000030 	.word	0x20000030
 8000ad0:	2000028c 	.word	0x2000028c

08000ad4 <Motor_SetSpeed>:

void Motor_SetSpeed(uint32_t speed)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	motor_speed = 150;
 8000adc:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000ade:	2296      	movs	r2, #150	; 0x96
 8000ae0:	601a      	str	r2, [r3, #0]
	if (speed + motor_speed > 1000)
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000aee:	d904      	bls.n	8000afa <Motor_SetSpeed+0x26>
	{
		motor_speed = 1000;
 8000af0:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000af2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	e005      	b.n	8000b06 <Motor_SetSpeed+0x32>
	}
	else
	{
		motor_speed += speed;
 8000afa:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000b04:	6013      	str	r3, [r2, #0]
	}
	motor_speed /= 2;
 8000b06:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	085b      	lsrs	r3, r3, #1
 8000b0c:	4a0b      	ldr	r2, [pc, #44]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000b0e:	6013      	str	r3, [r2, #0]

	if (motor_direction == MD_Right)
 8000b10:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <Motor_SetSpeed+0x6c>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d105      	bne.n	8000b24 <Motor_SetSpeed+0x50>
	{
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, motor_speed);
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <Motor_SetSpeed+0x70>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a07      	ldr	r2, [pc, #28]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000b1e:	6812      	ldr	r2, [r2, #0]
 8000b20:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2, motor_speed);
	}
}
 8000b22:	e004      	b.n	8000b2e <Motor_SetSpeed+0x5a>
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2, motor_speed);
 8000b24:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <Motor_SetSpeed+0x70>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a04      	ldr	r2, [pc, #16]	; (8000b3c <Motor_SetSpeed+0x68>)
 8000b2a:	6812      	ldr	r2, [r2, #0]
 8000b2c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	2000002c 	.word	0x2000002c
 8000b40:	20000030 	.word	0x20000030
 8000b44:	2000028c 	.word	0x2000028c

08000b48 <Motor_Start>:

void Motor_Start()
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4807      	ldr	r0, [pc, #28]	; (8000b6c <Motor_Start+0x24>)
 8000b50:	f003 f974 	bl	8003e3c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8000b54:	2104      	movs	r1, #4
 8000b56:	4805      	ldr	r0, [pc, #20]	; (8000b6c <Motor_Start+0x24>)
 8000b58:	f003 f970 	bl	8003e3c <HAL_TIM_PWM_Start>
	Motor_SetSpeed(0);
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff ffb9 	bl	8000ad4 <Motor_SetSpeed>
	Motor_SetDirection(MD_Right);
 8000b62:	2000      	movs	r0, #0
 8000b64:	f7ff ff92 	bl	8000a8c <Motor_SetDirection>
	//LL_TIM_EnableCounter(TIM15);
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	2000028c 	.word	0x2000028c

08000b70 <myprint>:
#include "stdio.h"
#include "string.h"
#include "stdlib.h"

void myprint(char* string)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b0b6      	sub	sp, #216	; 0xd8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
	uint8_t buffer[200];
	uint16_t len = strlen(string);
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff fb2b 	bl	80001d4 <strlen>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2

	for(int i = 0; i < len; i++)
 8000b84:	2300      	movs	r3, #0
 8000b86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000b8a:	e010      	b.n	8000bae <myprint+0x3e>
	{
		buffer[i] = string[i];
 8000b8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000b90:	687a      	ldr	r2, [r7, #4]
 8000b92:	4413      	add	r3, r2
 8000b94:	7819      	ldrb	r1, [r3, #0]
 8000b96:	f107 0208 	add.w	r2, r7, #8
 8000b9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000b9e:	4413      	add	r3, r2
 8000ba0:	460a      	mov	r2, r1
 8000ba2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < len; i++)
 8000ba4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000ba8:	3301      	adds	r3, #1
 8000baa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000bae:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8000bb2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	dbe8      	blt.n	8000b8c <myprint+0x1c>
	}

	HAL_UART_Transmit(&huart3, buffer, len, 0xFFFF);
 8000bba:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	; 0xd2
 8000bbe:	f107 0108 	add.w	r1, r7, #8
 8000bc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bc6:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <myprint+0x64>)
 8000bc8:	f004 fb4a 	bl	8005260 <HAL_UART_Transmit>
}
 8000bcc:	bf00      	nop
 8000bce:	37d8      	adds	r7, #216	; 0xd8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000348 	.word	0x20000348

08000bd8 <myprint_hex>:

void myprint_hex(int reg)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	char buffer[20];
	for (int i = 0; i < 20; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
 8000be4:	e008      	b.n	8000bf8 <myprint_hex+0x20>
	{
		buffer[i] = '\0';
 8000be6:	f107 0208 	add.w	r2, r7, #8
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	4413      	add	r3, r2
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 20; i++)
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	61fb      	str	r3, [r7, #28]
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	2b13      	cmp	r3, #19
 8000bfc:	ddf3      	ble.n	8000be6 <myprint_hex+0xe>
	}
	itoa(reg, buffer, 16);
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	2210      	movs	r2, #16
 8000c04:	4619      	mov	r1, r3
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f004 ff80 	bl	8005b0c <itoa>
	HAL_UART_Transmit(&huart3, buffer, 20, 0xFFFF);
 8000c0c:	f107 0108 	add.w	r1, r7, #8
 8000c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c14:	2214      	movs	r2, #20
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <myprint_hex+0x54>)
 8000c18:	f004 fb22 	bl	8005260 <HAL_UART_Transmit>

	myprint("\r\n");
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <myprint_hex+0x58>)
 8000c1e:	f7ff ffa7 	bl	8000b70 <myprint>
}
 8000c22:	bf00      	nop
 8000c24:	3720      	adds	r7, #32
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000348 	.word	0x20000348
 8000c30:	08005be0 	.word	0x08005be0

08000c34 <myusb_Initialize>:
/*
 * Memory locations found in stm32f303xe.h
 */

void myusb_Initialize(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
	//Initialize Descriptors
	DescriptorInitialization();
 8000c3a:	f000 f8b9 	bl	8000db0 <DescriptorInitialization>

	//Initialize data in report
	report.members.brake = 0;
 8000c3e:	4b53      	ldr	r3, [pc, #332]	; (8000d8c <myusb_Initialize+0x158>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	709a      	strb	r2, [r3, #2]
	report.members.throttle = 0;
 8000c44:	4b51      	ldr	r3, [pc, #324]	; (8000d8c <myusb_Initialize+0x158>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	705a      	strb	r2, [r3, #1]
	report.members.buttons = 0x00;
 8000c4a:	4b50      	ldr	r3, [pc, #320]	; (8000d8c <myusb_Initialize+0x158>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]
	report.members.steering = 0;
 8000c50:	4b4e      	ldr	r3, [pc, #312]	; (8000d8c <myusb_Initialize+0x158>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	70da      	strb	r2, [r3, #3]
 8000c56:	2200      	movs	r2, #0
 8000c58:	711a      	strb	r2, [r3, #4]

	//Map USBz to registers
	USBz = USB;
 8000c5a:	4b4d      	ldr	r3, [pc, #308]	; (8000d90 <myusb_Initialize+0x15c>)
 8000c5c:	4a4d      	ldr	r2, [pc, #308]	; (8000d94 <myusb_Initialize+0x160>)
 8000c5e:	601a      	str	r2, [r3, #0]
	my_btable = (BTableLayout*)0x40006000;
 8000c60:	4b4d      	ldr	r3, [pc, #308]	; (8000d98 <myusb_Initialize+0x164>)
 8000c62:	4a4e      	ldr	r2, [pc, #312]	; (8000d9c <myusb_Initialize+0x168>)
 8000c64:	601a      	str	r2, [r3, #0]

	//Enable clocks
	__HAL_RCC_USB_CLK_ENABLE();
 8000c66:	4b4e      	ldr	r3, [pc, #312]	; (8000da0 <myusb_Initialize+0x16c>)
 8000c68:	69db      	ldr	r3, [r3, #28]
 8000c6a:	4a4d      	ldr	r2, [pc, #308]	; (8000da0 <myusb_Initialize+0x16c>)
 8000c6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000c70:	61d3      	str	r3, [r2, #28]
 8000c72:	4b4b      	ldr	r3, [pc, #300]	; (8000da0 <myusb_Initialize+0x16c>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]

	//Initialize interrupts + remapping
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 8000c7e:	4b49      	ldr	r3, [pc, #292]	; (8000da4 <myusb_Initialize+0x170>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a48      	ldr	r2, [pc, #288]	; (8000da4 <myusb_Initialize+0x170>)
 8000c84:	f043 0320 	orr.w	r3, r3, #32
 8000c88:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	204a      	movs	r0, #74	; 0x4a
 8000c90:	f001 f9d7 	bl	8002042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8000c94:	204a      	movs	r0, #74	; 0x4a
 8000c96:	f001 f9f0 	bl	800207a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	204b      	movs	r0, #75	; 0x4b
 8000ca0:	f001 f9cf 	bl	8002042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8000ca4:	204b      	movs	r0, #75	; 0x4b
 8000ca6:	f001 f9e8 	bl	800207a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USBWakeUp_RMP_IRQn, 0, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	204c      	movs	r0, #76	; 0x4c
 8000cb0:	f001 f9c7 	bl	8002042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USBWakeUp_RMP_IRQn);
 8000cb4:	204c      	movs	r0, #76	; 0x4c
 8000cb6:	f001 f9e0 	bl	800207a <HAL_NVIC_EnableIRQ>

	//Configure USB GPIO
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cba:	4b39      	ldr	r3, [pc, #228]	; (8000da0 <myusb_Initialize+0x16c>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	4a38      	ldr	r2, [pc, #224]	; (8000da0 <myusb_Initialize+0x16c>)
 8000cc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000cc4:	6153      	str	r3, [r2, #20]
 8000cc6:	4b36      	ldr	r3, [pc, #216]	; (8000da0 <myusb_Initialize+0x16c>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd2:	f107 0308 	add.w	r3, r7, #8
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
 8000ce0:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000ce2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ce6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8000cf4:	230e      	movs	r3, #14
 8000cf6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	f107 0308 	add.w	r3, r7, #8
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d02:	f001 f9d5 	bl	80020b0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d06:	2340      	movs	r3, #64	; 0x40
 8000d08:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d16:	f107 0308 	add.w	r3, r7, #8
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4822      	ldr	r0, [pc, #136]	; (8000da8 <myusb_Initialize+0x174>)
 8000d1e:	f001 f9c7 	bl	80020b0 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2140      	movs	r1, #64	; 0x40
 8000d26:	4820      	ldr	r0, [pc, #128]	; (8000da8 <myusb_Initialize+0x174>)
 8000d28:	f001 fb64 	bl	80023f4 <HAL_GPIO_WritePin>

	//Start USB peripheral
	USBz->CNTR = 1;	//Start transceiver
 8000d2c:	4b18      	ldr	r3, [pc, #96]	; (8000d90 <myusb_Initialize+0x15c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2201      	movs	r2, #1
 8000d32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	for (int i = 0; i < 1000; i++)	//Delay according to datasheet
 8000d36:	2300      	movs	r3, #0
 8000d38:	61fb      	str	r3, [r7, #28]
 8000d3a:	e003      	b.n	8000d44 <myusb_Initialize+0x110>
	{
		__asm volatile("nop");
 8000d3c:	bf00      	nop
	for (int i = 0; i < 1000; i++)	//Delay according to datasheet
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3301      	adds	r3, #1
 8000d42:	61fb      	str	r3, [r7, #28]
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d4a:	dbf7      	blt.n	8000d3c <myusb_Initialize+0x108>
	}

	//De-assert reset
	USBz->CNTR = 0;
 8000d4c:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <myusb_Initialize+0x15c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	//Clear pending interrupts
	USBz->ISTR = 0U;
 8000d56:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <myusb_Initialize+0x15c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	//Enable these USB Interrupts
	USBz->CNTR |= USB_CNTR_RESETM | USB_CNTR_CTRM | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ESOFM;
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <myusb_Initialize+0x15c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	4b09      	ldr	r3, [pc, #36]	; (8000d90 <myusb_Initialize+0x15c>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <myusb_Initialize+0x178>)
 8000d70:	430b      	orrs	r3, r1
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40

	//Enable pull up to start enumeration
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2140      	movs	r1, #64	; 0x40
 8000d7c:	480a      	ldr	r0, [pc, #40]	; (8000da8 <myusb_Initialize+0x174>)
 8000d7e:	f001 fb39 	bl	80023f4 <HAL_GPIO_WritePin>

}
 8000d82:	bf00      	nop
 8000d84:	3720      	adds	r7, #32
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200001c0 	.word	0x200001c0
 8000d90:	20000074 	.word	0x20000074
 8000d94:	40005c00 	.word	0x40005c00
 8000d98:	20000078 	.word	0x20000078
 8000d9c:	40006000 	.word	0x40006000
 8000da0:	40021000 	.word	0x40021000
 8000da4:	40010000 	.word	0x40010000
 8000da8:	48001800 	.word	0x48001800
 8000dac:	ffff9d00 	.word	0xffff9d00

08000db0 <DescriptorInitialization>:

void DescriptorInitialization(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
	//Just device descriptor until I reach further requests
	device.descriptor.bLength = 18;
 8000db4:	4b48      	ldr	r3, [pc, #288]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000db6:	2212      	movs	r2, #18
 8000db8:	701a      	strb	r2, [r3, #0]
	device.descriptor.bDescriptorType = 0x01;
 8000dba:	4b47      	ldr	r3, [pc, #284]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	705a      	strb	r2, [r3, #1]
	device.descriptor.bcdUSB = 0x0110;
 8000dc0:	4b45      	ldr	r3, [pc, #276]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dc2:	f44f 7288 	mov.w	r2, #272	; 0x110
 8000dc6:	805a      	strh	r2, [r3, #2]
	device.descriptor.bDeviceClass = 0x00;
 8000dc8:	4b43      	ldr	r3, [pc, #268]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	711a      	strb	r2, [r3, #4]
	device.descriptor.bDeviceSubClass = 0x00;
 8000dce:	4b42      	ldr	r3, [pc, #264]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	715a      	strb	r2, [r3, #5]
	device.descriptor.bDeviceProtocol = 0x00;
 8000dd4:	4b40      	ldr	r3, [pc, #256]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	719a      	strb	r2, [r3, #6]
	device.descriptor.bMaxPacketSize0 = 64;
 8000dda:	4b3f      	ldr	r3, [pc, #252]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000ddc:	2240      	movs	r2, #64	; 0x40
 8000dde:	71da      	strb	r2, [r3, #7]
	device.descriptor.idVendor = 0x03ED;
 8000de0:	4b3d      	ldr	r3, [pc, #244]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000de2:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8000de6:	811a      	strh	r2, [r3, #8]
	device.descriptor.idProduct = 0x2FF4;
 8000de8:	4b3b      	ldr	r3, [pc, #236]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dea:	f642 72f4 	movw	r2, #12276	; 0x2ff4
 8000dee:	815a      	strh	r2, [r3, #10]
	device.descriptor.bcdDevice = 0x0100;
 8000df0:	4b39      	ldr	r3, [pc, #228]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000df2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000df6:	819a      	strh	r2, [r3, #12]
	device.descriptor.iManufacturer = 0x00;
 8000df8:	4b37      	ldr	r3, [pc, #220]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	739a      	strb	r2, [r3, #14]
	device.descriptor.iProduct = 0x00;
 8000dfe:	4b36      	ldr	r3, [pc, #216]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	73da      	strb	r2, [r3, #15]
	device.descriptor.iSerialNumber = 0x00;
 8000e04:	4b34      	ldr	r3, [pc, #208]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	741a      	strb	r2, [r3, #16]
	device.descriptor.bNumConfigurations = 1;
 8000e0a:	4b33      	ldr	r3, [pc, #204]	; (8000ed8 <DescriptorInitialization+0x128>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	745a      	strb	r2, [r3, #17]

	configuration.descriptor.bLength = 0x09;
 8000e10:	4b32      	ldr	r3, [pc, #200]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e12:	2209      	movs	r2, #9
 8000e14:	701a      	strb	r2, [r3, #0]
	configuration.descriptor.bDescriptorType = 0x02;
 8000e16:	4b31      	ldr	r3, [pc, #196]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e18:	2202      	movs	r2, #2
 8000e1a:	705a      	strb	r2, [r3, #1]
	configuration.descriptor.wTotalLength = 0x22;
 8000e1c:	4b2f      	ldr	r3, [pc, #188]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e1e:	2222      	movs	r2, #34	; 0x22
 8000e20:	805a      	strh	r2, [r3, #2]
	configuration.descriptor.bNumInterfaces = 0x01;
 8000e22:	4b2e      	ldr	r3, [pc, #184]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	711a      	strb	r2, [r3, #4]
	configuration.descriptor.bConfigurationValue = 0x01;
 8000e28:	4b2c      	ldr	r3, [pc, #176]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	715a      	strb	r2, [r3, #5]
	configuration.descriptor.iConfiguration = 0x00;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	719a      	strb	r2, [r3, #6]
	configuration.descriptor.bmAttributes = 0xC0;
 8000e34:	4b29      	ldr	r3, [pc, #164]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e36:	22c0      	movs	r2, #192	; 0xc0
 8000e38:	71da      	strb	r2, [r3, #7]
	configuration.descriptor.MaxPower = 0x00;
 8000e3a:	4b28      	ldr	r3, [pc, #160]	; (8000edc <DescriptorInitialization+0x12c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	721a      	strb	r2, [r3, #8]

	interface.descriptor.bLength = 0x09;
 8000e40:	4b27      	ldr	r3, [pc, #156]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e42:	2209      	movs	r2, #9
 8000e44:	701a      	strb	r2, [r3, #0]
	interface.descriptor.bDescriptorType = 0x04;
 8000e46:	4b26      	ldr	r3, [pc, #152]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e48:	2204      	movs	r2, #4
 8000e4a:	705a      	strb	r2, [r3, #1]
	interface.descriptor.bInterfaceNumber = 0x00;
 8000e4c:	4b24      	ldr	r3, [pc, #144]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	709a      	strb	r2, [r3, #2]
	interface.descriptor.bAlternateSetting = 0x00;
 8000e52:	4b23      	ldr	r3, [pc, #140]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	70da      	strb	r2, [r3, #3]
	interface.descriptor.bNumEndpoints = 0x01;
 8000e58:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	711a      	strb	r2, [r3, #4]
	interface.descriptor.bInterfaceClass = 0x03;
 8000e5e:	4b20      	ldr	r3, [pc, #128]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e60:	2203      	movs	r2, #3
 8000e62:	715a      	strb	r2, [r3, #5]
	interface.descriptor.bInterfaceSubClass = 0x00;
 8000e64:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	719a      	strb	r2, [r3, #6]
	interface.descriptor.bInterfaceProtocol = 0x00;
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	71da      	strb	r2, [r3, #7]
	interface.descriptor.iInterface = 0x00;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <DescriptorInitialization+0x130>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	721a      	strb	r2, [r3, #8]

	endpoint.descriptor.bLength = 0x07;
 8000e76:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e78:	2207      	movs	r2, #7
 8000e7a:	701a      	strb	r2, [r3, #0]
	endpoint.descriptor.bDescriptorType = 0x05;
 8000e7c:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e7e:	2205      	movs	r2, #5
 8000e80:	705a      	strb	r2, [r3, #1]
	endpoint.descriptor.bEndpointAddress = 0x81;
 8000e82:	4b18      	ldr	r3, [pc, #96]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e84:	2281      	movs	r2, #129	; 0x81
 8000e86:	709a      	strb	r2, [r3, #2]
	endpoint.descriptor.bmAttributes = 0x03;
 8000e88:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	70da      	strb	r2, [r3, #3]
	endpoint.descriptor.wMaxPacketSize = 0x40; //64 bytes
 8000e8e:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e90:	2240      	movs	r2, #64	; 0x40
 8000e92:	809a      	strh	r2, [r3, #4]
	endpoint.descriptor.bInterval = 0x1;		//1ms
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <DescriptorInitialization+0x134>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	719a      	strb	r2, [r3, #6]

	hid.descriptor.bLength = 0x09;
 8000e9a:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000e9c:	2209      	movs	r2, #9
 8000e9e:	701a      	strb	r2, [r3, #0]
	hid.descriptor.bDescriptorType = 0x21;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000ea2:	2221      	movs	r2, #33	; 0x21
 8000ea4:	705a      	strb	r2, [r3, #1]
	hid.descriptor.bcdHID = 0x111;
 8000ea6:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000ea8:	f240 1211 	movw	r2, #273	; 0x111
 8000eac:	805a      	strh	r2, [r3, #2]
	hid.descriptor.bCountryCode = 0x00;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	711a      	strb	r2, [r3, #4]
	hid.descriptor.bNumDescriptors = 0x01;
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	715a      	strb	r2, [r3, #5]
	hid.descriptor.bDescriptorTypeReport = 0x22;
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000ebc:	2222      	movs	r2, #34	; 0x22
 8000ebe:	719a      	strb	r2, [r3, #6]
	hid.descriptor.wDescriptorLength = 67;
 8000ec0:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <DescriptorInitialization+0x138>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f042 0243 	orr.w	r2, r2, #67	; 0x43
 8000ec8:	71da      	strb	r2, [r3, #7]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	721a      	strb	r2, [r3, #8]
}
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	20000034 	.word	0x20000034
 8000edc:	20000048 	.word	0x20000048
 8000ee0:	20000054 	.word	0x20000054
 8000ee4:	20000060 	.word	0x20000060
 8000ee8:	20000068 	.word	0x20000068

08000eec <ReadEndpoint>:
/* -----------FUNCTIONS--------------*/
/*-----------------------------------*/

//Reads single byte past buffer if num_bytes is odd. Shouldn't result in any issues...
void ReadEndpoint(uint8_t endpoint, uint8_t num_bytes)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	460a      	mov	r2, r1
 8000ef6:	71fb      	strb	r3, [r7, #7]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71bb      	strb	r3, [r7, #6]
	if (num_bytes != 0)
 8000efc:	79bb      	ldrb	r3, [r7, #6]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d02a      	beq.n	8000f58 <ReadEndpoint+0x6c>
	{
		if ((num_bytes % 2) != 0)
 8000f02:	79bb      	ldrb	r3, [r7, #6]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d002      	beq.n	8000f14 <ReadEndpoint+0x28>
		{
			num_bytes += 1;
 8000f0e:	79bb      	ldrb	r3, [r7, #6]
 8000f10:	3301      	adds	r3, #1
 8000f12:	71bb      	strb	r3, [r7, #6]
		}
		//Get offset to endpoint n RX buffer
		uint16_t offset = *(volatile uint16_t*)((endpoint*8 + 4) + 0x40006000);
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	00da      	lsls	r2, r3, #3
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <ReadEndpoint+0x78>)
 8000f1a:	4413      	add	r3, r2
 8000f1c:	881b      	ldrh	r3, [r3, #0]
 8000f1e:	827b      	strh	r3, [r7, #18]

		//Point to RX buffer
		volatile uint16_t* location = ((uint16_t*)(0x40006000 + offset));
 8000f20:	8a7b      	ldrh	r3, [r7, #18]
 8000f22:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f26:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8000f2a:	60fb      	str	r3, [r7, #12]

		for (int i = 0; i < (num_bytes/2); i++)
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	e00b      	b.n	8000f4a <ReadEndpoint+0x5e>
		{
			read_buffer[i] = ((uint16_t*)location)[i];
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	4413      	add	r3, r2
 8000f3a:	8819      	ldrh	r1, [r3, #0]
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <ReadEndpoint+0x7c>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < (num_bytes/2); i++)
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	3301      	adds	r3, #1
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	79bb      	ldrb	r3, [r7, #6]
 8000f4c:	085b      	lsrs	r3, r3, #1
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	461a      	mov	r2, r3
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	4293      	cmp	r3, r2
 8000f56:	dbec      	blt.n	8000f32 <ReadEndpoint+0x46>
		}
	}
}
 8000f58:	bf00      	nop
 8000f5a:	371c      	adds	r7, #28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40006004 	.word	0x40006004
 8000f68:	2000007c 	.word	0x2000007c

08000f6c <WriteEndpoint>:

//Reads single byte past data_buffer if num_bytes is odd. Shouldn't result in any issues...
void WriteEndpoint(uint8_t endpoint, uint16_t* data_buffer, uint8_t num_bytes)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b087      	sub	sp, #28
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	6039      	str	r1, [r7, #0]
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
	//Get offset to endpoint n TX buffer
	uint16_t offset = *(volatile uint16_t*)((endpoint*8) + 0x40006000);
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000f82:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	827b      	strh	r3, [r7, #18]

	//Point to TX buffer
	volatile uint16_t* location = ((uint16_t*)(0x40006000 + offset));
 8000f8c:	8a7b      	ldrh	r3, [r7, #18]
 8000f8e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f92:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8000f96:	60fb      	str	r3, [r7, #12]

	my_btable[endpoint].COUNT_TX = num_bytes;
 8000f98:	4b38      	ldr	r3, [pc, #224]	; (800107c <WriteEndpoint+0x110>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	79ba      	ldrb	r2, [r7, #6]
 8000fa4:	b292      	uxth	r2, r2
 8000fa6:	805a      	strh	r2, [r3, #2]

	if ((num_bytes%2) != 0)
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d005      	beq.n	8000fc0 <WriteEndpoint+0x54>
		num_bytes = (num_bytes/2) + 1;
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	085b      	lsrs	r3, r3, #1
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	3301      	adds	r3, #1
 8000fbc:	71bb      	strb	r3, [r7, #6]
 8000fbe:	e002      	b.n	8000fc6 <WriteEndpoint+0x5a>
	else
		num_bytes = num_bytes/2;
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	085b      	lsrs	r3, r3, #1
 8000fc4:	71bb      	strb	r3, [r7, #6]

	for (int i = 0; i < num_bytes; i++)
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	e00c      	b.n	8000fe6 <WriteEndpoint+0x7a>
	{
		location[i] = data_buffer[i];
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	683a      	ldr	r2, [r7, #0]
 8000fd2:	441a      	add	r2, r3
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	68f9      	ldr	r1, [r7, #12]
 8000fda:	440b      	add	r3, r1
 8000fdc:	8812      	ldrh	r2, [r2, #0]
 8000fde:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < num_bytes; i++)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	79bb      	ldrb	r3, [r7, #6]
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	dbee      	blt.n	8000fcc <WriteEndpoint+0x60>
	}

	//Set STAT_TX to VALID. Mask to avoid toggling the toggle bits.
	switch(endpoint)
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d02a      	beq.n	800104a <WriteEndpoint+0xde>
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	dc3a      	bgt.n	800106e <WriteEndpoint+0x102>
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d002      	beq.n	8001002 <WriteEndpoint+0x96>
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d012      	beq.n	8001026 <WriteEndpoint+0xba>
		break;
	case 2:
		USBz->EP2R = (1 << 4) | (USBz->EP2R & 0x8F9F);
		break;
	}
}
 8001000:	e035      	b.n	800106e <WriteEndpoint+0x102>
		USBz->EP0R = (1 << 4) | (USBz->EP0R & 0x8F9F);
 8001002:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <WriteEndpoint+0x114>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	b29b      	uxth	r3, r3
 800100a:	b21b      	sxth	r3, r3
 800100c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001014:	b21b      	sxth	r3, r3
 8001016:	f043 0310 	orr.w	r3, r3, #16
 800101a:	b21a      	sxth	r2, r3
 800101c:	4b18      	ldr	r3, [pc, #96]	; (8001080 <WriteEndpoint+0x114>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	b292      	uxth	r2, r2
 8001022:	801a      	strh	r2, [r3, #0]
		break;
 8001024:	e023      	b.n	800106e <WriteEndpoint+0x102>
		USBz->EP1R = (1 << 4) | (USBz->EP1R & 0x8F9F);
 8001026:	4b16      	ldr	r3, [pc, #88]	; (8001080 <WriteEndpoint+0x114>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	889b      	ldrh	r3, [r3, #4]
 800102c:	b29b      	uxth	r3, r3
 800102e:	b21b      	sxth	r3, r3
 8001030:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001038:	b21b      	sxth	r3, r3
 800103a:	f043 0310 	orr.w	r3, r3, #16
 800103e:	b21a      	sxth	r2, r3
 8001040:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <WriteEndpoint+0x114>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	b292      	uxth	r2, r2
 8001046:	809a      	strh	r2, [r3, #4]
		break;
 8001048:	e011      	b.n	800106e <WriteEndpoint+0x102>
		USBz->EP2R = (1 << 4) | (USBz->EP2R & 0x8F9F);
 800104a:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <WriteEndpoint+0x114>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	891b      	ldrh	r3, [r3, #8]
 8001050:	b29b      	uxth	r3, r3
 8001052:	b21b      	sxth	r3, r3
 8001054:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800105c:	b21b      	sxth	r3, r3
 800105e:	f043 0310 	orr.w	r3, r3, #16
 8001062:	b21a      	sxth	r2, r3
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <WriteEndpoint+0x114>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	b292      	uxth	r2, r2
 800106a:	811a      	strh	r2, [r3, #8]
		break;
 800106c:	bf00      	nop
}
 800106e:	bf00      	nop
 8001070:	371c      	adds	r7, #28
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000078 	.word	0x20000078
 8001080:	20000074 	.word	0x20000074

08001084 <EndpointTX>:

//Sets up overall transaction, allowing multi-packet transfers
void EndpointTX(uint8_t endpoint, Transfer_t tx)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	e883 0006 	stmia.w	r3, {r1, r2}
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
	if (endpoint_0_tx.tx_length == 0)
 8001094:	4b25      	ldr	r3, [pc, #148]	; (800112c <EndpointTX+0xa8>)
 8001096:	88db      	ldrh	r3, [r3, #6]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d10d      	bne.n	80010b8 <EndpointTX+0x34>
	{
		WriteEndpoint(endpoint, endpoint_0_tx.buffer, 0);
 800109c:	4b23      	ldr	r3, [pc, #140]	; (800112c <EndpointTX+0xa8>)
 800109e:	6819      	ldr	r1, [r3, #0]
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	2200      	movs	r2, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff61 	bl	8000f6c <WriteEndpoint>
		endpoint_0_tx.tx_finished = 1;
 80010aa:	4b20      	ldr	r3, [pc, #128]	; (800112c <EndpointTX+0xa8>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	711a      	strb	r2, [r3, #4]
		endpoint_0_tx.tx_increments = 0;
 80010b0:	4b1e      	ldr	r3, [pc, #120]	; (800112c <EndpointTX+0xa8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	715a      	strb	r2, [r3, #5]
		endpoint_0_tx.tx_length = 0;
		endpoint_0_tx.tx_finished = 1;
		endpoint_0_tx.tx_increments = 0;
	}

}
 80010b6:	e034      	b.n	8001122 <EndpointTX+0x9e>
	else if (endpoint_0_tx.tx_length >= 64)
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <EndpointTX+0xa8>)
 80010ba:	88db      	ldrh	r3, [r3, #6]
 80010bc:	2b3f      	cmp	r3, #63	; 0x3f
 80010be:	d91a      	bls.n	80010f6 <EndpointTX+0x72>
		WriteEndpoint(endpoint, endpoint_0_tx.buffer + (endpoint_0_tx.tx_increments * 64), 64);
 80010c0:	4b1a      	ldr	r3, [pc, #104]	; (800112c <EndpointTX+0xa8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a19      	ldr	r2, [pc, #100]	; (800112c <EndpointTX+0xa8>)
 80010c6:	7952      	ldrb	r2, [r2, #5]
 80010c8:	0192      	lsls	r2, r2, #6
 80010ca:	1899      	adds	r1, r3, r2
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	2240      	movs	r2, #64	; 0x40
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff4b 	bl	8000f6c <WriteEndpoint>
		endpoint_0_tx.tx_length -= 64;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <EndpointTX+0xa8>)
 80010d8:	88db      	ldrh	r3, [r3, #6]
 80010da:	3b40      	subs	r3, #64	; 0x40
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <EndpointTX+0xa8>)
 80010e0:	80da      	strh	r2, [r3, #6]
		endpoint_0_tx.tx_finished = 0;
 80010e2:	4b12      	ldr	r3, [pc, #72]	; (800112c <EndpointTX+0xa8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	711a      	strb	r2, [r3, #4]
		endpoint_0_tx.tx_increments++;
 80010e8:	4b10      	ldr	r3, [pc, #64]	; (800112c <EndpointTX+0xa8>)
 80010ea:	795b      	ldrb	r3, [r3, #5]
 80010ec:	3301      	adds	r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b0e      	ldr	r3, [pc, #56]	; (800112c <EndpointTX+0xa8>)
 80010f2:	715a      	strb	r2, [r3, #5]
}
 80010f4:	e015      	b.n	8001122 <EndpointTX+0x9e>
		WriteEndpoint(endpoint, endpoint_0_tx.buffer + (endpoint_0_tx.tx_increments * 64), endpoint_0_tx.tx_length);
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <EndpointTX+0xa8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a0c      	ldr	r2, [pc, #48]	; (800112c <EndpointTX+0xa8>)
 80010fc:	7952      	ldrb	r2, [r2, #5]
 80010fe:	0192      	lsls	r2, r2, #6
 8001100:	1899      	adds	r1, r3, r2
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <EndpointTX+0xa8>)
 8001104:	88db      	ldrh	r3, [r3, #6]
 8001106:	b2da      	uxtb	r2, r3
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff2e 	bl	8000f6c <WriteEndpoint>
		endpoint_0_tx.tx_length = 0;
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <EndpointTX+0xa8>)
 8001112:	2200      	movs	r2, #0
 8001114:	80da      	strh	r2, [r3, #6]
		endpoint_0_tx.tx_finished = 1;
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <EndpointTX+0xa8>)
 8001118:	2201      	movs	r2, #1
 800111a:	711a      	strb	r2, [r3, #4]
		endpoint_0_tx.tx_increments = 0;
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <EndpointTX+0xa8>)
 800111e:	2200      	movs	r2, #0
 8001120:	715a      	strb	r2, [r3, #5]
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200001c8 	.word	0x200001c8

08001130 <USB_HP_IRQHandler>:
/* -----------INTERRUPTS-------------*/
/*-----------------------------------*/

//Isochronous and Bulk stuff
void USB_HP_IRQHandler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <USB_LP_IRQHandler>:

//Everything
void USB_LP_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	if (USBz->ISTR & USB_ISTR_CTR)
 8001144:	4b7f      	ldr	r3, [pc, #508]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800114c:	b29b      	uxth	r3, r3
 800114e:	b21b      	sxth	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	da01      	bge.n	8001158 <USB_LP_IRQHandler+0x18>
	{
		EndpointCallback();
 8001154:	f000 f902 	bl	800135c <EndpointCallback>
	}
	if (USBz->ISTR & USB_ISTR_PMAOVR)
 8001158:	4b7a      	ldr	r3, [pc, #488]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001160:	b29b      	uxth	r3, r3
 8001162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d008      	beq.n	800117c <USB_LP_IRQHandler+0x3c>
	{
		USBz->ISTR = ~USB_ISTR_PMAOVR;
 800116a:	4b76      	ldr	r3, [pc, #472]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8001172:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		myprint("PMAOVR Interrupt\r\n");
 8001176:	4874      	ldr	r0, [pc, #464]	; (8001348 <USB_LP_IRQHandler+0x208>)
 8001178:	f7ff fcfa 	bl	8000b70 <myprint>
	}
	if (USBz->ISTR & USB_ISTR_ERR)
 800117c:	4b71      	ldr	r3, [pc, #452]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001184:	b29b      	uxth	r3, r3
 8001186:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d005      	beq.n	800119a <USB_LP_IRQHandler+0x5a>
	{
		USBz->ISTR = ~USB_ISTR_ERR;
 800118e:	4b6d      	ldr	r3, [pc, #436]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8001196:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		//myprint("ERR Interrupt\r\n");
	}
	if (USBz->ISTR & USB_ISTR_SUSP)
 800119a:	4b6a      	ldr	r3, [pc, #424]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d020      	beq.n	80011ee <USB_LP_IRQHandler+0xae>
	{
		USBz->CNTR |= USB_CNTR_FSUSP;
 80011ac:	4b65      	ldr	r3, [pc, #404]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	4b63      	ldr	r3, [pc, #396]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f042 0208 	orr.w	r2, r2, #8
 80011be:	b292      	uxth	r2, r2
 80011c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		USBz->ISTR = ~USB_ISTR_SUSP;
 80011c4:	4b5f      	ldr	r3, [pc, #380]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 80011cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		USBz->CNTR |= USB_CNTR_LPMODE;
 80011d0:	4b5c      	ldr	r3, [pc, #368]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b5a      	ldr	r3, [pc, #360]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f042 0204 	orr.w	r2, r2, #4
 80011e2:	b292      	uxth	r2, r2
 80011e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

		myprint("SUSP Interrupt\r\n");
 80011e8:	4858      	ldr	r0, [pc, #352]	; (800134c <USB_LP_IRQHandler+0x20c>)
 80011ea:	f7ff fcc1 	bl	8000b70 <myprint>
	}
	if (USBz->ISTR & USB_ISTR_WKUP)
 80011ee:	4b55      	ldr	r3, [pc, #340]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d029      	beq.n	8001254 <USB_LP_IRQHandler+0x114>
	{
		USBz->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001200:	4b50      	ldr	r3, [pc, #320]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001208:	b29a      	uxth	r2, r3
 800120a:	4b4e      	ldr	r3, [pc, #312]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f022 0204 	bic.w	r2, r2, #4
 8001212:	b292      	uxth	r2, r2
 8001214:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		USBz->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001218:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001220:	b29a      	uxth	r2, r3
 8001222:	4b48      	ldr	r3, [pc, #288]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f022 0208 	bic.w	r2, r2, #8
 800122a:	b292      	uxth	r2, r2
 800122c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		USBz->ISTR = ~USB_ISTR_WKUP;
 8001230:	4b44      	ldr	r3, [pc, #272]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8001238:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

		USBz->CNTR |= USB_CNTR_RESETM | USB_CNTR_CTRM | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ESOFM | USB_CNTR_PMAOVRM | USB_CNTR_ERRM | USB_CNTR_SOFM;	//Enable these USB Interrupts
 800123c:	4b41      	ldr	r3, [pc, #260]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001244:	b29a      	uxth	r2, r3
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f062 02ff 	orn	r2, r2, #255	; 0xff
 800124e:	b292      	uxth	r2, r2
 8001250:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		//myprint("WKUP Interrupt\r\n");
	}
	if (USBz->ISTR & USB_ISTR_RESET)
 8001254:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800125c:	b29b      	uxth	r3, r3
 800125e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001262:	2b00      	cmp	r3, #0
 8001264:	d04e      	beq.n	8001304 <USB_LP_IRQHandler+0x1c4>
	{
		USBz->ISTR = ~USB_ISTR_RESET;
 8001266:	4b37      	ldr	r3, [pc, #220]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 800126e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

		USBz->BTABLE = 0;
 8001272:	4b34      	ldr	r3, [pc, #208]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2200      	movs	r2, #0
 8001278:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

		//Configure endpoint0 as control, TX NAK, RX VALID
		USBz->EP0R = USB_EP_CONTROL | (2 << 4) | (3 << 12);
 800127c:	4b31      	ldr	r3, [pc, #196]	; (8001344 <USB_LP_IRQHandler+0x204>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f243 2220 	movw	r2, #12832	; 0x3220
 8001284:	801a      	strh	r2, [r3, #0]

		//Configure endpoint1
		USBz->EP1R = USB_EP_INTERRUPT | (3 << 4) | (3 << 12) | USB_EP_DTOG_RX | USB_EP_DTOG_TX | 0x1;
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f247 6271 	movw	r2, #30321	; 0x7671
 800128e:	809a      	strh	r2, [r3, #4]

		//Configure BTable for endpoint 0
		my_btable[0].ADDR_TX = (uint16_t)0x20;
 8001290:	4b2f      	ldr	r3, [pc, #188]	; (8001350 <USB_LP_IRQHandler+0x210>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2220      	movs	r2, #32
 8001296:	801a      	strh	r2, [r3, #0]
		my_btable[0].COUNT_TX = (uint16_t)0;
 8001298:	4b2d      	ldr	r3, [pc, #180]	; (8001350 <USB_LP_IRQHandler+0x210>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	805a      	strh	r2, [r3, #2]
		my_btable[0].ADDR_RX = (uint16_t)0x60;
 80012a0:	4b2b      	ldr	r3, [pc, #172]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2260      	movs	r2, #96	; 0x60
 80012a6:	809a      	strh	r2, [r3, #4]
		my_btable[0].COUNT_RX = (uint16_t)0x8400;
 80012a8:	4b29      	ldr	r3, [pc, #164]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f44f 4204 	mov.w	r2, #33792	; 0x8400
 80012b0:	80da      	strh	r2, [r3, #6]

		//Configure BTable for endpoint 1
		my_btable[1].ADDR_TX = (uint16_t)0xA0;
 80012b2:	4b27      	ldr	r3, [pc, #156]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	3308      	adds	r3, #8
 80012b8:	22a0      	movs	r2, #160	; 0xa0
 80012ba:	801a      	strh	r2, [r3, #0]
		my_btable[1].COUNT_TX = (uint16_t)0;
 80012bc:	4b24      	ldr	r3, [pc, #144]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3308      	adds	r3, #8
 80012c2:	2200      	movs	r2, #0
 80012c4:	805a      	strh	r2, [r3, #2]
		my_btable[1].ADDR_RX = (uint16_t)0xE0;
 80012c6:	4b22      	ldr	r3, [pc, #136]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3308      	adds	r3, #8
 80012cc:	22e0      	movs	r2, #224	; 0xe0
 80012ce:	809a      	strh	r2, [r3, #4]
		my_btable[1].COUNT_RX = (uint16_t)0x8400;
 80012d0:	4b1f      	ldr	r3, [pc, #124]	; (8001350 <USB_LP_IRQHandler+0x210>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	3308      	adds	r3, #8
 80012d6:	f44f 4204 	mov.w	r2, #33792	; 0x8400
 80012da:	80da      	strh	r2, [r3, #6]

		//Enable USB interrupts and peripheral
		USBz->CNTR |= USB_CNTR_RESETM | USB_CNTR_CTRM | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ESOFM;
 80012dc:	4b19      	ldr	r3, [pc, #100]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80012e4:	b299      	uxth	r1, r3
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <USB_LP_IRQHandler+0x214>)
 80012ec:	430b      	orrs	r3, r1
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
		USBz->DADDR = USB_DADDR_EF;
 80012f4:	4b13      	ldr	r3, [pc, #76]	; (8001344 <USB_LP_IRQHandler+0x204>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2280      	movs	r2, #128	; 0x80
 80012fa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

		myprint("Reset Interrupt\r\n");
 80012fe:	4816      	ldr	r0, [pc, #88]	; (8001358 <USB_LP_IRQHandler+0x218>)
 8001300:	f7ff fc36 	bl	8000b70 <myprint>
	}
	if (USBz->ISTR & USB_ISTR_SOF)
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800130c:	b29b      	uxth	r3, r3
 800130e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001312:	2b00      	cmp	r3, #0
 8001314:	d005      	beq.n	8001322 <USB_LP_IRQHandler+0x1e2>
	{
		USBz->ISTR = ~USB_ISTR_SOF;
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 800131e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}
	if (USBz->ISTR & USB_ISTR_ESOF)
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800132a:	b29b      	uxth	r3, r3
 800132c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <USB_LP_IRQHandler+0x200>
	{
		USBz->ISTR = ~USB_ISTR_ESOF;
 8001334:	4b03      	ldr	r3, [pc, #12]	; (8001344 <USB_LP_IRQHandler+0x204>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 800133c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000074 	.word	0x20000074
 8001348:	08005be4 	.word	0x08005be4
 800134c:	08005bf8 	.word	0x08005bf8
 8001350:	20000078 	.word	0x20000078
 8001354:	ffff9d00 	.word	0xffff9d00
 8001358:	08005c0c 	.word	0x08005c0c

0800135c <EndpointCallback>:

void EndpointCallback(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
	//Loop to take care of all endpoint interrupts
	while (USBz->ISTR & USB_ISTR_CTR)
 8001362:	e0b3      	b.n	80014cc <EndpointCallback+0x170>
	{
		uint16_t ep = USBz->ISTR & USB_ISTR_EP_ID;
 8001364:	4b60      	ldr	r3, [pc, #384]	; (80014e8 <EndpointCallback+0x18c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800136c:	b29b      	uxth	r3, r3
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	80fb      	strh	r3, [r7, #6]
		uint16_t dir = USBz->ISTR & USB_ISTR_DIR;
 8001374:	4b5c      	ldr	r3, [pc, #368]	; (80014e8 <EndpointCallback+0x18c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800137c:	b29b      	uxth	r3, r3
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	80bb      	strh	r3, [r7, #4]

		switch(ep)
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <EndpointCallback+0x36>
 800138a:	2b01      	cmp	r3, #1
 800138c:	f000 8089 	beq.w	80014a2 <EndpointCallback+0x146>
 8001390:	e09c      	b.n	80014cc <EndpointCallback+0x170>
		{
		case 0:	//Control
			if (dir) //OUT/SETUP
 8001392:	88bb      	ldrh	r3, [r7, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d05c      	beq.n	8001452 <EndpointCallback+0xf6>
			{
				//See if SETUP has been received
				if (USBz->EP0R & USB_EP_SETUP)	//SETUP
 8001398:	4b53      	ldr	r3, [pc, #332]	; (80014e8 <EndpointCallback+0x18c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d02b      	beq.n	8001400 <EndpointCallback+0xa4>
				{
					uint8_t num_bytes = my_btable[0].COUNT_RX;
 80013a8:	4b50      	ldr	r3, [pc, #320]	; (80014ec <EndpointCallback+0x190>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	88db      	ldrh	r3, [r3, #6]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	70bb      	strb	r3, [r7, #2]
					if (num_bytes > 0)
 80013b2:	78bb      	ldrb	r3, [r7, #2]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d004      	beq.n	80013c2 <EndpointCallback+0x66>
					{
						ReadEndpoint(0, num_bytes);
 80013b8:	78bb      	ldrb	r3, [r7, #2]
 80013ba:	4619      	mov	r1, r3
 80013bc:	2000      	movs	r0, #0
 80013be:	f7ff fd95 	bl	8000eec <ReadEndpoint>
					}

					USBz->EP0R = ((~USB_EP_CTR_RX) & USBz->EP0R) & 0x8F8F;
 80013c2:	4b49      	ldr	r3, [pc, #292]	; (80014e8 <EndpointCallback+0x18c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	b299      	uxth	r1, r3
 80013ca:	4b47      	ldr	r3, [pc, #284]	; (80014e8 <EndpointCallback+0x18c>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	f640 738f 	movw	r3, #3983	; 0xf8f
 80013d2:	400b      	ands	r3, r1
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	8013      	strh	r3, [r2, #0]

					SetupCallback();
 80013d8:	f000 f890 	bl	80014fc <SetupCallback>

					//Set RX to Valid
					USBz->EP0R = (1 << 12) | (USBz->EP0R & 0x9F8F);
 80013dc:	4b42      	ldr	r3, [pc, #264]	; (80014e8 <EndpointCallback+0x18c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80013ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	4b3c      	ldr	r3, [pc, #240]	; (80014e8 <EndpointCallback+0x18c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	b292      	uxth	r2, r2
 80013fc:	801a      	strh	r2, [r3, #0]
 80013fe:	e065      	b.n	80014cc <EndpointCallback+0x170>
				}
				else if (USBz->EP0R & USB_EP_CTR_RX) //OUT
 8001400:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <EndpointCallback+0x18c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	881b      	ldrh	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	b21b      	sxth	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	da5e      	bge.n	80014cc <EndpointCallback+0x170>
				{
					USBz->EP0R = ((~USB_EP_CTR_RX) & USBz->EP0R) & 0x8F8F;
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <EndpointCallback+0x18c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	b299      	uxth	r1, r3
 8001416:	4b34      	ldr	r3, [pc, #208]	; (80014e8 <EndpointCallback+0x18c>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800141e:	400b      	ands	r3, r1
 8001420:	b29b      	uxth	r3, r3
 8001422:	8013      	strh	r3, [r2, #0]

					uint8_t num_bytes = my_btable[0].COUNT_RX;
 8001424:	4b31      	ldr	r3, [pc, #196]	; (80014ec <EndpointCallback+0x190>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	88db      	ldrh	r3, [r3, #6]
 800142a:	b29b      	uxth	r3, r3
 800142c:	70fb      	strb	r3, [r7, #3]

					//Set RX to Valid
					USBz->EP0R = (1 << 12) | (USBz->EP0R & 0x9F8F);
 800142e:	4b2e      	ldr	r3, [pc, #184]	; (80014e8 <EndpointCallback+0x18c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	b29b      	uxth	r3, r3
 8001436:	b21b      	sxth	r3, r3
 8001438:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800143c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001440:	b21b      	sxth	r3, r3
 8001442:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001446:	b21a      	sxth	r2, r3
 8001448:	4b27      	ldr	r3, [pc, #156]	; (80014e8 <EndpointCallback+0x18c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	b292      	uxth	r2, r2
 800144e:	801a      	strh	r2, [r3, #0]
 8001450:	e03c      	b.n	80014cc <EndpointCallback+0x170>
				}
			}
			else //IN
			{
				//Set device address at end of SET_ADDRESS transaction
				if ((address > 0))
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <EndpointCallback+0x194>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00c      	beq.n	8001474 <EndpointCallback+0x118>
				{
					USBz->DADDR = address | (1 << 7);	//Set address and enable
 800145a:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <EndpointCallback+0x194>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <EndpointCallback+0x18c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	b292      	uxth	r2, r2
 800146a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
					address = 0;
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <EndpointCallback+0x194>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
				}

				//myprint_dec(endpoint_0_tx.tx_finished);

				if (endpoint_0_tx.tx_finished != 1)
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <EndpointCallback+0x198>)
 8001476:	791b      	ldrb	r3, [r3, #4]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d005      	beq.n	8001488 <EndpointCallback+0x12c>
				{
					EndpointTX(0, endpoint_0_tx);
 800147c:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <EndpointCallback+0x198>)
 800147e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001482:	2000      	movs	r0, #0
 8001484:	f7ff fdfe 	bl	8001084 <EndpointTX>
					//myprint_dec(endpoint_0_tx.tx_finished);
				}

				//Clear interrupt bit
				USBz->EP0R = ((~USB_EP_CTR_TX) & USBz->EP0R) & 0x8F8F;
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <EndpointCallback+0x18c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	b29b      	uxth	r3, r3
 8001490:	4a15      	ldr	r2, [pc, #84]	; (80014e8 <EndpointCallback+0x18c>)
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800149c:	b29b      	uxth	r3, r3
 800149e:	8013      	strh	r3, [r2, #0]
			}
		break;
 80014a0:	e014      	b.n	80014cc <EndpointCallback+0x170>
		case 1: //Endpoint
			if (dir) //OUT/SETUP
 80014a2:	88bb      	ldrh	r3, [r7, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d110      	bne.n	80014ca <EndpointCallback+0x16e>
			{

			}
			else //IN
			{
				WriteEndpoint(1, report.data, 5);
 80014a8:	2205      	movs	r2, #5
 80014aa:	4913      	ldr	r1, [pc, #76]	; (80014f8 <EndpointCallback+0x19c>)
 80014ac:	2001      	movs	r0, #1
 80014ae:	f7ff fd5d 	bl	8000f6c <WriteEndpoint>

				USBz->EP1R = ((~USB_EP_CTR_TX) & USBz->EP1R) & 0x8F8F;
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <EndpointCallback+0x18c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	889b      	ldrh	r3, [r3, #4]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <EndpointCallback+0x18c>)
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80014c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	8093      	strh	r3, [r2, #4]
			}

		break;
 80014ca:	bf00      	nop
	while (USBz->ISTR & USB_ISTR_CTR)
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <EndpointCallback+0x18c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	b21b      	sxth	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f6ff af43 	blt.w	8001364 <EndpointCallback+0x8>
		}
	}
}
 80014de:	bf00      	nop
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000074 	.word	0x20000074
 80014ec:	20000078 	.word	0x20000078
 80014f0:	200001bc 	.word	0x200001bc
 80014f4:	200001c8 	.word	0x200001c8
 80014f8:	200001c0 	.word	0x200001c0

080014fc <SetupCallback>:

void SetupCallback(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
	//myprint("\tSETUP RECEIVED\r\n");
	uint8_t descriptor_type;

	//Determine Request
	uint8_t bmRequestType = ((uint8_t*)read_buffer)[0];
 8001502:	4ba5      	ldr	r3, [pc, #660]	; (8001798 <SetupCallback+0x29c>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	72fb      	strb	r3, [r7, #11]
	uint8_t bRequest = ((uint8_t*)read_buffer)[1];
 8001508:	4ba3      	ldr	r3, [pc, #652]	; (8001798 <SetupCallback+0x29c>)
 800150a:	785b      	ldrb	r3, [r3, #1]
 800150c:	72bb      	strb	r3, [r7, #10]
	uint16_t wValue = read_buffer[1];
 800150e:	4ba2      	ldr	r3, [pc, #648]	; (8001798 <SetupCallback+0x29c>)
 8001510:	885b      	ldrh	r3, [r3, #2]
 8001512:	813b      	strh	r3, [r7, #8]
	uint16_t wIndex = read_buffer[2];
 8001514:	4ba0      	ldr	r3, [pc, #640]	; (8001798 <SetupCallback+0x29c>)
 8001516:	889b      	ldrh	r3, [r3, #4]
 8001518:	80fb      	strh	r3, [r7, #6]
	uint16_t wLength = read_buffer[3];
 800151a:	4b9f      	ldr	r3, [pc, #636]	; (8001798 <SetupCallback+0x29c>)
 800151c:	88db      	ldrh	r3, [r3, #6]
 800151e:	80bb      	strh	r3, [r7, #4]

	USBRequestDirection direction 	= (bmRequestType & 0x80) ? REQUEST_D2H : REQUEST_H2D;
 8001520:	7afb      	ldrb	r3, [r7, #11]
 8001522:	09db      	lsrs	r3, r3, #7
 8001524:	70fb      	strb	r3, [r7, #3]
	USBRequestType type 			= (bmRequestType & 0x60) >> 5;
 8001526:	7afb      	ldrb	r3, [r7, #11]
 8001528:	115b      	asrs	r3, r3, #5
 800152a:	b2db      	uxtb	r3, r3
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	70bb      	strb	r3, [r7, #2]
	USBRequestRecipient recipient 	= bmRequestType & 0x1F;
 8001532:	7afb      	ldrb	r3, [r7, #11]
 8001534:	f003 031f 	and.w	r3, r3, #31
 8001538:	707b      	strb	r3, [r7, #1]

	//Handle Request
	switch(bRequest)
 800153a:	7abb      	ldrb	r3, [r7, #10]
 800153c:	2b12      	cmp	r3, #18
 800153e:	f200 8169 	bhi.w	8001814 <SetupCallback+0x318>
 8001542:	a201      	add	r2, pc, #4	; (adr r2, 8001548 <SetupCallback+0x4c>)
 8001544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001548:	08001595 	.word	0x08001595
 800154c:	0800159d 	.word	0x0800159d
 8001550:	08001815 	.word	0x08001815
 8001554:	080015a5 	.word	0x080015a5
 8001558:	08001815 	.word	0x08001815
 800155c:	080015ad 	.word	0x080015ad
 8001560:	080015ed 	.word	0x080015ed
 8001564:	0800177f 	.word	0x0800177f
 8001568:	08001787 	.word	0x08001787
 800156c:	0800178f 	.word	0x0800178f
 8001570:	080017fd 	.word	0x080017fd
 8001574:	08001815 	.word	0x08001815
 8001578:	08001815 	.word	0x08001815
 800157c:	08001815 	.word	0x08001815
 8001580:	08001815 	.word	0x08001815
 8001584:	08001815 	.word	0x08001815
 8001588:	08001815 	.word	0x08001815
 800158c:	08001805 	.word	0x08001805
 8001590:	0800180d 	.word	0x0800180d
	{
	case GET_STATUS:
		myprint("\t\tGET_STATUS\r\n");
 8001594:	4881      	ldr	r0, [pc, #516]	; (800179c <SetupCallback+0x2a0>)
 8001596:	f7ff faeb 	bl	8000b70 <myprint>
		break;
 800159a:	e13f      	b.n	800181c <SetupCallback+0x320>
	case CLEAR_FEATURE:
		myprint("\t\tCLEAR_FEATURE\r\n");
 800159c:	4880      	ldr	r0, [pc, #512]	; (80017a0 <SetupCallback+0x2a4>)
 800159e:	f7ff fae7 	bl	8000b70 <myprint>
		break;
 80015a2:	e13b      	b.n	800181c <SetupCallback+0x320>
	case SET_FEATURE:
		myprint("\t\tSET_FEATURE\r\n");
 80015a4:	487f      	ldr	r0, [pc, #508]	; (80017a4 <SetupCallback+0x2a8>)
 80015a6:	f7ff fae3 	bl	8000b70 <myprint>
		break;
 80015aa:	e137      	b.n	800181c <SetupCallback+0x320>
	case SET_ADDRESS:
		address = wValue & 0x7F;
 80015ac:	893b      	ldrh	r3, [r7, #8]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4b7c      	ldr	r3, [pc, #496]	; (80017a8 <SetupCallback+0x2ac>)
 80015b8:	701a      	strb	r2, [r3, #0]
		my_btable[0].COUNT_TX = 0;
 80015ba:	4b7c      	ldr	r3, [pc, #496]	; (80017ac <SetupCallback+0x2b0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2200      	movs	r2, #0
 80015c0:	805a      	strh	r2, [r3, #2]
		USBz->EP0R = (1 << 4) | (USBz->EP0R & 0x8F9F);
 80015c2:	4b7b      	ldr	r3, [pc, #492]	; (80017b0 <SetupCallback+0x2b4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	b21a      	sxth	r2, r3
 80015dc:	4b74      	ldr	r3, [pc, #464]	; (80017b0 <SetupCallback+0x2b4>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	b292      	uxth	r2, r2
 80015e2:	801a      	strh	r2, [r3, #0]

		myprint("\t\tSET_ADDRESS\r\n");
 80015e4:	4873      	ldr	r0, [pc, #460]	; (80017b4 <SetupCallback+0x2b8>)
 80015e6:	f7ff fac3 	bl	8000b70 <myprint>

		break;
 80015ea:	e117      	b.n	800181c <SetupCallback+0x320>
	case GET_DESCRIPTOR:
		myprint("\t\tGET_DESCRIPTOR\r\n");
 80015ec:	4872      	ldr	r0, [pc, #456]	; (80017b8 <SetupCallback+0x2bc>)
 80015ee:	f7ff fabf 	bl	8000b70 <myprint>
		descriptor_type = (wValue >> 8) & 0xFF;
 80015f2:	893b      	ldrh	r3, [r7, #8]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	703b      	strb	r3, [r7, #0]

		switch(descriptor_type)
 80015fa:	783b      	ldrb	r3, [r7, #0]
 80015fc:	2b22      	cmp	r3, #34	; 0x22
 80015fe:	f000 809f 	beq.w	8001740 <SetupCallback+0x244>
 8001602:	2b22      	cmp	r3, #34	; 0x22
 8001604:	f300 80af 	bgt.w	8001766 <SetupCallback+0x26a>
 8001608:	2b01      	cmp	r3, #1
 800160a:	d002      	beq.n	8001612 <SetupCallback+0x116>
 800160c:	2b02      	cmp	r3, #2
 800160e:	d012      	beq.n	8001636 <SetupCallback+0x13a>
 8001610:	e0a9      	b.n	8001766 <SetupCallback+0x26a>
		{
		case 1:
			myprint("\t\t\tDevice\r\n");
 8001612:	486a      	ldr	r0, [pc, #424]	; (80017bc <SetupCallback+0x2c0>)
 8001614:	f7ff faac 	bl	8000b70 <myprint>
			//myprint_hex(wLength);

			//Write data to PMA (sets endpoint transfer as valid)
			endpoint_0_tx.buffer = device.data;
 8001618:	4b69      	ldr	r3, [pc, #420]	; (80017c0 <SetupCallback+0x2c4>)
 800161a:	4a6a      	ldr	r2, [pc, #424]	; (80017c4 <SetupCallback+0x2c8>)
 800161c:	601a      	str	r2, [r3, #0]
			endpoint_0_tx.tx_length = device.descriptor.bLength;
 800161e:	4b69      	ldr	r3, [pc, #420]	; (80017c4 <SetupCallback+0x2c8>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b29a      	uxth	r2, r3
 8001624:	4b66      	ldr	r3, [pc, #408]	; (80017c0 <SetupCallback+0x2c4>)
 8001626:	80da      	strh	r2, [r3, #6]
			EndpointTX(0, endpoint_0_tx);
 8001628:	4b65      	ldr	r3, [pc, #404]	; (80017c0 <SetupCallback+0x2c4>)
 800162a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff fd28 	bl	8001084 <EndpointTX>
			//WriteEndpoint(0, device.data, device.descriptor.bLength);
			break;
 8001634:	e0a2      	b.n	800177c <SetupCallback+0x280>
		case 2:
			myprint("\t\t\tConfiguration\r\n");
 8001636:	4864      	ldr	r0, [pc, #400]	; (80017c8 <SetupCallback+0x2cc>)
 8001638:	f7ff fa9a 	bl	8000b70 <myprint>

			if (wLength == 9)
 800163c:	88bb      	ldrh	r3, [r7, #4]
 800163e:	2b09      	cmp	r3, #9
 8001640:	d10e      	bne.n	8001660 <SetupCallback+0x164>
			{
				endpoint_0_tx.buffer = configuration.data;
 8001642:	4b5f      	ldr	r3, [pc, #380]	; (80017c0 <SetupCallback+0x2c4>)
 8001644:	4a61      	ldr	r2, [pc, #388]	; (80017cc <SetupCallback+0x2d0>)
 8001646:	601a      	str	r2, [r3, #0]
				endpoint_0_tx.tx_length = configuration.descriptor.bLength;
 8001648:	4b60      	ldr	r3, [pc, #384]	; (80017cc <SetupCallback+0x2d0>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b5c      	ldr	r3, [pc, #368]	; (80017c0 <SetupCallback+0x2c4>)
 8001650:	80da      	strh	r2, [r3, #6]
				EndpointTX(0, endpoint_0_tx);
 8001652:	4b5b      	ldr	r3, [pc, #364]	; (80017c0 <SetupCallback+0x2c4>)
 8001654:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001658:	2000      	movs	r0, #0
 800165a:	f7ff fd13 	bl	8001084 <EndpointTX>
				endpoint_0_tx.tx_length = configuration_buffer_index;
				EndpointTX(0, endpoint_0_tx);
				//WriteEndpoint(0, configuration_buffer, configuration_buffer_index);
			}

			break;
 800165e:	e08d      	b.n	800177c <SetupCallback+0x280>
				int configuration_buffer_index = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
				for (int i = 0; i < configuration.descriptor.bLength; i++, configuration_buffer_index++)
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
 8001668:	e00e      	b.n	8001688 <SetupCallback+0x18c>
					configuration_buffer[configuration_buffer_index] = configuration.data[i];
 800166a:	4a58      	ldr	r2, [pc, #352]	; (80017cc <SetupCallback+0x2d0>)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	4413      	add	r3, r2
 8001670:	7819      	ldrb	r1, [r3, #0]
 8001672:	4a57      	ldr	r2, [pc, #348]	; (80017d0 <SetupCallback+0x2d4>)
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	4413      	add	r3, r2
 8001678:	460a      	mov	r2, r1
 800167a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < configuration.descriptor.bLength; i++, configuration_buffer_index++)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	3301      	adds	r3, #1
 8001680:	61bb      	str	r3, [r7, #24]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3301      	adds	r3, #1
 8001686:	61fb      	str	r3, [r7, #28]
 8001688:	4b50      	ldr	r3, [pc, #320]	; (80017cc <SetupCallback+0x2d0>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	4293      	cmp	r3, r2
 8001692:	dbea      	blt.n	800166a <SetupCallback+0x16e>
				for (int i = 0; i < interface.descriptor.bLength; i++, configuration_buffer_index++)
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e00e      	b.n	80016b8 <SetupCallback+0x1bc>
					configuration_buffer[configuration_buffer_index] = interface.data[i];
 800169a:	4a4e      	ldr	r2, [pc, #312]	; (80017d4 <SetupCallback+0x2d8>)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	4413      	add	r3, r2
 80016a0:	7819      	ldrb	r1, [r3, #0]
 80016a2:	4a4b      	ldr	r2, [pc, #300]	; (80017d0 <SetupCallback+0x2d4>)
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	4413      	add	r3, r2
 80016a8:	460a      	mov	r2, r1
 80016aa:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < interface.descriptor.bLength; i++, configuration_buffer_index++)
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	3301      	adds	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	3301      	adds	r3, #1
 80016b6:	61fb      	str	r3, [r7, #28]
 80016b8:	4b46      	ldr	r3, [pc, #280]	; (80017d4 <SetupCallback+0x2d8>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	4293      	cmp	r3, r2
 80016c2:	dbea      	blt.n	800169a <SetupCallback+0x19e>
				for (int i = 0; i < endpoint.descriptor.bLength; i++, configuration_buffer_index++)
 80016c4:	2300      	movs	r3, #0
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	e00e      	b.n	80016e8 <SetupCallback+0x1ec>
					configuration_buffer[configuration_buffer_index] = endpoint.data[i];
 80016ca:	4a43      	ldr	r2, [pc, #268]	; (80017d8 <SetupCallback+0x2dc>)
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4413      	add	r3, r2
 80016d0:	7819      	ldrb	r1, [r3, #0]
 80016d2:	4a3f      	ldr	r2, [pc, #252]	; (80017d0 <SetupCallback+0x2d4>)
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	4413      	add	r3, r2
 80016d8:	460a      	mov	r2, r1
 80016da:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < endpoint.descriptor.bLength; i++, configuration_buffer_index++)
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	3301      	adds	r3, #1
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3301      	adds	r3, #1
 80016e6:	61fb      	str	r3, [r7, #28]
 80016e8:	4b3b      	ldr	r3, [pc, #236]	; (80017d8 <SetupCallback+0x2dc>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	4293      	cmp	r3, r2
 80016f2:	dbea      	blt.n	80016ca <SetupCallback+0x1ce>
				for (int i = 0; i < hid.descriptor.bLength; i++, configuration_buffer_index++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	e00e      	b.n	8001718 <SetupCallback+0x21c>
					configuration_buffer[configuration_buffer_index] = hid.data[i];
 80016fa:	4a38      	ldr	r2, [pc, #224]	; (80017dc <SetupCallback+0x2e0>)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4413      	add	r3, r2
 8001700:	7819      	ldrb	r1, [r3, #0]
 8001702:	4a33      	ldr	r2, [pc, #204]	; (80017d0 <SetupCallback+0x2d4>)
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	4413      	add	r3, r2
 8001708:	460a      	mov	r2, r1
 800170a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < hid.descriptor.bLength; i++, configuration_buffer_index++)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3301      	adds	r3, #1
 8001716:	61fb      	str	r3, [r7, #28]
 8001718:	4b30      	ldr	r3, [pc, #192]	; (80017dc <SetupCallback+0x2e0>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4293      	cmp	r3, r2
 8001722:	dbea      	blt.n	80016fa <SetupCallback+0x1fe>
				endpoint_0_tx.buffer = configuration_buffer;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <SetupCallback+0x2c4>)
 8001726:	4a2a      	ldr	r2, [pc, #168]	; (80017d0 <SetupCallback+0x2d4>)
 8001728:	601a      	str	r2, [r3, #0]
				endpoint_0_tx.tx_length = configuration_buffer_index;
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	b29a      	uxth	r2, r3
 800172e:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <SetupCallback+0x2c4>)
 8001730:	80da      	strh	r2, [r3, #6]
				EndpointTX(0, endpoint_0_tx);
 8001732:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <SetupCallback+0x2c4>)
 8001734:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001738:	2000      	movs	r0, #0
 800173a:	f7ff fca3 	bl	8001084 <EndpointTX>
			break;
 800173e:	e01d      	b.n	800177c <SetupCallback+0x280>
		case 34: //HID Report
			myprint("\t\t\tHID Report\r\n");
 8001740:	4827      	ldr	r0, [pc, #156]	; (80017e0 <SetupCallback+0x2e4>)
 8001742:	f7ff fa15 	bl	8000b70 <myprint>

			endpoint_0_tx.buffer = ReportDescriptor;
 8001746:	4b1e      	ldr	r3, [pc, #120]	; (80017c0 <SetupCallback+0x2c4>)
 8001748:	4a26      	ldr	r2, [pc, #152]	; (80017e4 <SetupCallback+0x2e8>)
 800174a:	601a      	str	r2, [r3, #0]
			endpoint_0_tx.tx_length = hid.descriptor.wDescriptorLength;
 800174c:	4b23      	ldr	r3, [pc, #140]	; (80017dc <SetupCallback+0x2e0>)
 800174e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8001752:	b29a      	uxth	r2, r3
 8001754:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <SetupCallback+0x2c4>)
 8001756:	80da      	strh	r2, [r3, #6]

			EndpointTX(0, endpoint_0_tx);
 8001758:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <SetupCallback+0x2c4>)
 800175a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800175e:	2000      	movs	r0, #0
 8001760:	f7ff fc90 	bl	8001084 <EndpointTX>

			break;
 8001764:	e00a      	b.n	800177c <SetupCallback+0x280>
		default:
			myprint("\t\t\tDefault: ");
 8001766:	4820      	ldr	r0, [pc, #128]	; (80017e8 <SetupCallback+0x2ec>)
 8001768:	f7ff fa02 	bl	8000b70 <myprint>
			myprint_hex(descriptor_type);
 800176c:	783b      	ldrb	r3, [r7, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fa32 	bl	8000bd8 <myprint_hex>
			myprint("\r\n");
 8001774:	481d      	ldr	r0, [pc, #116]	; (80017ec <SetupCallback+0x2f0>)
 8001776:	f7ff f9fb 	bl	8000b70 <myprint>
			break;
 800177a:	bf00      	nop
		}

		break;
 800177c:	e04e      	b.n	800181c <SetupCallback+0x320>
	case SET_DESCRIPTOR:
		myprint("\t\tSET_DESCRIPTOR\r\n");
 800177e:	481c      	ldr	r0, [pc, #112]	; (80017f0 <SetupCallback+0x2f4>)
 8001780:	f7ff f9f6 	bl	8000b70 <myprint>
		break;
 8001784:	e04a      	b.n	800181c <SetupCallback+0x320>
	case GET_CONFIGURATION:
		myprint("\t\tGET_CONFIGURATION\r\n");
 8001786:	481b      	ldr	r0, [pc, #108]	; (80017f4 <SetupCallback+0x2f8>)
 8001788:	f7ff f9f2 	bl	8000b70 <myprint>
		break;
 800178c:	e046      	b.n	800181c <SetupCallback+0x320>
	case SET_CONFIGURATION:
		myprint("\t\tSET_CONFIGURATION\r\n");
 800178e:	481a      	ldr	r0, [pc, #104]	; (80017f8 <SetupCallback+0x2fc>)
 8001790:	f7ff f9ee 	bl	8000b70 <myprint>
		break;
 8001794:	e042      	b.n	800181c <SetupCallback+0x320>
 8001796:	bf00      	nop
 8001798:	2000007c 	.word	0x2000007c
 800179c:	08005c20 	.word	0x08005c20
 80017a0:	08005c30 	.word	0x08005c30
 80017a4:	08005c44 	.word	0x08005c44
 80017a8:	200001bc 	.word	0x200001bc
 80017ac:	20000078 	.word	0x20000078
 80017b0:	20000074 	.word	0x20000074
 80017b4:	08005c54 	.word	0x08005c54
 80017b8:	08005c64 	.word	0x08005c64
 80017bc:	08005c78 	.word	0x08005c78
 80017c0:	200001c8 	.word	0x200001c8
 80017c4:	20000034 	.word	0x20000034
 80017c8:	08005c84 	.word	0x08005c84
 80017cc:	20000048 	.word	0x20000048
 80017d0:	200000bc 	.word	0x200000bc
 80017d4:	20000054 	.word	0x20000054
 80017d8:	20000060 	.word	0x20000060
 80017dc:	20000068 	.word	0x20000068
 80017e0:	08005c98 	.word	0x08005c98
 80017e4:	08005d8c 	.word	0x08005d8c
 80017e8:	08005ca8 	.word	0x08005ca8
 80017ec:	08005cb8 	.word	0x08005cb8
 80017f0:	08005cbc 	.word	0x08005cbc
 80017f4:	08005cd0 	.word	0x08005cd0
 80017f8:	08005ce8 	.word	0x08005ce8
	case GET_INTERFACE:
		myprint("\t\tGET_INTERFACE\r\n");
 80017fc:	4809      	ldr	r0, [pc, #36]	; (8001824 <SetupCallback+0x328>)
 80017fe:	f7ff f9b7 	bl	8000b70 <myprint>
		break;
 8001802:	e00b      	b.n	800181c <SetupCallback+0x320>
	case SET_INTERFACE:
		myprint("\t\tSET_INTERFACE\r\n");
 8001804:	4808      	ldr	r0, [pc, #32]	; (8001828 <SetupCallback+0x32c>)
 8001806:	f7ff f9b3 	bl	8000b70 <myprint>
		break;
 800180a:	e007      	b.n	800181c <SetupCallback+0x320>
	case SYNCH_FRAME:
		myprint("\t\tSYNCH_FRAME\r\n");
 800180c:	4807      	ldr	r0, [pc, #28]	; (800182c <SetupCallback+0x330>)
 800180e:	f7ff f9af 	bl	8000b70 <myprint>
		break;
 8001812:	e003      	b.n	800181c <SetupCallback+0x320>
	default:
		myprint("\t\tWE SHOULDN'T BE HERE IN THE SETUP\r\n");
 8001814:	4806      	ldr	r0, [pc, #24]	; (8001830 <SetupCallback+0x334>)
 8001816:	f7ff f9ab 	bl	8000b70 <myprint>
		break;
 800181a:	bf00      	nop
	}
}
 800181c:	bf00      	nop
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	08005d00 	.word	0x08005d00
 8001828:	08005d14 	.word	0x08005d14
 800182c:	08005d28 	.word	0x08005d28
 8001830:	08005d38 	.word	0x08005d38

08001834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x44>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_MspInit+0x44>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6193      	str	r3, [r2, #24]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x44>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_MspInit+0x44>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	4a08      	ldr	r2, [pc, #32]	; (8001878 <HAL_MspInit+0x44>)
 8001858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800185c:	61d3      	str	r3, [r2, #28]
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_MspInit+0x44>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	603b      	str	r3, [r7, #0]
 8001868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000

0800187c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001880:	e7fe      	b.n	8001880 <NMI_Handler+0x4>

08001882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001886:	e7fe      	b.n	8001886 <HardFault_Handler+0x4>

08001888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800188c:	e7fe      	b.n	800188c <MemManage_Handler+0x4>

0800188e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <BusFault_Handler+0x4>

08001894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <UsageFault_Handler+0x4>

0800189a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018c8:	f000 fac0 	bl	8001e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <SystemInit+0x20>)
 80018d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018da:	4a05      	ldr	r2, [pc, #20]	; (80018f0 <SystemInit+0x20>)
 80018dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	; 0x30
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	2224      	movs	r2, #36	; 0x24
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f004 f904 	bl	8005b10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	463b      	mov	r3, r7
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001914:	4a21      	ldr	r2, [pc, #132]	; (800199c <MX_TIM3_Init+0xa8>)
 8001916:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001918:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <MX_TIM3_Init+0xa4>)
 800191a:	2200      	movs	r2, #0
 800191c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001924:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_TIM3_Init+0xa4>)
 800192e:	2200      	movs	r2, #0
 8001930:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001938:	2303      	movs	r3, #3
 800193a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001940:	2301      	movs	r3, #1
 8001942:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001948:	230f      	movs	r3, #15
 800194a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800194c:	2300      	movs	r3, #0
 800194e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001950:	2301      	movs	r3, #1
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001954:	2300      	movs	r3, #0
 8001956:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001958:	230f      	movs	r3, #15
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800195c:	f107 030c 	add.w	r3, r7, #12
 8001960:	4619      	mov	r1, r3
 8001962:	480d      	ldr	r0, [pc, #52]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001964:	f002 fc12 	bl	800418c <HAL_TIM_Encoder_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800196e:	f7ff f887 	bl	8000a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800197a:	463b      	mov	r3, r7
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <MX_TIM3_Init+0xa4>)
 8001980:	f003 fae6 	bl	8004f50 <HAL_TIMEx_MasterConfigSynchronization>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800198a:	f7ff f879 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	3730      	adds	r7, #48	; 0x30
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200001d0 	.word	0x200001d0
 800199c:	40000400 	.word	0x40000400

080019a0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b096      	sub	sp, #88	; 0x58
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]
 80019c2:	615a      	str	r2, [r3, #20]
 80019c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	222c      	movs	r2, #44	; 0x2c
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f004 f89f 	bl	8005b10 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80019d2:	4b3a      	ldr	r3, [pc, #232]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019d4:	4a3a      	ldr	r2, [pc, #232]	; (8001ac0 <MX_TIM15_Init+0x120>)
 80019d6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 5;
 80019d8:	4b38      	ldr	r3, [pc, #224]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019da:	2205      	movs	r2, #5
 80019dc:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019de:	4b37      	ldr	r3, [pc, #220]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 80019e4:	4b35      	ldr	r3, [pc, #212]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019e6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019ea:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ec:	4b33      	ldr	r3, [pc, #204]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80019f2:	4b32      	ldr	r3, [pc, #200]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019f8:	4b30      	ldr	r3, [pc, #192]	; (8001abc <MX_TIM15_Init+0x11c>)
 80019fa:	2280      	movs	r2, #128	; 0x80
 80019fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80019fe:	482f      	ldr	r0, [pc, #188]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001a00:	f002 f9b8 	bl	8003d74 <HAL_TIM_PWM_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001a0a:	f7ff f839 	bl	8000a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001a16:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4827      	ldr	r0, [pc, #156]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001a1e:	f003 fa97 	bl	8004f50 <HAL_TIMEx_MasterConfigSynchronization>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001a28:	f7ff f82a 	bl	8000a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a2c:	2360      	movs	r3, #96	; 0x60
 8001a2e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a34:	2300      	movs	r3, #0
 8001a36:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a40:	2300      	movs	r3, #0
 8001a42:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a44:	2300      	movs	r3, #0
 8001a46:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	481a      	ldr	r0, [pc, #104]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001a52:	f002 fcdd 	bl	8004410 <HAL_TIM_PWM_ConfigChannel>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001a5c:	f7ff f810 	bl	8000a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a64:	2204      	movs	r2, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	4814      	ldr	r0, [pc, #80]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001a6a:	f002 fcd1 	bl	8004410 <HAL_TIM_PWM_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001a74:	f7ff f804 	bl	8000a80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a90:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4807      	ldr	r0, [pc, #28]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001aa0:	f003 fae2 	bl	8005068 <HAL_TIMEx_ConfigBreakDeadTime>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 8001aaa:	f7fe ffe9 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001aae:	4803      	ldr	r0, [pc, #12]	; (8001abc <MX_TIM15_Init+0x11c>)
 8001ab0:	f000 f888 	bl	8001bc4 <HAL_TIM_MspPostInit>

}
 8001ab4:	bf00      	nop
 8001ab6:	3758      	adds	r7, #88	; 0x58
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000028c 	.word	0x2000028c
 8001ac0:	40014000 	.word	0x40014000

08001ac4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a25      	ldr	r2, [pc, #148]	; (8001b78 <HAL_TIM_Encoder_MspInit+0xb4>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d144      	bne.n	8001b70 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ae6:	4b25      	ldr	r3, [pc, #148]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4a24      	ldr	r2, [pc, #144]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	61d3      	str	r3, [r2, #28]
 8001af2:	4b22      	ldr	r3, [pc, #136]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	4a1e      	ldr	r2, [pc, #120]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b08:	6153      	str	r3, [r2, #20]
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b16:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	4a18      	ldr	r2, [pc, #96]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b20:	6153      	str	r3, [r2, #20]
 8001b22:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b2e:	2310      	movs	r3, #16
 8001b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4c:	f000 fab0 	bl	80020b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b50:	2310      	movs	r3, #16
 8001b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b54:	2302      	movs	r3, #2
 8001b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b60:	2302      	movs	r3, #2
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4805      	ldr	r0, [pc, #20]	; (8001b80 <HAL_TIM_Encoder_MspInit+0xbc>)
 8001b6c:	f000 faa0 	bl	80020b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b70:	bf00      	nop
 8001b72:	3728      	adds	r7, #40	; 0x28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40000400 	.word	0x40000400
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	48000400 	.word	0x48000400

08001b84 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <HAL_TIM_PWM_MspInit+0x38>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d10b      	bne.n	8001bae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	4a09      	ldr	r2, [pc, #36]	; (8001bc0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba0:	6193      	str	r3, [r2, #24]
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40014000 	.word	0x40014000
 8001bc0:	40021000 	.word	0x40021000

08001bc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	; 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a20      	ldr	r2, [pc, #128]	; (8001c64 <HAL_TIM_MspPostInit+0xa0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d139      	bne.n	8001c5a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001be6:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	4a1f      	ldr	r2, [pc, #124]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001bec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bf0:	6153      	str	r3, [r2, #20]
 8001bf2:	4b1d      	ldr	r3, [pc, #116]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c08:	6153      	str	r3, [r2, #20]
 8001c0a:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <HAL_TIM_MspPostInit+0xa4>)
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PF9     ------> TIM15_CH1
    PA3     ------> TIM15_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4619      	mov	r1, r3
 8001c32:	480e      	ldr	r0, [pc, #56]	; (8001c6c <HAL_TIM_MspPostInit+0xa8>)
 8001c34:	f000 fa3c 	bl	80020b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	2300      	movs	r3, #0
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8001c48:	2309      	movs	r3, #9
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c56:	f000 fa2b 	bl	80020b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3728      	adds	r7, #40	; 0x28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40014000 	.word	0x40014000
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	48001400 	.word	0x48001400

08001c70 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c74:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c76:	4a18      	ldr	r2, [pc, #96]	; (8001cd8 <MX_USART3_UART_Init+0x68>)
 8001c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c7a:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c82:	4b14      	ldr	r3, [pc, #80]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c94:	4b0f      	ldr	r3, [pc, #60]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c96:	220c      	movs	r2, #12
 8001c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cb2:	4808      	ldr	r0, [pc, #32]	; (8001cd4 <MX_USART3_UART_Init+0x64>)
 8001cb4:	f003 fa86 	bl	80051c4 <HAL_UART_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001cbe:	f7fe fedf 	bl	8000a80 <Error_Handler>

  /*char escape = 0x1B;
  myprint(&escape);
  myprint("[2J");*/

  myprint("\r\n\n\n\n\n");
 8001cc2:	4806      	ldr	r0, [pc, #24]	; (8001cdc <MX_USART3_UART_Init+0x6c>)
 8001cc4:	f7fe ff54 	bl	8000b70 <myprint>
  myprint("----------Welcome!----------\r\n\n\n\n");
 8001cc8:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <MX_USART3_UART_Init+0x70>)
 8001cca:	f7fe ff51 	bl	8000b70 <myprint>

  /* USER CODE END USART3_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000348 	.word	0x20000348
 8001cd8:	40004800 	.word	0x40004800
 8001cdc:	08005d60 	.word	0x08005d60
 8001ce0:	08005d68 	.word	0x08005d68

08001ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	; 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a17      	ldr	r2, [pc, #92]	; (8001d60 <HAL_UART_MspInit+0x7c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d128      	bne.n	8001d58 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	4a16      	ldr	r2, [pc, #88]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d10:	61d3      	str	r3, [r2, #28]
 8001d12:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d1e:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	4a10      	ldr	r2, [pc, #64]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d28:	6153      	str	r3, [r2, #20]
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <HAL_UART_MspInit+0x80>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d44:	2303      	movs	r3, #3
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d48:	2307      	movs	r3, #7
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	4805      	ldr	r0, [pc, #20]	; (8001d68 <HAL_UART_MspInit+0x84>)
 8001d54:	f000 f9ac 	bl	80020b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d58:	bf00      	nop
 8001d5a:	3728      	adds	r7, #40	; 0x28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40004800 	.word	0x40004800
 8001d64:	40021000 	.word	0x40021000
 8001d68:	48000c00 	.word	0x48000c00

08001d6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d70:	480d      	ldr	r0, [pc, #52]	; (8001da8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d72:	490e      	ldr	r1, [pc, #56]	; (8001dac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d74:	4a0e      	ldr	r2, [pc, #56]	; (8001db0 <LoopForever+0xe>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d78:	e002      	b.n	8001d80 <LoopCopyDataInit>

08001d7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7e:	3304      	adds	r3, #4

08001d80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d84:	d3f9      	bcc.n	8001d7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d86:	4a0b      	ldr	r2, [pc, #44]	; (8001db4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d88:	4c0b      	ldr	r4, [pc, #44]	; (8001db8 <LoopForever+0x16>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d8c:	e001      	b.n	8001d92 <LoopFillZerobss>

08001d8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d90:	3204      	adds	r2, #4

08001d92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d94:	d3fb      	bcc.n	8001d8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d96:	f7ff fd9b 	bl	80018d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d9a:	f003 fe7b 	bl	8005a94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d9e:	f7fe fd97 	bl	80008d0 <main>

08001da2 <LoopForever>:

LoopForever:
    b LoopForever
 8001da2:	e7fe      	b.n	8001da2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001da4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001db0:	08005e38 	.word	0x08005e38
  ldr r2, =_sbss
 8001db4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001db8:	200003d0 	.word	0x200003d0

08001dbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dbc:	e7fe      	b.n	8001dbc <ADC1_2_IRQHandler>
	...

08001dc0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <HAL_Init+0x28>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a07      	ldr	r2, [pc, #28]	; (8001de8 <HAL_Init+0x28>)
 8001dca:	f043 0310 	orr.w	r3, r3, #16
 8001dce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd0:	2003      	movs	r0, #3
 8001dd2:	f000 f92b 	bl	800202c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd6:	200f      	movs	r0, #15
 8001dd8:	f000 f808 	bl	8001dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ddc:	f7ff fd2a 	bl	8001834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40022000 	.word	0x40022000

08001dec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_InitTick+0x54>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_InitTick+0x58>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f943 	bl	8002096 <HAL_SYSTICK_Config>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00e      	b.n	8001e38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	d80a      	bhi.n	8001e36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e20:	2200      	movs	r2, #0
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	f000 f90b 	bl	8002042 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e2c:	4a06      	ldr	r2, [pc, #24]	; (8001e48 <HAL_InitTick+0x5c>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e000      	b.n	8001e38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000000 	.word	0x20000000
 8001e44:	20000008 	.word	0x20000008
 8001e48:	20000004 	.word	0x20000004

08001e4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e50:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_IncTick+0x20>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_IncTick+0x24>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_IncTick+0x24>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	200003cc 	.word	0x200003cc

08001e74 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_GetTick+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	200003cc 	.word	0x200003cc

08001e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ebe:	4a04      	ldr	r2, [pc, #16]	; (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	60d3      	str	r3, [r2, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4907      	ldr	r1, [pc, #28]	; (8001f28 <__NVIC_EnableIRQ+0x38>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000e100 	.word	0xe000e100

08001f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	6039      	str	r1, [r7, #0]
 8001f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	db0a      	blt.n	8001f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	490c      	ldr	r1, [pc, #48]	; (8001f78 <__NVIC_SetPriority+0x4c>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	0112      	lsls	r2, r2, #4
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	440b      	add	r3, r1
 8001f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f54:	e00a      	b.n	8001f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4908      	ldr	r1, [pc, #32]	; (8001f7c <__NVIC_SetPriority+0x50>)
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	3b04      	subs	r3, #4
 8001f64:	0112      	lsls	r2, r2, #4
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	440b      	add	r3, r1
 8001f6a:	761a      	strb	r2, [r3, #24]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000e100 	.word	0xe000e100
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f1c3 0307 	rsb	r3, r3, #7
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	bf28      	it	cs
 8001f9e:	2304      	movcs	r3, #4
 8001fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d902      	bls.n	8001fb0 <NVIC_EncodePriority+0x30>
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3b03      	subs	r3, #3
 8001fae:	e000      	b.n	8001fb2 <NVIC_EncodePriority+0x32>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd2:	43d9      	mvns	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	4313      	orrs	r3, r2
         );
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3724      	adds	r7, #36	; 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ff8:	d301      	bcc.n	8001ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00f      	b.n	800201e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ffe:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <SysTick_Config+0x40>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3b01      	subs	r3, #1
 8002004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002006:	210f      	movs	r1, #15
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f7ff ff8e 	bl	8001f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002010:	4b05      	ldr	r3, [pc, #20]	; (8002028 <SysTick_Config+0x40>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002016:	4b04      	ldr	r3, [pc, #16]	; (8002028 <SysTick_Config+0x40>)
 8002018:	2207      	movs	r2, #7
 800201a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	e000e010 	.word	0xe000e010

0800202c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ff29 	bl	8001e8c <__NVIC_SetPriorityGrouping>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	4603      	mov	r3, r0
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
 800204e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002054:	f7ff ff3e 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 8002058:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	6978      	ldr	r0, [r7, #20]
 8002060:	f7ff ff8e 	bl	8001f80 <NVIC_EncodePriority>
 8002064:	4602      	mov	r2, r0
 8002066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800206a:	4611      	mov	r1, r2
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff ff5d 	bl	8001f2c <__NVIC_SetPriority>
}
 8002072:	bf00      	nop
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff31 	bl	8001ef0 <__NVIC_EnableIRQ>
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ffa2 	bl	8001fe8 <SysTick_Config>
 80020a4:	4603      	mov	r3, r0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b087      	sub	sp, #28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020be:	e160      	b.n	8002382 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2101      	movs	r1, #1
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	fa01 f303 	lsl.w	r3, r1, r3
 80020cc:	4013      	ands	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 8152 	beq.w	800237c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d005      	beq.n	80020f0 <HAL_GPIO_Init+0x40>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d130      	bne.n	8002152 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	2203      	movs	r2, #3
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	4013      	ands	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	68da      	ldr	r2, [r3, #12]
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002126:	2201      	movs	r2, #1
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43db      	mvns	r3, r3
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	091b      	lsrs	r3, r3, #4
 800213c:	f003 0201 	and.w	r2, r3, #1
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	2b03      	cmp	r3, #3
 800215c:	d017      	beq.n	800218e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	2203      	movs	r2, #3
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d123      	bne.n	80021e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	08da      	lsrs	r2, r3, #3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3208      	adds	r2, #8
 80021a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	220f      	movs	r2, #15
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	43db      	mvns	r3, r3
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4013      	ands	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	691a      	ldr	r2, [r3, #16]
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	08da      	lsrs	r2, r3, #3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3208      	adds	r2, #8
 80021dc:	6939      	ldr	r1, [r7, #16]
 80021de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	2203      	movs	r2, #3
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 0203 	and.w	r2, r3, #3
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 80ac 	beq.w	800237c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002224:	4b5e      	ldr	r3, [pc, #376]	; (80023a0 <HAL_GPIO_Init+0x2f0>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4a5d      	ldr	r2, [pc, #372]	; (80023a0 <HAL_GPIO_Init+0x2f0>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6193      	str	r3, [r2, #24]
 8002230:	4b5b      	ldr	r3, [pc, #364]	; (80023a0 <HAL_GPIO_Init+0x2f0>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800223c:	4a59      	ldr	r2, [pc, #356]	; (80023a4 <HAL_GPIO_Init+0x2f4>)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	089b      	lsrs	r3, r3, #2
 8002242:	3302      	adds	r3, #2
 8002244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f003 0303 	and.w	r3, r3, #3
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	220f      	movs	r2, #15
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4013      	ands	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002266:	d025      	beq.n	80022b4 <HAL_GPIO_Init+0x204>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a4f      	ldr	r2, [pc, #316]	; (80023a8 <HAL_GPIO_Init+0x2f8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d01f      	beq.n	80022b0 <HAL_GPIO_Init+0x200>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a4e      	ldr	r2, [pc, #312]	; (80023ac <HAL_GPIO_Init+0x2fc>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d019      	beq.n	80022ac <HAL_GPIO_Init+0x1fc>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a4d      	ldr	r2, [pc, #308]	; (80023b0 <HAL_GPIO_Init+0x300>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d013      	beq.n	80022a8 <HAL_GPIO_Init+0x1f8>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a4c      	ldr	r2, [pc, #304]	; (80023b4 <HAL_GPIO_Init+0x304>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d00d      	beq.n	80022a4 <HAL_GPIO_Init+0x1f4>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a4b      	ldr	r2, [pc, #300]	; (80023b8 <HAL_GPIO_Init+0x308>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d007      	beq.n	80022a0 <HAL_GPIO_Init+0x1f0>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a4a      	ldr	r2, [pc, #296]	; (80023bc <HAL_GPIO_Init+0x30c>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d101      	bne.n	800229c <HAL_GPIO_Init+0x1ec>
 8002298:	2306      	movs	r3, #6
 800229a:	e00c      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 800229c:	2307      	movs	r3, #7
 800229e:	e00a      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022a0:	2305      	movs	r3, #5
 80022a2:	e008      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022a4:	2304      	movs	r3, #4
 80022a6:	e006      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022a8:	2303      	movs	r3, #3
 80022aa:	e004      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e002      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022b0:	2301      	movs	r3, #1
 80022b2:	e000      	b.n	80022b6 <HAL_GPIO_Init+0x206>
 80022b4:	2300      	movs	r3, #0
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	f002 0203 	and.w	r2, r2, #3
 80022bc:	0092      	lsls	r2, r2, #2
 80022be:	4093      	lsls	r3, r2
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022c6:	4937      	ldr	r1, [pc, #220]	; (80023a4 <HAL_GPIO_Init+0x2f4>)
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	089b      	lsrs	r3, r3, #2
 80022cc:	3302      	adds	r3, #2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022d4:	4b3a      	ldr	r3, [pc, #232]	; (80023c0 <HAL_GPIO_Init+0x310>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	43db      	mvns	r3, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022f8:	4a31      	ldr	r2, [pc, #196]	; (80023c0 <HAL_GPIO_Init+0x310>)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80022fe:	4b30      	ldr	r3, [pc, #192]	; (80023c0 <HAL_GPIO_Init+0x310>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	43db      	mvns	r3, r3
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4013      	ands	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002322:	4a27      	ldr	r2, [pc, #156]	; (80023c0 <HAL_GPIO_Init+0x310>)
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002328:	4b25      	ldr	r3, [pc, #148]	; (80023c0 <HAL_GPIO_Init+0x310>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	43db      	mvns	r3, r3
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4013      	ands	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4313      	orrs	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800234c:	4a1c      	ldr	r2, [pc, #112]	; (80023c0 <HAL_GPIO_Init+0x310>)
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002352:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <HAL_GPIO_Init+0x310>)
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	43db      	mvns	r3, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002376:	4a12      	ldr	r2, [pc, #72]	; (80023c0 <HAL_GPIO_Init+0x310>)
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	3301      	adds	r3, #1
 8002380:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	f47f ae97 	bne.w	80020c0 <HAL_GPIO_Init+0x10>
  }
}
 8002392:	bf00      	nop
 8002394:	bf00      	nop
 8002396:	371c      	adds	r7, #28
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40010000 	.word	0x40010000
 80023a8:	48000400 	.word	0x48000400
 80023ac:	48000800 	.word	0x48000800
 80023b0:	48000c00 	.word	0x48000c00
 80023b4:	48001000 	.word	0x48001000
 80023b8:	48001400 	.word	0x48001400
 80023bc:	48001800 	.word	0x48001800
 80023c0:	40010400 	.word	0x40010400

080023c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023dc:	2301      	movs	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	e001      	b.n	80023e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023e2:	2300      	movs	r3, #0
 80023e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	807b      	strh	r3, [r7, #2]
 8002400:	4613      	mov	r3, r2
 8002402:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002404:	787b      	ldrb	r3, [r7, #1]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002410:	e002      	b.n	8002418 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002412:	887a      	ldrh	r2, [r7, #2]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800242a:	af00      	add	r7, sp, #0
 800242c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002430:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002434:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002436:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800243a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d102      	bne.n	800244a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	f001 b83a 	b.w	80034be <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800244e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 816f 	beq.w	800273e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002460:	4bb5      	ldr	r3, [pc, #724]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 030c 	and.w	r3, r3, #12
 8002468:	2b04      	cmp	r3, #4
 800246a:	d00c      	beq.n	8002486 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800246c:	4bb2      	ldr	r3, [pc, #712]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 030c 	and.w	r3, r3, #12
 8002474:	2b08      	cmp	r3, #8
 8002476:	d15c      	bne.n	8002532 <HAL_RCC_OscConfig+0x10e>
 8002478:	4baf      	ldr	r3, [pc, #700]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002484:	d155      	bne.n	8002532 <HAL_RCC_OscConfig+0x10e>
 8002486:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800248a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800249a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249e:	fab3 f383 	clz	r3, r3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	095b      	lsrs	r3, r3, #5
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_RCC_OscConfig+0x94>
 80024b2:	4ba1      	ldr	r3, [pc, #644]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	e015      	b.n	80024e4 <HAL_RCC_OscConfig+0xc0>
 80024b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024bc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80024cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024d0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80024d4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80024d8:	fa93 f3a3 	rbit	r3, r3
 80024dc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80024e0:	4b95      	ldr	r3, [pc, #596]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024e8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80024ec:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80024f0:	fa92 f2a2 	rbit	r2, r2
 80024f4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80024f8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80024fc:	fab2 f282 	clz	r2, r2
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	f042 0220 	orr.w	r2, r2, #32
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	f002 021f 	and.w	r2, r2, #31
 800250c:	2101      	movs	r1, #1
 800250e:	fa01 f202 	lsl.w	r2, r1, r2
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 8111 	beq.w	800273c <HAL_RCC_OscConfig+0x318>
 800251a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800251e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f040 8108 	bne.w	800273c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	f000 bfc6 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002532:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002536:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002542:	d106      	bne.n	8002552 <HAL_RCC_OscConfig+0x12e>
 8002544:	4b7c      	ldr	r3, [pc, #496]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a7b      	ldr	r2, [pc, #492]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800254a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800254e:	6013      	str	r3, [r2, #0]
 8002550:	e036      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 8002552:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002556:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0x158>
 8002562:	4b75      	ldr	r3, [pc, #468]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a74      	ldr	r2, [pc, #464]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	4b72      	ldr	r3, [pc, #456]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a71      	ldr	r2, [pc, #452]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e021      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 800257c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002580:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x184>
 800258e:	4b6a      	ldr	r3, [pc, #424]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a69      	ldr	r2, [pc, #420]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	4b67      	ldr	r3, [pc, #412]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a66      	ldr	r2, [pc, #408]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e00b      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 80025a8:	4b63      	ldr	r3, [pc, #396]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a62      	ldr	r2, [pc, #392]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80025ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4b60      	ldr	r3, [pc, #384]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a5f      	ldr	r2, [pc, #380]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80025ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025be:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d059      	beq.n	8002684 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7ff fc50 	bl	8001e74 <HAL_GetTick>
 80025d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d8:	e00a      	b.n	80025f0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025da:	f7ff fc4b 	bl	8001e74 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b64      	cmp	r3, #100	; 0x64
 80025e8:	d902      	bls.n	80025f0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	f000 bf67 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 80025f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025f4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80025fc:	fa93 f3a3 	rbit	r3, r3
 8002600:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002604:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	095b      	lsrs	r3, r3, #5
 8002610:	b2db      	uxtb	r3, r3
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b01      	cmp	r3, #1
 800261a:	d102      	bne.n	8002622 <HAL_RCC_OscConfig+0x1fe>
 800261c:	4b46      	ldr	r3, [pc, #280]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	e015      	b.n	800264e <HAL_RCC_OscConfig+0x22a>
 8002622:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002626:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800262e:	fa93 f3a3 	rbit	r3, r3
 8002632:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002636:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800263a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800263e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800264a:	4b3b      	ldr	r3, [pc, #236]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002652:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002656:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800265a:	fa92 f2a2 	rbit	r2, r2
 800265e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002662:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002666:	fab2 f282 	clz	r2, r2
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	f042 0220 	orr.w	r2, r2, #32
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	f002 021f 	and.w	r2, r2, #31
 8002676:	2101      	movs	r1, #1
 8002678:	fa01 f202 	lsl.w	r2, r1, r2
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0ab      	beq.n	80025da <HAL_RCC_OscConfig+0x1b6>
 8002682:	e05c      	b.n	800273e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002684:	f7ff fbf6 	bl	8001e74 <HAL_GetTick>
 8002688:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268c:	e00a      	b.n	80026a4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800268e:	f7ff fbf1 	bl	8001e74 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	; 0x64
 800269c:	d902      	bls.n	80026a4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	f000 bf0d 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 80026a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026a8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80026b0:	fa93 f3a3 	rbit	r3, r3
 80026b4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80026b8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026bc:	fab3 f383 	clz	r3, r3
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f043 0301 	orr.w	r3, r3, #1
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d102      	bne.n	80026d6 <HAL_RCC_OscConfig+0x2b2>
 80026d0:	4b19      	ldr	r3, [pc, #100]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	e015      	b.n	8002702 <HAL_RCC_OscConfig+0x2de>
 80026d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026da:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80026e2:	fa93 f3a3 	rbit	r3, r3
 80026e6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80026ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026ee:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80026f2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80026f6:	fa93 f3a3 	rbit	r3, r3
 80026fa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80026fe:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <HAL_RCC_OscConfig+0x314>)
 8002700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002702:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002706:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800270a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800270e:	fa92 f2a2 	rbit	r2, r2
 8002712:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002716:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800271a:	fab2 f282 	clz	r2, r2
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	f042 0220 	orr.w	r2, r2, #32
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	f002 021f 	and.w	r2, r2, #31
 800272a:	2101      	movs	r1, #1
 800272c:	fa01 f202 	lsl.w	r2, r1, r2
 8002730:	4013      	ands	r3, r2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1ab      	bne.n	800268e <HAL_RCC_OscConfig+0x26a>
 8002736:	e002      	b.n	800273e <HAL_RCC_OscConfig+0x31a>
 8002738:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800273e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002742:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 817f 	beq.w	8002a52 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002754:	4ba7      	ldr	r3, [pc, #668]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 030c 	and.w	r3, r3, #12
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00c      	beq.n	800277a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002760:	4ba4      	ldr	r3, [pc, #656]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 030c 	and.w	r3, r3, #12
 8002768:	2b08      	cmp	r3, #8
 800276a:	d173      	bne.n	8002854 <HAL_RCC_OscConfig+0x430>
 800276c:	4ba1      	ldr	r3, [pc, #644]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002778:	d16c      	bne.n	8002854 <HAL_RCC_OscConfig+0x430>
 800277a:	2302      	movs	r3, #2
 800277c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002784:	fa93 f3a3 	rbit	r3, r3
 8002788:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800278c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002790:	fab3 f383 	clz	r3, r3
 8002794:	b2db      	uxtb	r3, r3
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	b2db      	uxtb	r3, r3
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d102      	bne.n	80027aa <HAL_RCC_OscConfig+0x386>
 80027a4:	4b93      	ldr	r3, [pc, #588]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	e013      	b.n	80027d2 <HAL_RCC_OscConfig+0x3ae>
 80027aa:	2302      	movs	r3, #2
 80027ac:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80027b4:	fa93 f3a3 	rbit	r3, r3
 80027b8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80027bc:	2302      	movs	r3, #2
 80027be:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80027c2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80027ce:	4b89      	ldr	r3, [pc, #548]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	2202      	movs	r2, #2
 80027d4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80027d8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80027dc:	fa92 f2a2 	rbit	r2, r2
 80027e0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80027e4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80027e8:	fab2 f282 	clz	r2, r2
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	f042 0220 	orr.w	r2, r2, #32
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	f002 021f 	and.w	r2, r2, #31
 80027f8:	2101      	movs	r1, #1
 80027fa:	fa01 f202 	lsl.w	r2, r1, r2
 80027fe:	4013      	ands	r3, r2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00a      	beq.n	800281a <HAL_RCC_OscConfig+0x3f6>
 8002804:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002808:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d002      	beq.n	800281a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	f000 be52 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281a:	4b76      	ldr	r3, [pc, #472]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002826:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	21f8      	movs	r1, #248	; 0xf8
 8002830:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002834:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002838:	fa91 f1a1 	rbit	r1, r1
 800283c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002840:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002844:	fab1 f181 	clz	r1, r1
 8002848:	b2c9      	uxtb	r1, r1
 800284a:	408b      	lsls	r3, r1
 800284c:	4969      	ldr	r1, [pc, #420]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 800284e:	4313      	orrs	r3, r2
 8002850:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002852:	e0fe      	b.n	8002a52 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002858:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 8088 	beq.w	8002976 <HAL_RCC_OscConfig+0x552>
 8002866:	2301      	movs	r3, #1
 8002868:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002870:	fa93 f3a3 	rbit	r3, r3
 8002874:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002878:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287c:	fab3 f383 	clz	r3, r3
 8002880:	b2db      	uxtb	r3, r3
 8002882:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002886:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	461a      	mov	r2, r3
 800288e:	2301      	movs	r3, #1
 8002890:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002892:	f7ff faef 	bl	8001e74 <HAL_GetTick>
 8002896:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289a:	e00a      	b.n	80028b2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800289c:	f7ff faea 	bl	8001e74 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d902      	bls.n	80028b2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	f000 be06 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 80028b2:	2302      	movs	r3, #2
 80028b4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80028bc:	fa93 f3a3 	rbit	r3, r3
 80028c0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80028c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c8:	fab3 f383 	clz	r3, r3
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d102      	bne.n	80028e2 <HAL_RCC_OscConfig+0x4be>
 80028dc:	4b45      	ldr	r3, [pc, #276]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	e013      	b.n	800290a <HAL_RCC_OscConfig+0x4e6>
 80028e2:	2302      	movs	r3, #2
 80028e4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80028ec:	fa93 f3a3 	rbit	r3, r3
 80028f0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80028f4:	2302      	movs	r3, #2
 80028f6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80028fa:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002906:	4b3b      	ldr	r3, [pc, #236]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	2202      	movs	r2, #2
 800290c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002910:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002914:	fa92 f2a2 	rbit	r2, r2
 8002918:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800291c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002920:	fab2 f282 	clz	r2, r2
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	f042 0220 	orr.w	r2, r2, #32
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	f002 021f 	and.w	r2, r2, #31
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	4013      	ands	r3, r2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0af      	beq.n	800289c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293c:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002944:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002948:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	21f8      	movs	r1, #248	; 0xf8
 8002952:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800295a:	fa91 f1a1 	rbit	r1, r1
 800295e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002962:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002966:	fab1 f181 	clz	r1, r1
 800296a:	b2c9      	uxtb	r1, r1
 800296c:	408b      	lsls	r3, r1
 800296e:	4921      	ldr	r1, [pc, #132]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 8002970:	4313      	orrs	r3, r2
 8002972:	600b      	str	r3, [r1, #0]
 8002974:	e06d      	b.n	8002a52 <HAL_RCC_OscConfig+0x62e>
 8002976:	2301      	movs	r3, #1
 8002978:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002980:	fa93 f3a3 	rbit	r3, r3
 8002984:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002988:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800298c:	fab3 f383 	clz	r3, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002996:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	461a      	mov	r2, r3
 800299e:	2300      	movs	r3, #0
 80029a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7ff fa67 	bl	8001e74 <HAL_GetTick>
 80029a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ac:	f7ff fa62 	bl	8001e74 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d902      	bls.n	80029c2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	f000 bd7e 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 80029c2:	2302      	movs	r3, #2
 80029c4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80029cc:	fa93 f3a3 	rbit	r3, r3
 80029d0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80029d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d8:	fab3 f383 	clz	r3, r3
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	095b      	lsrs	r3, r3, #5
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d105      	bne.n	80029f8 <HAL_RCC_OscConfig+0x5d4>
 80029ec:	4b01      	ldr	r3, [pc, #4]	; (80029f4 <HAL_RCC_OscConfig+0x5d0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	e016      	b.n	8002a20 <HAL_RCC_OscConfig+0x5fc>
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
 80029f8:	2302      	movs	r3, #2
 80029fa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a10:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a1c:	4bbf      	ldr	r3, [pc, #764]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	2202      	movs	r2, #2
 8002a22:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002a26:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002a2a:	fa92 f2a2 	rbit	r2, r2
 8002a2e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002a32:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a36:	fab2 f282 	clz	r2, r2
 8002a3a:	b2d2      	uxtb	r2, r2
 8002a3c:	f042 0220 	orr.w	r2, r2, #32
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	f002 021f 	and.w	r2, r2, #31
 8002a46:	2101      	movs	r1, #1
 8002a48:	fa01 f202 	lsl.w	r2, r1, r2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1ac      	bne.n	80029ac <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a56:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 8113 	beq.w	8002c8e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a6c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d07c      	beq.n	8002b72 <HAL_RCC_OscConfig+0x74e>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002a8a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	fab3 f383 	clz	r3, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	4ba2      	ldr	r3, [pc, #648]	; (8002d20 <HAL_RCC_OscConfig+0x8fc>)
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa2:	f7ff f9e7 	bl	8001e74 <HAL_GetTick>
 8002aa6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aaa:	e00a      	b.n	8002ac2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aac:	f7ff f9e2 	bl	8001e74 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d902      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	f000 bcfe 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002acc:	fa93 f2a3 	rbit	r2, r3
 8002ad0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ad4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ade:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002aea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	fa93 f2a3 	rbit	r2, r3
 8002af4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002af8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b02:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b06:	2202      	movs	r2, #2
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b0e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	fa93 f2a3 	rbit	r2, r3
 8002b18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b1c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002b20:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	4b7e      	ldr	r3, [pc, #504]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002b24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b2a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002b2e:	2102      	movs	r1, #2
 8002b30:	6019      	str	r1, [r3, #0]
 8002b32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b36:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	fa93 f1a3 	rbit	r1, r3
 8002b40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b44:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b48:	6019      	str	r1, [r3, #0]
  return result;
 8002b4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b4e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	fab3 f383 	clz	r3, r3
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	2101      	movs	r1, #1
 8002b66:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d09d      	beq.n	8002aac <HAL_RCC_OscConfig+0x688>
 8002b70:	e08d      	b.n	8002c8e <HAL_RCC_OscConfig+0x86a>
 8002b72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b76:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b82:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	fa93 f2a3 	rbit	r2, r3
 8002b8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b90:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b94:	601a      	str	r2, [r3, #0]
  return result;
 8002b96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b9a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b9e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba0:	fab3 f383 	clz	r3, r3
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	4b5d      	ldr	r3, [pc, #372]	; (8002d20 <HAL_RCC_OscConfig+0x8fc>)
 8002baa:	4413      	add	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	461a      	mov	r2, r3
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb4:	f7ff f95e 	bl	8001e74 <HAL_GetTick>
 8002bb8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bbc:	e00a      	b.n	8002bd4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bbe:	f7ff f959 	bl	8001e74 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d902      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	f000 bc75 	b.w	80034be <HAL_RCC_OscConfig+0x109a>
 8002bd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bd8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002bdc:	2202      	movs	r2, #2
 8002bde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002be4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	fa93 f2a3 	rbit	r2, r3
 8002bee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bf2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bfc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c00:	2202      	movs	r2, #2
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	fa93 f2a3 	rbit	r2, r3
 8002c12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c20:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002c24:	2202      	movs	r2, #2
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c2c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	fa93 f2a3 	rbit	r2, r3
 8002c36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c3a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002c3e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c40:	4b36      	ldr	r3, [pc, #216]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c48:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c4c:	2102      	movs	r1, #2
 8002c4e:	6019      	str	r1, [r3, #0]
 8002c50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c54:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	fa93 f1a3 	rbit	r1, r3
 8002c5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c62:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002c66:	6019      	str	r1, [r3, #0]
  return result;
 8002c68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c6c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	fab3 f383 	clz	r3, r3
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	2101      	movs	r1, #1
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d197      	bne.n	8002bbe <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c92:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 81a5 	beq.w	8002fee <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b1c      	ldr	r3, [pc, #112]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d116      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	4b19      	ldr	r3, [pc, #100]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	4a18      	ldr	r2, [pc, #96]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	61d3      	str	r3, [r2, #28]
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_RCC_OscConfig+0x8f8>)
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002cca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cd8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cdc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce4:	4b0f      	ldr	r3, [pc, #60]	; (8002d24 <HAL_RCC_OscConfig+0x900>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d121      	bne.n	8002d34 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <HAL_RCC_OscConfig+0x900>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a0b      	ldr	r2, [pc, #44]	; (8002d24 <HAL_RCC_OscConfig+0x900>)
 8002cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cfa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cfc:	f7ff f8ba 	bl	8001e74 <HAL_GetTick>
 8002d00:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d04:	e010      	b.n	8002d28 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d06:	f7ff f8b5 	bl	8001e74 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	; 0x64
 8002d14:	d908      	bls.n	8002d28 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e3d1      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	10908120 	.word	0x10908120
 8002d24:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d28:	4b8d      	ldr	r3, [pc, #564]	; (8002f60 <HAL_RCC_OscConfig+0xb3c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0e8      	beq.n	8002d06 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d38:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d106      	bne.n	8002d52 <HAL_RCC_OscConfig+0x92e>
 8002d44:	4b87      	ldr	r3, [pc, #540]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	4a86      	ldr	r2, [pc, #536]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6213      	str	r3, [r2, #32]
 8002d50:	e035      	b.n	8002dbe <HAL_RCC_OscConfig+0x99a>
 8002d52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d56:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x958>
 8002d62:	4b80      	ldr	r3, [pc, #512]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	4a7f      	ldr	r2, [pc, #508]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d68:	f023 0301 	bic.w	r3, r3, #1
 8002d6c:	6213      	str	r3, [r2, #32]
 8002d6e:	4b7d      	ldr	r3, [pc, #500]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	4a7c      	ldr	r2, [pc, #496]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d74:	f023 0304 	bic.w	r3, r3, #4
 8002d78:	6213      	str	r3, [r2, #32]
 8002d7a:	e020      	b.n	8002dbe <HAL_RCC_OscConfig+0x99a>
 8002d7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d10c      	bne.n	8002da6 <HAL_RCC_OscConfig+0x982>
 8002d8c:	4b75      	ldr	r3, [pc, #468]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	4a74      	ldr	r2, [pc, #464]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d92:	f043 0304 	orr.w	r3, r3, #4
 8002d96:	6213      	str	r3, [r2, #32]
 8002d98:	4b72      	ldr	r3, [pc, #456]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	4a71      	ldr	r2, [pc, #452]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6213      	str	r3, [r2, #32]
 8002da4:	e00b      	b.n	8002dbe <HAL_RCC_OscConfig+0x99a>
 8002da6:	4b6f      	ldr	r3, [pc, #444]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	4a6e      	ldr	r2, [pc, #440]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002dac:	f023 0301 	bic.w	r3, r3, #1
 8002db0:	6213      	str	r3, [r2, #32]
 8002db2:	4b6c      	ldr	r3, [pc, #432]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	4a6b      	ldr	r2, [pc, #428]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002db8:	f023 0304 	bic.w	r3, r3, #4
 8002dbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dc2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 8081 	beq.w	8002ed2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd0:	f7ff f850 	bl	8001e74 <HAL_GetTick>
 8002dd4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd8:	e00b      	b.n	8002df2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dda:	f7ff f84b 	bl	8001e74 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e365      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8002df2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002df6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e02:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	fa93 f2a3 	rbit	r2, r3
 8002e0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e10:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e1a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e1e:	2202      	movs	r2, #2
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e26:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	fa93 f2a3 	rbit	r2, r3
 8002e30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e34:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e38:	601a      	str	r2, [r3, #0]
  return result;
 8002e3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e3e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e42:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e44:	fab3 f383 	clz	r3, r3
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	f043 0302 	orr.w	r3, r3, #2
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d102      	bne.n	8002e5e <HAL_RCC_OscConfig+0xa3a>
 8002e58:	4b42      	ldr	r3, [pc, #264]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	e013      	b.n	8002e86 <HAL_RCC_OscConfig+0xa62>
 8002e5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e62:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002e66:	2202      	movs	r2, #2
 8002e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e6e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	fa93 f2a3 	rbit	r2, r3
 8002e78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e7c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	4b38      	ldr	r3, [pc, #224]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e8a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002e8e:	2102      	movs	r1, #2
 8002e90:	6011      	str	r1, [r2, #0]
 8002e92:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e96:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002e9a:	6812      	ldr	r2, [r2, #0]
 8002e9c:	fa92 f1a2 	rbit	r1, r2
 8002ea0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ea4:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002ea8:	6011      	str	r1, [r2, #0]
  return result;
 8002eaa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002eae:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002eb2:	6812      	ldr	r2, [r2, #0]
 8002eb4:	fab2 f282 	clz	r2, r2
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	f002 021f 	and.w	r2, r2, #31
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eca:	4013      	ands	r3, r2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d084      	beq.n	8002dda <HAL_RCC_OscConfig+0x9b6>
 8002ed0:	e083      	b.n	8002fda <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed2:	f7fe ffcf 	bl	8001e74 <HAL_GetTick>
 8002ed6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eda:	e00b      	b.n	8002ef4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002edc:	f7fe ffca 	bl	8001e74 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e2e4      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8002ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ef8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002efc:	2202      	movs	r2, #2
 8002efe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f04:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	fa93 f2a3 	rbit	r2, r3
 8002f0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f12:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f1c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002f20:	2202      	movs	r2, #2
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f28:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	fa93 f2a3 	rbit	r2, r3
 8002f32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f36:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f3a:	601a      	str	r2, [r3, #0]
  return result;
 8002f3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f40:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f44:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f46:	fab3 f383 	clz	r3, r3
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	095b      	lsrs	r3, r3, #5
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	f043 0302 	orr.w	r3, r3, #2
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d106      	bne.n	8002f68 <HAL_RCC_OscConfig+0xb44>
 8002f5a:	4b02      	ldr	r3, [pc, #8]	; (8002f64 <HAL_RCC_OscConfig+0xb40>)
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	e017      	b.n	8002f90 <HAL_RCC_OscConfig+0xb6c>
 8002f60:	40007000 	.word	0x40007000
 8002f64:	40021000 	.word	0x40021000
 8002f68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f6c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002f70:	2202      	movs	r2, #2
 8002f72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f78:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	fa93 f2a3 	rbit	r2, r3
 8002f82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f86:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	4bb3      	ldr	r3, [pc, #716]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f90:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002f94:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002f98:	2102      	movs	r1, #2
 8002f9a:	6011      	str	r1, [r2, #0]
 8002f9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fa0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	fa92 f1a2 	rbit	r1, r2
 8002faa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fae:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002fb2:	6011      	str	r1, [r2, #0]
  return result;
 8002fb4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fb8:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	fab2 f282 	clz	r2, r2
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	f002 021f 	and.w	r2, r2, #31
 8002fce:	2101      	movs	r1, #1
 8002fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d180      	bne.n	8002edc <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fda:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d105      	bne.n	8002fee <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe2:	4b9e      	ldr	r3, [pc, #632]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	4a9d      	ldr	r2, [pc, #628]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8002fe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fec:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 825e 	beq.w	80034bc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003000:	4b96      	ldr	r3, [pc, #600]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 030c 	and.w	r3, r3, #12
 8003008:	2b08      	cmp	r3, #8
 800300a:	f000 821f 	beq.w	800344c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800300e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003012:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	2b02      	cmp	r3, #2
 800301c:	f040 8170 	bne.w	8003300 <HAL_RCC_OscConfig+0xedc>
 8003020:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003024:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003028:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800302c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003032:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	fa93 f2a3 	rbit	r2, r3
 800303c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003040:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003044:	601a      	str	r2, [r3, #0]
  return result;
 8003046:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800304a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800304e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800305a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	461a      	mov	r2, r3
 8003062:	2300      	movs	r3, #0
 8003064:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003066:	f7fe ff05 	bl	8001e74 <HAL_GetTick>
 800306a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800306e:	e009      	b.n	8003084 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003070:	f7fe ff00 	bl	8001e74 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e21c      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8003084:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003088:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800308c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003096:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	fa93 f2a3 	rbit	r2, r3
 80030a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030a4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80030a8:	601a      	str	r2, [r3, #0]
  return result;
 80030aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030ae:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80030b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030b4:	fab3 f383 	clz	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d102      	bne.n	80030ce <HAL_RCC_OscConfig+0xcaa>
 80030c8:	4b64      	ldr	r3, [pc, #400]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	e027      	b.n	800311e <HAL_RCC_OscConfig+0xcfa>
 80030ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030d2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80030d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030e0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	fa93 f2a3 	rbit	r2, r3
 80030ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030ee:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030f8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80030fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003106:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	fa93 f2a3 	rbit	r2, r3
 8003110:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003114:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	4b50      	ldr	r3, [pc, #320]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003122:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003126:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800312a:	6011      	str	r1, [r2, #0]
 800312c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003130:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003134:	6812      	ldr	r2, [r2, #0]
 8003136:	fa92 f1a2 	rbit	r1, r2
 800313a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800313e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003142:	6011      	str	r1, [r2, #0]
  return result;
 8003144:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003148:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	fab2 f282 	clz	r2, r2
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	f042 0220 	orr.w	r2, r2, #32
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	f002 021f 	and.w	r2, r2, #31
 800315e:	2101      	movs	r1, #1
 8003160:	fa01 f202 	lsl.w	r2, r1, r2
 8003164:	4013      	ands	r3, r2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d182      	bne.n	8003070 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800316a:	4b3c      	ldr	r3, [pc, #240]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 800316c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316e:	f023 020f 	bic.w	r2, r3, #15
 8003172:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003176:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317e:	4937      	ldr	r1, [pc, #220]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8003180:	4313      	orrs	r3, r2
 8003182:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003184:	4b35      	ldr	r3, [pc, #212]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800318c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003190:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6a19      	ldr	r1, [r3, #32]
 8003198:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800319c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	430b      	orrs	r3, r1
 80031a6:	492d      	ldr	r1, [pc, #180]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	604b      	str	r3, [r1, #4]
 80031ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031b0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80031b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031be:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	fa93 f2a3 	rbit	r2, r3
 80031c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031cc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80031d0:	601a      	str	r2, [r3, #0]
  return result;
 80031d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031d6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80031da:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031dc:	fab3 f383 	clz	r3, r3
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031e6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	461a      	mov	r2, r3
 80031ee:	2301      	movs	r3, #1
 80031f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f2:	f7fe fe3f 	bl	8001e74 <HAL_GetTick>
 80031f6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031fa:	e009      	b.n	8003210 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031fc:	f7fe fe3a 	bl	8001e74 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e156      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8003210:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003214:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003218:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800321c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003222:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	fa93 f2a3 	rbit	r2, r3
 800322c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003230:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003234:	601a      	str	r2, [r3, #0]
  return result;
 8003236:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800323a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800323e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003240:	fab3 f383 	clz	r3, r3
 8003244:	b2db      	uxtb	r3, r3
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	b2db      	uxtb	r3, r3
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b01      	cmp	r3, #1
 8003252:	d105      	bne.n	8003260 <HAL_RCC_OscConfig+0xe3c>
 8003254:	4b01      	ldr	r3, [pc, #4]	; (800325c <HAL_RCC_OscConfig+0xe38>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	e02a      	b.n	80032b0 <HAL_RCC_OscConfig+0xe8c>
 800325a:	bf00      	nop
 800325c:	40021000 	.word	0x40021000
 8003260:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003264:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003268:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800326c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003272:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	fa93 f2a3 	rbit	r2, r3
 800327c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003280:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800328a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800328e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003292:	601a      	str	r2, [r3, #0]
 8003294:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003298:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	fa93 f2a3 	rbit	r2, r3
 80032a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032a6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	4b86      	ldr	r3, [pc, #536]	; (80034c8 <HAL_RCC_OscConfig+0x10a4>)
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032b4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80032b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032bc:	6011      	str	r1, [r2, #0]
 80032be:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032c2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	fa92 f1a2 	rbit	r1, r2
 80032cc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032d0:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80032d4:	6011      	str	r1, [r2, #0]
  return result;
 80032d6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032da:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80032de:	6812      	ldr	r2, [r2, #0]
 80032e0:	fab2 f282 	clz	r2, r2
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	f042 0220 	orr.w	r2, r2, #32
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	f002 021f 	and.w	r2, r2, #31
 80032f0:	2101      	movs	r1, #1
 80032f2:	fa01 f202 	lsl.w	r2, r1, r2
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f43f af7f 	beq.w	80031fc <HAL_RCC_OscConfig+0xdd8>
 80032fe:	e0dd      	b.n	80034bc <HAL_RCC_OscConfig+0x1098>
 8003300:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003304:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003308:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800330c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003312:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	fa93 f2a3 	rbit	r2, r3
 800331c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003320:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003324:	601a      	str	r2, [r3, #0]
  return result;
 8003326:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800332a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800332e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	b2db      	uxtb	r3, r3
 8003336:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800333a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	461a      	mov	r2, r3
 8003342:	2300      	movs	r3, #0
 8003344:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003346:	f7fe fd95 	bl	8001e74 <HAL_GetTick>
 800334a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334e:	e009      	b.n	8003364 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe fd90 	bl	8001e74 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e0ac      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
 8003364:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003368:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800336c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003372:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003376:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	fa93 f2a3 	rbit	r2, r3
 8003380:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003384:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003388:	601a      	str	r2, [r3, #0]
  return result;
 800338a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800338e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003392:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	b2db      	uxtb	r3, r3
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d102      	bne.n	80033ae <HAL_RCC_OscConfig+0xf8a>
 80033a8:	4b47      	ldr	r3, [pc, #284]	; (80034c8 <HAL_RCC_OscConfig+0x10a4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	e027      	b.n	80033fe <HAL_RCC_OscConfig+0xfda>
 80033ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033b2:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80033b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033c0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	fa93 f2a3 	rbit	r2, r3
 80033ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033ce:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033d8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80033dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033e6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	fa93 f2a3 	rbit	r2, r3
 80033f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033f4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <HAL_RCC_OscConfig+0x10a4>)
 80033fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003402:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003406:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800340a:	6011      	str	r1, [r2, #0]
 800340c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003410:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	fa92 f1a2 	rbit	r1, r2
 800341a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800341e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003422:	6011      	str	r1, [r2, #0]
  return result;
 8003424:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003428:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	fab2 f282 	clz	r2, r2
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	f042 0220 	orr.w	r2, r2, #32
 8003438:	b2d2      	uxtb	r2, r2
 800343a:	f002 021f 	and.w	r2, r2, #31
 800343e:	2101      	movs	r1, #1
 8003440:	fa01 f202 	lsl.w	r2, r1, r2
 8003444:	4013      	ands	r3, r2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d182      	bne.n	8003350 <HAL_RCC_OscConfig+0xf2c>
 800344a:	e037      	b.n	80034bc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800344c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003450:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d101      	bne.n	8003460 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e02e      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003460:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <HAL_RCC_OscConfig+0x10a4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003468:	4b17      	ldr	r3, [pc, #92]	; (80034c8 <HAL_RCC_OscConfig+0x10a4>)
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003470:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003474:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003478:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800347c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	429a      	cmp	r2, r3
 8003486:	d117      	bne.n	80034b8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003488:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800348c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003490:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003494:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800349c:	429a      	cmp	r2, r3
 800349e:	d10b      	bne.n	80034b8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80034a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034a4:	f003 020f 	and.w	r2, r3, #15
 80034a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034ac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40021000 	.word	0x40021000

080034cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b09e      	sub	sp, #120	; 0x78
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e162      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034e4:	4b90      	ldr	r3, [pc, #576]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d910      	bls.n	8003514 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	4b8d      	ldr	r3, [pc, #564]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 0207 	bic.w	r2, r3, #7
 80034fa:	498b      	ldr	r1, [pc, #556]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	4b89      	ldr	r3, [pc, #548]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e14a      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003520:	4b82      	ldr	r3, [pc, #520]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	497f      	ldr	r1, [pc, #508]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 80dc 	beq.w	80036f8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d13c      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xf6>
 8003548:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800354c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003558:	fab3 f383 	clz	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	b2db      	uxtb	r3, r3
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b01      	cmp	r3, #1
 800356a:	d102      	bne.n	8003572 <HAL_RCC_ClockConfig+0xa6>
 800356c:	4b6f      	ldr	r3, [pc, #444]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	e00f      	b.n	8003592 <HAL_RCC_ClockConfig+0xc6>
 8003572:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003576:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800357a:	fa93 f3a3 	rbit	r3, r3
 800357e:	667b      	str	r3, [r7, #100]	; 0x64
 8003580:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003584:	663b      	str	r3, [r7, #96]	; 0x60
 8003586:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800358e:	4b67      	ldr	r3, [pc, #412]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003596:	65ba      	str	r2, [r7, #88]	; 0x58
 8003598:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800359a:	fa92 f2a2 	rbit	r2, r2
 800359e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035a2:	fab2 f282 	clz	r2, r2
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	f042 0220 	orr.w	r2, r2, #32
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	f002 021f 	and.w	r2, r2, #31
 80035b2:	2101      	movs	r1, #1
 80035b4:	fa01 f202 	lsl.w	r2, r1, r2
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d17b      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e0f3      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d13c      	bne.n	8003644 <HAL_RCC_ClockConfig+0x178>
 80035ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035ce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035d2:	fa93 f3a3 	rbit	r3, r3
 80035d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035da:	fab3 f383 	clz	r3, r3
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	095b      	lsrs	r3, r3, #5
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d102      	bne.n	80035f4 <HAL_RCC_ClockConfig+0x128>
 80035ee:	4b4f      	ldr	r3, [pc, #316]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	e00f      	b.n	8003614 <HAL_RCC_ClockConfig+0x148>
 80035f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	647b      	str	r3, [r7, #68]	; 0x44
 8003602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003606:	643b      	str	r3, [r7, #64]	; 0x40
 8003608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003610:	4b46      	ldr	r3, [pc, #280]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003618:	63ba      	str	r2, [r7, #56]	; 0x38
 800361a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800361c:	fa92 f2a2 	rbit	r2, r2
 8003620:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003622:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003624:	fab2 f282 	clz	r2, r2
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	f042 0220 	orr.w	r2, r2, #32
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	f002 021f 	and.w	r2, r2, #31
 8003634:	2101      	movs	r1, #1
 8003636:	fa01 f202 	lsl.w	r2, r1, r2
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13a      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0b2      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
 8003644:	2302      	movs	r3, #2
 8003646:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f043 0301 	orr.w	r3, r3, #1
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d102      	bne.n	800366c <HAL_RCC_ClockConfig+0x1a0>
 8003666:	4b31      	ldr	r3, [pc, #196]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	e00d      	b.n	8003688 <HAL_RCC_ClockConfig+0x1bc>
 800366c:	2302      	movs	r3, #2
 800366e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003672:	fa93 f3a3 	rbit	r3, r3
 8003676:	627b      	str	r3, [r7, #36]	; 0x24
 8003678:	2302      	movs	r3, #2
 800367a:	623b      	str	r3, [r7, #32]
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	61fb      	str	r3, [r7, #28]
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	2202      	movs	r2, #2
 800368a:	61ba      	str	r2, [r7, #24]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	fa92 f2a2 	rbit	r2, r2
 8003692:	617a      	str	r2, [r7, #20]
  return result;
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	fab2 f282 	clz	r2, r2
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	f042 0220 	orr.w	r2, r2, #32
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	f002 021f 	and.w	r2, r2, #31
 80036a6:	2101      	movs	r1, #1
 80036a8:	fa01 f202 	lsl.w	r2, r1, r2
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e079      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036b6:	4b1d      	ldr	r3, [pc, #116]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f023 0203 	bic.w	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	491a      	ldr	r1, [pc, #104]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c8:	f7fe fbd4 	bl	8001e74 <HAL_GetTick>
 80036cc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	e00a      	b.n	80036e6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d0:	f7fe fbd0 	bl	8001e74 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	f241 3288 	movw	r2, #5000	; 0x1388
 80036de:	4293      	cmp	r3, r2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e061      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e6:	4b11      	ldr	r3, [pc, #68]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f003 020c 	and.w	r2, r3, #12
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d1eb      	bne.n	80036d0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d214      	bcs.n	8003730 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 0207 	bic.w	r2, r3, #7
 800370e:	4906      	ldr	r1, [pc, #24]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	4313      	orrs	r3, r2
 8003714:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003716:	4b04      	ldr	r3, [pc, #16]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	429a      	cmp	r2, r3
 8003722:	d005      	beq.n	8003730 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e040      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
 8003728:	40022000 	.word	0x40022000
 800372c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800373c:	4b1d      	ldr	r3, [pc, #116]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	491a      	ldr	r1, [pc, #104]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d009      	beq.n	800376e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800375a:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4912      	ldr	r1, [pc, #72]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800376e:	f000 f829 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 8003772:	4601      	mov	r1, r0
 8003774:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800377c:	22f0      	movs	r2, #240	; 0xf0
 800377e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	fa92 f2a2 	rbit	r2, r2
 8003786:	60fa      	str	r2, [r7, #12]
  return result;
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	fab2 f282 	clz	r2, r2
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	40d3      	lsrs	r3, r2
 8003792:	4a09      	ldr	r2, [pc, #36]	; (80037b8 <HAL_RCC_ClockConfig+0x2ec>)
 8003794:	5cd3      	ldrb	r3, [r2, r3]
 8003796:	fa21 f303 	lsr.w	r3, r1, r3
 800379a:	4a08      	ldr	r2, [pc, #32]	; (80037bc <HAL_RCC_ClockConfig+0x2f0>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800379e:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <HAL_RCC_ClockConfig+0x2f4>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fb22 	bl	8001dec <HAL_InitTick>
  
  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3778      	adds	r7, #120	; 0x78
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40021000 	.word	0x40021000
 80037b8:	08005dd0 	.word	0x08005dd0
 80037bc:	20000000 	.word	0x20000000
 80037c0:	20000004 	.word	0x20000004

080037c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b08b      	sub	sp, #44	; 0x2c
 80037c8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	2300      	movs	r3, #0
 80037d0:	61bb      	str	r3, [r7, #24]
 80037d2:	2300      	movs	r3, #0
 80037d4:	627b      	str	r3, [r7, #36]	; 0x24
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80037de:	4b2a      	ldr	r3, [pc, #168]	; (8003888 <HAL_RCC_GetSysClockFreq+0xc4>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d002      	beq.n	80037f4 <HAL_RCC_GetSysClockFreq+0x30>
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d003      	beq.n	80037fa <HAL_RCC_GetSysClockFreq+0x36>
 80037f2:	e03f      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037f4:	4b25      	ldr	r3, [pc, #148]	; (800388c <HAL_RCC_GetSysClockFreq+0xc8>)
 80037f6:	623b      	str	r3, [r7, #32]
      break;
 80037f8:	e03f      	b.n	800387a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003800:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003804:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	fa92 f2a2 	rbit	r2, r2
 800380c:	607a      	str	r2, [r7, #4]
  return result;
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	fab2 f282 	clz	r2, r2
 8003814:	b2d2      	uxtb	r2, r2
 8003816:	40d3      	lsrs	r3, r2
 8003818:	4a1d      	ldr	r2, [pc, #116]	; (8003890 <HAL_RCC_GetSysClockFreq+0xcc>)
 800381a:	5cd3      	ldrb	r3, [r2, r3]
 800381c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800381e:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	220f      	movs	r2, #15
 8003828:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	fa92 f2a2 	rbit	r2, r2
 8003830:	60fa      	str	r2, [r7, #12]
  return result;
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	fab2 f282 	clz	r2, r2
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	40d3      	lsrs	r3, r2
 800383c:	4a15      	ldr	r2, [pc, #84]	; (8003894 <HAL_RCC_GetSysClockFreq+0xd0>)
 800383e:	5cd3      	ldrb	r3, [r2, r3]
 8003840:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800384c:	4a0f      	ldr	r2, [pc, #60]	; (800388c <HAL_RCC_GetSysClockFreq+0xc8>)
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	fbb2 f2f3 	udiv	r2, r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	627b      	str	r3, [r7, #36]	; 0x24
 800385c:	e007      	b.n	800386e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800385e:	4a0b      	ldr	r2, [pc, #44]	; (800388c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	fbb2 f2f3 	udiv	r2, r2, r3
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	fb02 f303 	mul.w	r3, r2, r3
 800386c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800386e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003870:	623b      	str	r3, [r7, #32]
      break;
 8003872:	e002      	b.n	800387a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003876:	623b      	str	r3, [r7, #32]
      break;
 8003878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800387a:	6a3b      	ldr	r3, [r7, #32]
}
 800387c:	4618      	mov	r0, r3
 800387e:	372c      	adds	r7, #44	; 0x2c
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	40021000 	.word	0x40021000
 800388c:	007a1200 	.word	0x007a1200
 8003890:	08005de8 	.word	0x08005de8
 8003894:	08005df8 	.word	0x08005df8

08003898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800389c:	4b03      	ldr	r3, [pc, #12]	; (80038ac <HAL_RCC_GetHCLKFreq+0x14>)
 800389e:	681b      	ldr	r3, [r3, #0]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000000 	.word	0x20000000

080038b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80038b6:	f7ff ffef 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038ba:	4601      	mov	r1, r0
 80038bc:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <HAL_RCC_GetPCLK1Freq+0x3c>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038c4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	fa92 f2a2 	rbit	r2, r2
 80038d0:	603a      	str	r2, [r7, #0]
  return result;
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	fab2 f282 	clz	r2, r2
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	40d3      	lsrs	r3, r2
 80038dc:	4a04      	ldr	r2, [pc, #16]	; (80038f0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80038de:	5cd3      	ldrb	r3, [r2, r3]
 80038e0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80038e4:	4618      	mov	r0, r3
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40021000 	.word	0x40021000
 80038f0:	08005de0 	.word	0x08005de0

080038f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80038fa:	f7ff ffcd 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038fe:	4601      	mov	r1, r0
 8003900:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003908:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800390c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	fa92 f2a2 	rbit	r2, r2
 8003914:	603a      	str	r2, [r7, #0]
  return result;
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	fab2 f282 	clz	r2, r2
 800391c:	b2d2      	uxtb	r2, r2
 800391e:	40d3      	lsrs	r3, r2
 8003920:	4a04      	ldr	r2, [pc, #16]	; (8003934 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003922:	5cd3      	ldrb	r3, [r2, r3]
 8003924:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	08005de0 	.word	0x08005de0

08003938 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b092      	sub	sp, #72	; 0x48
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003948:	2300      	movs	r3, #0
 800394a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 80d4 	beq.w	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395c:	4b4e      	ldr	r3, [pc, #312]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10e      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003968:	4b4b      	ldr	r3, [pc, #300]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	4a4a      	ldr	r2, [pc, #296]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003972:	61d3      	str	r3, [r2, #28]
 8003974:	4b48      	ldr	r3, [pc, #288]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003986:	4b45      	ldr	r3, [pc, #276]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398e:	2b00      	cmp	r3, #0
 8003990:	d118      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003992:	4b42      	ldr	r3, [pc, #264]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a41      	ldr	r2, [pc, #260]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800399c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800399e:	f7fe fa69 	bl	8001e74 <HAL_GetTick>
 80039a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	e008      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a6:	f7fe fa65 	bl	8001e74 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b64      	cmp	r3, #100	; 0x64
 80039b2:	d901      	bls.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e1d6      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b8:	4b38      	ldr	r3, [pc, #224]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039c4:	4b34      	ldr	r3, [pc, #208]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 8084 	beq.w	8003ade <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d07c      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039e4:	4b2c      	ldr	r3, [pc, #176]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f6:	fa93 f3a3 	rbit	r3, r3
 80039fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039fe:	fab3 f383 	clz	r3, r3
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	461a      	mov	r2, r3
 8003a06:	4b26      	ldr	r3, [pc, #152]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a08:	4413      	add	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	2301      	movs	r3, #1
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4b1d      	ldr	r3, [pc, #116]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	461a      	mov	r2, r3
 8003a32:	2300      	movs	r3, #0
 8003a34:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a36:	4a18      	ldr	r2, [pc, #96]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a3a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d04b      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a46:	f7fe fa15 	bl	8001e74 <HAL_GetTick>
 8003a4a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4c:	e00a      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4e:	f7fe fa11 	bl	8001e74 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e180      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003a64:	2302      	movs	r3, #2
 8003a66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6a:	fa93 f3a3 	rbit	r3, r3
 8003a6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a70:	2302      	movs	r3, #2
 8003a72:	623b      	str	r3, [r7, #32]
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	fa93 f3a3 	rbit	r3, r3
 8003a7a:	61fb      	str	r3, [r7, #28]
  return result;
 8003a7c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7e:	fab3 f383 	clz	r3, r3
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	095b      	lsrs	r3, r3, #5
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f043 0302 	orr.w	r3, r3, #2
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d108      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003a92:	4b01      	ldr	r3, [pc, #4]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	e00d      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40007000 	.word	0x40007000
 8003aa0:	10908100 	.word	0x10908100
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	fa93 f3a3 	rbit	r3, r3
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	4b9a      	ldr	r3, [pc, #616]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	613a      	str	r2, [r7, #16]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	fa92 f2a2 	rbit	r2, r2
 8003abe:	60fa      	str	r2, [r7, #12]
  return result;
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	fab2 f282 	clz	r2, r2
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	f002 021f 	and.w	r2, r2, #31
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0b7      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ade:	4b8f      	ldr	r3, [pc, #572]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	498c      	ldr	r1, [pc, #560]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003af0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d105      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af8:	4b88      	ldr	r3, [pc, #544]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	4a87      	ldr	r2, [pc, #540]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b10:	4b82      	ldr	r3, [pc, #520]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b14:	f023 0203 	bic.w	r2, r3, #3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	497f      	ldr	r1, [pc, #508]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d008      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b2e:	4b7b      	ldr	r3, [pc, #492]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	4978      	ldr	r1, [pc, #480]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b4c:	4b73      	ldr	r3, [pc, #460]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	4970      	ldr	r1, [pc, #448]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b6a:	4b6c      	ldr	r3, [pc, #432]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f023 0210 	bic.w	r2, r3, #16
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	4969      	ldr	r1, [pc, #420]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003b88:	4b64      	ldr	r3, [pc, #400]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b94:	4961      	ldr	r1, [pc, #388]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ba6:	4b5d      	ldr	r3, [pc, #372]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003baa:	f023 0220 	bic.w	r2, r3, #32
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	495a      	ldr	r1, [pc, #360]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bc4:	4b55      	ldr	r3, [pc, #340]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	4952      	ldr	r1, [pc, #328]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003be2:	4b4e      	ldr	r3, [pc, #312]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	494b      	ldr	r1, [pc, #300]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0310 	and.w	r3, r3, #16
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c00:	4b46      	ldr	r3, [pc, #280]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c04:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	4943      	ldr	r1, [pc, #268]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c1e:	4b3f      	ldr	r3, [pc, #252]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2a:	493c      	ldr	r1, [pc, #240]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c3c:	4b37      	ldr	r3, [pc, #220]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c40:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c48:	4934      	ldr	r1, [pc, #208]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003c5a:	4b30      	ldr	r3, [pc, #192]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c66:	492d      	ldr	r1, [pc, #180]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d008      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003c78:	4b28      	ldr	r3, [pc, #160]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c84:	4925      	ldr	r1, [pc, #148]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d008      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003c96:	4b21      	ldr	r3, [pc, #132]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	491e      	ldr	r1, [pc, #120]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003cb4:	4b19      	ldr	r3, [pc, #100]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc0:	4916      	ldr	r1, [pc, #88]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003cd2:	4b12      	ldr	r3, [pc, #72]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cde:	490f      	ldr	r1, [pc, #60]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003cf0:	4b0a      	ldr	r3, [pc, #40]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	4907      	ldr	r1, [pc, #28]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00c      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003d0e:	4b03      	ldr	r3, [pc, #12]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	e002      	b.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003d1a:	bf00      	nop
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d22:	4913      	ldr	r1, [pc, #76]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d38:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d40:	490b      	ldr	r1, [pc, #44]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d008      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d5e:	4904      	ldr	r1, [pc, #16]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3748      	adds	r7, #72	; 0x48
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40021000 	.word	0x40021000

08003d74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e054      	b.n	8003e30 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d111      	bne.n	8003db6 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f001 f87a 	bl	8004e94 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a23      	ldr	r2, [pc, #140]	; (8003e38 <HAL_TIM_PWM_Init+0xc4>)
 8003dac:	665a      	str	r2, [r3, #100]	; 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2202      	movs	r2, #2
 8003dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4610      	mov	r0, r2
 8003dca:	f000 fc99 	bl	8004700 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	08001b85 	.word	0x08001b85

08003e3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d109      	bne.n	8003e60 <HAL_TIM_PWM_Start+0x24>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	bf14      	ite	ne
 8003e58:	2301      	movne	r3, #1
 8003e5a:	2300      	moveq	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	e03c      	b.n	8003eda <HAL_TIM_PWM_Start+0x9e>
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d109      	bne.n	8003e7a <HAL_TIM_PWM_Start+0x3e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	bf14      	ite	ne
 8003e72:	2301      	movne	r3, #1
 8003e74:	2300      	moveq	r3, #0
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	e02f      	b.n	8003eda <HAL_TIM_PWM_Start+0x9e>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d109      	bne.n	8003e94 <HAL_TIM_PWM_Start+0x58>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	bf14      	ite	ne
 8003e8c:	2301      	movne	r3, #1
 8003e8e:	2300      	moveq	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	e022      	b.n	8003eda <HAL_TIM_PWM_Start+0x9e>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b0c      	cmp	r3, #12
 8003e98:	d109      	bne.n	8003eae <HAL_TIM_PWM_Start+0x72>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	bf14      	ite	ne
 8003ea6:	2301      	movne	r3, #1
 8003ea8:	2300      	moveq	r3, #0
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	e015      	b.n	8003eda <HAL_TIM_PWM_Start+0x9e>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b10      	cmp	r3, #16
 8003eb2:	d109      	bne.n	8003ec8 <HAL_TIM_PWM_Start+0x8c>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	bf14      	ite	ne
 8003ec0:	2301      	movne	r3, #1
 8003ec2:	2300      	moveq	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	e008      	b.n	8003eda <HAL_TIM_PWM_Start+0x9e>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	bf14      	ite	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	2300      	moveq	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e0a1      	b.n	8004026 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d104      	bne.n	8003ef2 <HAL_TIM_PWM_Start+0xb6>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ef0:	e023      	b.n	8003f3a <HAL_TIM_PWM_Start+0xfe>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d104      	bne.n	8003f02 <HAL_TIM_PWM_Start+0xc6>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f00:	e01b      	b.n	8003f3a <HAL_TIM_PWM_Start+0xfe>
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d104      	bne.n	8003f12 <HAL_TIM_PWM_Start+0xd6>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f10:	e013      	b.n	8003f3a <HAL_TIM_PWM_Start+0xfe>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b0c      	cmp	r3, #12
 8003f16:	d104      	bne.n	8003f22 <HAL_TIM_PWM_Start+0xe6>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f20:	e00b      	b.n	8003f3a <HAL_TIM_PWM_Start+0xfe>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d104      	bne.n	8003f32 <HAL_TIM_PWM_Start+0xf6>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f30:	e003      	b.n	8003f3a <HAL_TIM_PWM_Start+0xfe>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2202      	movs	r2, #2
 8003f36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	6839      	ldr	r1, [r7, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 ff80 	bl	8004e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a38      	ldr	r2, [pc, #224]	; (8004030 <HAL_TIM_PWM_Start+0x1f4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d018      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x148>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a37      	ldr	r2, [pc, #220]	; (8004034 <HAL_TIM_PWM_Start+0x1f8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x148>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a35      	ldr	r2, [pc, #212]	; (8004038 <HAL_TIM_PWM_Start+0x1fc>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d00e      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x148>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a34      	ldr	r2, [pc, #208]	; (800403c <HAL_TIM_PWM_Start+0x200>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d009      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x148>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a32      	ldr	r2, [pc, #200]	; (8004040 <HAL_TIM_PWM_Start+0x204>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d004      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x148>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a31      	ldr	r2, [pc, #196]	; (8004044 <HAL_TIM_PWM_Start+0x208>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d101      	bne.n	8003f88 <HAL_TIM_PWM_Start+0x14c>
 8003f84:	2301      	movs	r3, #1
 8003f86:	e000      	b.n	8003f8a <HAL_TIM_PWM_Start+0x14e>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a23      	ldr	r2, [pc, #140]	; (8004030 <HAL_TIM_PWM_Start+0x1f4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d01d      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb0:	d018      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a24      	ldr	r2, [pc, #144]	; (8004048 <HAL_TIM_PWM_Start+0x20c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d013      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a22      	ldr	r2, [pc, #136]	; (800404c <HAL_TIM_PWM_Start+0x210>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00e      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <HAL_TIM_PWM_Start+0x1f8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d009      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a18      	ldr	r2, [pc, #96]	; (8004038 <HAL_TIM_PWM_Start+0x1fc>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0x1a8>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a19      	ldr	r2, [pc, #100]	; (8004044 <HAL_TIM_PWM_Start+0x208>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d115      	bne.n	8004010 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	4b19      	ldr	r3, [pc, #100]	; (8004050 <HAL_TIM_PWM_Start+0x214>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b06      	cmp	r3, #6
 8003ff4:	d015      	beq.n	8004022 <HAL_TIM_PWM_Start+0x1e6>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffc:	d011      	beq.n	8004022 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400e:	e008      	b.n	8004022 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e000      	b.n	8004024 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004022:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	40012c00 	.word	0x40012c00
 8004034:	40013400 	.word	0x40013400
 8004038:	40014000 	.word	0x40014000
 800403c:	40014400 	.word	0x40014400
 8004040:	40014800 	.word	0x40014800
 8004044:	40015000 	.word	0x40015000
 8004048:	40000400 	.word	0x40000400
 800404c:	40000800 	.word	0x40000800
 8004050:	00010007 	.word	0x00010007

08004054 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2200      	movs	r2, #0
 8004064:	6839      	ldr	r1, [r7, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f000 feee 	bl	8004e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a40      	ldr	r2, [pc, #256]	; (8004174 <HAL_TIM_PWM_Stop+0x120>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d018      	beq.n	80040a8 <HAL_TIM_PWM_Stop+0x54>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a3f      	ldr	r2, [pc, #252]	; (8004178 <HAL_TIM_PWM_Stop+0x124>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d013      	beq.n	80040a8 <HAL_TIM_PWM_Stop+0x54>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a3d      	ldr	r2, [pc, #244]	; (800417c <HAL_TIM_PWM_Stop+0x128>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00e      	beq.n	80040a8 <HAL_TIM_PWM_Stop+0x54>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a3c      	ldr	r2, [pc, #240]	; (8004180 <HAL_TIM_PWM_Stop+0x12c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d009      	beq.n	80040a8 <HAL_TIM_PWM_Stop+0x54>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a3a      	ldr	r2, [pc, #232]	; (8004184 <HAL_TIM_PWM_Stop+0x130>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d004      	beq.n	80040a8 <HAL_TIM_PWM_Stop+0x54>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a39      	ldr	r2, [pc, #228]	; (8004188 <HAL_TIM_PWM_Stop+0x134>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d101      	bne.n	80040ac <HAL_TIM_PWM_Stop+0x58>
 80040a8:	2301      	movs	r3, #1
 80040aa:	e000      	b.n	80040ae <HAL_TIM_PWM_Stop+0x5a>
 80040ac:	2300      	movs	r3, #0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d017      	beq.n	80040e2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6a1a      	ldr	r2, [r3, #32]
 80040b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80040bc:	4013      	ands	r3, r2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10f      	bne.n	80040e2 <HAL_TIM_PWM_Stop+0x8e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a1a      	ldr	r2, [r3, #32]
 80040c8:	f240 4344 	movw	r3, #1092	; 0x444
 80040cc:	4013      	ands	r3, r2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d107      	bne.n	80040e2 <HAL_TIM_PWM_Stop+0x8e>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6a1a      	ldr	r2, [r3, #32]
 80040e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10f      	bne.n	8004112 <HAL_TIM_PWM_Stop+0xbe>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6a1a      	ldr	r2, [r3, #32]
 80040f8:	f240 4344 	movw	r3, #1092	; 0x444
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d107      	bne.n	8004112 <HAL_TIM_PWM_Stop+0xbe>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0201 	bic.w	r2, r2, #1
 8004110:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <HAL_TIM_PWM_Stop+0xce>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004120:	e023      	b.n	800416a <HAL_TIM_PWM_Stop+0x116>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b04      	cmp	r3, #4
 8004126:	d104      	bne.n	8004132 <HAL_TIM_PWM_Stop+0xde>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004130:	e01b      	b.n	800416a <HAL_TIM_PWM_Stop+0x116>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d104      	bne.n	8004142 <HAL_TIM_PWM_Stop+0xee>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004140:	e013      	b.n	800416a <HAL_TIM_PWM_Stop+0x116>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b0c      	cmp	r3, #12
 8004146:	d104      	bne.n	8004152 <HAL_TIM_PWM_Stop+0xfe>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004150:	e00b      	b.n	800416a <HAL_TIM_PWM_Stop+0x116>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b10      	cmp	r3, #16
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Stop+0x10e>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004160:	e003      	b.n	800416a <HAL_TIM_PWM_Stop+0x116>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40012c00 	.word	0x40012c00
 8004178:	40013400 	.word	0x40013400
 800417c:	40014000 	.word	0x40014000
 8004180:	40014400 	.word	0x40014400
 8004184:	40014800 	.word	0x40014800
 8004188:	40015000 	.word	0x40015000

0800418c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e0a2      	b.n	80042e6 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d111      	bne.n	80041d0 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 fe6d 	bl	8004e94 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d102      	bne.n	80041c8 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <HAL_TIM_Encoder_Init+0x164>)
 80041c6:	675a      	str	r2, [r3, #116]	; 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6812      	ldr	r2, [r2, #0]
 80041e2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80041e6:	f023 0307 	bic.w	r3, r3, #7
 80041ea:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3304      	adds	r3, #4
 80041f4:	4619      	mov	r1, r3
 80041f6:	4610      	mov	r0, r2
 80041f8:	f000 fa82 	bl	8004700 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	4313      	orrs	r3, r2
 800421c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004224:	f023 0303 	bic.w	r3, r3, #3
 8004228:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	021b      	lsls	r3, r3, #8
 8004234:	4313      	orrs	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004242:	f023 030c 	bic.w	r3, r3, #12
 8004246:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800424e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004252:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	68da      	ldr	r2, [r3, #12]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	021b      	lsls	r3, r3, #8
 800425e:	4313      	orrs	r3, r2
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	011a      	lsls	r2, r3, #4
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	031b      	lsls	r3, r3, #12
 8004272:	4313      	orrs	r3, r2
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4313      	orrs	r3, r2
 8004278:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004280:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004288:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	4313      	orrs	r3, r2
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	08001ac5 	.word	0x08001ac5

080042f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004304:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800430c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004314:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800431c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d110      	bne.n	8004346 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004324:	7bfb      	ldrb	r3, [r7, #15]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d102      	bne.n	8004330 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800432a:	7b7b      	ldrb	r3, [r7, #13]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d001      	beq.n	8004334 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e069      	b.n	8004408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004344:	e031      	b.n	80043aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d110      	bne.n	800436e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800434c:	7bbb      	ldrb	r3, [r7, #14]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d102      	bne.n	8004358 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004352:	7b3b      	ldrb	r3, [r7, #12]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d001      	beq.n	800435c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e055      	b.n	8004408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800436c:	e01d      	b.n	80043aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800436e:	7bfb      	ldrb	r3, [r7, #15]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d108      	bne.n	8004386 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004374:	7bbb      	ldrb	r3, [r7, #14]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d105      	bne.n	8004386 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800437a:	7b7b      	ldrb	r3, [r7, #13]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d102      	bne.n	8004386 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004380:	7b3b      	ldrb	r3, [r7, #12]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d001      	beq.n	800438a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e03e      	b.n	8004408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2202      	movs	r2, #2
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2202      	movs	r2, #2
 8004396:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2202      	movs	r2, #2
 800439e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2202      	movs	r2, #2
 80043a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_TIM_Encoder_Start+0xc4>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	d008      	beq.n	80043c8 <HAL_TIM_Encoder_Start+0xd4>
 80043b6:	e00f      	b.n	80043d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2201      	movs	r2, #1
 80043be:	2100      	movs	r1, #0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fd41 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 80043c6:	e016      	b.n	80043f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2201      	movs	r2, #1
 80043ce:	2104      	movs	r1, #4
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fd39 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 80043d6:	e00e      	b.n	80043f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2201      	movs	r2, #1
 80043de:	2100      	movs	r1, #0
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fd31 	bl	8004e48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2201      	movs	r2, #1
 80043ec:	2104      	movs	r1, #4
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fd2a 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 80043f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 0201 	orr.w	r2, r2, #1
 8004404:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800441c:	2300      	movs	r3, #0
 800441e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004426:	2b01      	cmp	r3, #1
 8004428:	d101      	bne.n	800442e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800442a:	2302      	movs	r3, #2
 800442c:	e0ff      	b.n	800462e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b14      	cmp	r3, #20
 800443a:	f200 80f0 	bhi.w	800461e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800443e:	a201      	add	r2, pc, #4	; (adr r2, 8004444 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004444:	08004499 	.word	0x08004499
 8004448:	0800461f 	.word	0x0800461f
 800444c:	0800461f 	.word	0x0800461f
 8004450:	0800461f 	.word	0x0800461f
 8004454:	080044d9 	.word	0x080044d9
 8004458:	0800461f 	.word	0x0800461f
 800445c:	0800461f 	.word	0x0800461f
 8004460:	0800461f 	.word	0x0800461f
 8004464:	0800451b 	.word	0x0800451b
 8004468:	0800461f 	.word	0x0800461f
 800446c:	0800461f 	.word	0x0800461f
 8004470:	0800461f 	.word	0x0800461f
 8004474:	0800455b 	.word	0x0800455b
 8004478:	0800461f 	.word	0x0800461f
 800447c:	0800461f 	.word	0x0800461f
 8004480:	0800461f 	.word	0x0800461f
 8004484:	0800459d 	.word	0x0800459d
 8004488:	0800461f 	.word	0x0800461f
 800448c:	0800461f 	.word	0x0800461f
 8004490:	0800461f 	.word	0x0800461f
 8004494:	080045dd 	.word	0x080045dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68b9      	ldr	r1, [r7, #8]
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 f9cc 	bl	800483c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	699a      	ldr	r2, [r3, #24]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0208 	orr.w	r2, r2, #8
 80044b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699a      	ldr	r2, [r3, #24]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0204 	bic.w	r2, r2, #4
 80044c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6999      	ldr	r1, [r3, #24]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	691a      	ldr	r2, [r3, #16]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	619a      	str	r2, [r3, #24]
      break;
 80044d6:	e0a5      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68b9      	ldr	r1, [r7, #8]
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fa46 	bl	8004970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	699a      	ldr	r2, [r3, #24]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	6999      	ldr	r1, [r3, #24]
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	021a      	lsls	r2, r3, #8
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	619a      	str	r2, [r3, #24]
      break;
 8004518:	e084      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68b9      	ldr	r1, [r7, #8]
 8004520:	4618      	mov	r0, r3
 8004522:	f000 fab9 	bl	8004a98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69da      	ldr	r2, [r3, #28]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f042 0208 	orr.w	r2, r2, #8
 8004534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 0204 	bic.w	r2, r2, #4
 8004544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69d9      	ldr	r1, [r3, #28]
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	691a      	ldr	r2, [r3, #16]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	61da      	str	r2, [r3, #28]
      break;
 8004558:	e064      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68b9      	ldr	r1, [r7, #8]
 8004560:	4618      	mov	r0, r3
 8004562:	f000 fb2b 	bl	8004bbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	69da      	ldr	r2, [r3, #28]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69d9      	ldr	r1, [r3, #28]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	021a      	lsls	r2, r3, #8
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	61da      	str	r2, [r3, #28]
      break;
 800459a:	e043      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fb7a 	bl	8004c9c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0208 	orr.w	r2, r2, #8
 80045b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0204 	bic.w	r2, r2, #4
 80045c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80045da:	e023      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68b9      	ldr	r1, [r7, #8]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 fbc4 	bl	8004d70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004606:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	021a      	lsls	r2, r3, #8
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800461c:	e002      	b.n	8004624 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	75fb      	strb	r3, [r7, #23]
      break;
 8004622:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800462c:	7dfb      	ldrb	r3, [r7, #23]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop

08004638 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a42      	ldr	r2, [pc, #264]	; (800481c <TIM_Base_SetConfig+0x11c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d013      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800471e:	d00f      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a3f      	ldr	r2, [pc, #252]	; (8004820 <TIM_Base_SetConfig+0x120>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d00b      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a3e      	ldr	r2, [pc, #248]	; (8004824 <TIM_Base_SetConfig+0x124>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d007      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3d      	ldr	r2, [pc, #244]	; (8004828 <TIM_Base_SetConfig+0x128>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a3c      	ldr	r2, [pc, #240]	; (800482c <TIM_Base_SetConfig+0x12c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d108      	bne.n	8004752 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a31      	ldr	r2, [pc, #196]	; (800481c <TIM_Base_SetConfig+0x11c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01f      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004760:	d01b      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a2e      	ldr	r2, [pc, #184]	; (8004820 <TIM_Base_SetConfig+0x120>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d017      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2d      	ldr	r2, [pc, #180]	; (8004824 <TIM_Base_SetConfig+0x124>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d013      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a2c      	ldr	r2, [pc, #176]	; (8004828 <TIM_Base_SetConfig+0x128>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d00f      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2c      	ldr	r2, [pc, #176]	; (8004830 <TIM_Base_SetConfig+0x130>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d00b      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2b      	ldr	r2, [pc, #172]	; (8004834 <TIM_Base_SetConfig+0x134>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d007      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a2a      	ldr	r2, [pc, #168]	; (8004838 <TIM_Base_SetConfig+0x138>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d003      	beq.n	800479a <TIM_Base_SetConfig+0x9a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a25      	ldr	r2, [pc, #148]	; (800482c <TIM_Base_SetConfig+0x12c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d108      	bne.n	80047ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a12      	ldr	r2, [pc, #72]	; (800481c <TIM_Base_SetConfig+0x11c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d013      	beq.n	8004800 <TIM_Base_SetConfig+0x100>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a13      	ldr	r2, [pc, #76]	; (8004828 <TIM_Base_SetConfig+0x128>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00f      	beq.n	8004800 <TIM_Base_SetConfig+0x100>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a13      	ldr	r2, [pc, #76]	; (8004830 <TIM_Base_SetConfig+0x130>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00b      	beq.n	8004800 <TIM_Base_SetConfig+0x100>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a12      	ldr	r2, [pc, #72]	; (8004834 <TIM_Base_SetConfig+0x134>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d007      	beq.n	8004800 <TIM_Base_SetConfig+0x100>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a11      	ldr	r2, [pc, #68]	; (8004838 <TIM_Base_SetConfig+0x138>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d003      	beq.n	8004800 <TIM_Base_SetConfig+0x100>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a0c      	ldr	r2, [pc, #48]	; (800482c <TIM_Base_SetConfig+0x12c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d103      	bne.n	8004808 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	691a      	ldr	r2, [r3, #16]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	615a      	str	r2, [r3, #20]
}
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40012c00 	.word	0x40012c00
 8004820:	40000400 	.word	0x40000400
 8004824:	40000800 	.word	0x40000800
 8004828:	40013400 	.word	0x40013400
 800482c:	40015000 	.word	0x40015000
 8004830:	40014000 	.word	0x40014000
 8004834:	40014400 	.word	0x40014400
 8004838:	40014800 	.word	0x40014800

0800483c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f023 0201 	bic.w	r2, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800486a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800486e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0303 	bic.w	r3, r3, #3
 8004876:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f023 0302 	bic.w	r3, r3, #2
 8004888:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a30      	ldr	r2, [pc, #192]	; (8004958 <TIM_OC1_SetConfig+0x11c>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d013      	beq.n	80048c4 <TIM_OC1_SetConfig+0x88>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a2f      	ldr	r2, [pc, #188]	; (800495c <TIM_OC1_SetConfig+0x120>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00f      	beq.n	80048c4 <TIM_OC1_SetConfig+0x88>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a2e      	ldr	r2, [pc, #184]	; (8004960 <TIM_OC1_SetConfig+0x124>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00b      	beq.n	80048c4 <TIM_OC1_SetConfig+0x88>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2d      	ldr	r2, [pc, #180]	; (8004964 <TIM_OC1_SetConfig+0x128>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d007      	beq.n	80048c4 <TIM_OC1_SetConfig+0x88>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a2c      	ldr	r2, [pc, #176]	; (8004968 <TIM_OC1_SetConfig+0x12c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <TIM_OC1_SetConfig+0x88>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a2b      	ldr	r2, [pc, #172]	; (800496c <TIM_OC1_SetConfig+0x130>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10c      	bne.n	80048de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0308 	bic.w	r3, r3, #8
 80048ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f023 0304 	bic.w	r3, r3, #4
 80048dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1d      	ldr	r2, [pc, #116]	; (8004958 <TIM_OC1_SetConfig+0x11c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <TIM_OC1_SetConfig+0xd2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a1c      	ldr	r2, [pc, #112]	; (800495c <TIM_OC1_SetConfig+0x120>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00f      	beq.n	800490e <TIM_OC1_SetConfig+0xd2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a1b      	ldr	r2, [pc, #108]	; (8004960 <TIM_OC1_SetConfig+0x124>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00b      	beq.n	800490e <TIM_OC1_SetConfig+0xd2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a1a      	ldr	r2, [pc, #104]	; (8004964 <TIM_OC1_SetConfig+0x128>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d007      	beq.n	800490e <TIM_OC1_SetConfig+0xd2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a19      	ldr	r2, [pc, #100]	; (8004968 <TIM_OC1_SetConfig+0x12c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d003      	beq.n	800490e <TIM_OC1_SetConfig+0xd2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a18      	ldr	r2, [pc, #96]	; (800496c <TIM_OC1_SetConfig+0x130>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d111      	bne.n	8004932 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800491c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	4313      	orrs	r3, r2
 8004926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	4313      	orrs	r3, r2
 8004930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	621a      	str	r2, [r3, #32]
}
 800494c:	bf00      	nop
 800494e:	371c      	adds	r7, #28
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	40012c00 	.word	0x40012c00
 800495c:	40013400 	.word	0x40013400
 8004960:	40014000 	.word	0x40014000
 8004964:	40014400 	.word	0x40014400
 8004968:	40014800 	.word	0x40014800
 800496c:	40015000 	.word	0x40015000

08004970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	f023 0210 	bic.w	r2, r3, #16
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800499e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	021b      	lsls	r3, r3, #8
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0320 	bic.w	r3, r3, #32
 80049be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a2c      	ldr	r2, [pc, #176]	; (8004a80 <TIM_OC2_SetConfig+0x110>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d007      	beq.n	80049e4 <TIM_OC2_SetConfig+0x74>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a2b      	ldr	r2, [pc, #172]	; (8004a84 <TIM_OC2_SetConfig+0x114>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_OC2_SetConfig+0x74>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a2a      	ldr	r2, [pc, #168]	; (8004a88 <TIM_OC2_SetConfig+0x118>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d10d      	bne.n	8004a00 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a1f      	ldr	r2, [pc, #124]	; (8004a80 <TIM_OC2_SetConfig+0x110>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d013      	beq.n	8004a30 <TIM_OC2_SetConfig+0xc0>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a1e      	ldr	r2, [pc, #120]	; (8004a84 <TIM_OC2_SetConfig+0x114>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00f      	beq.n	8004a30 <TIM_OC2_SetConfig+0xc0>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a1e      	ldr	r2, [pc, #120]	; (8004a8c <TIM_OC2_SetConfig+0x11c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00b      	beq.n	8004a30 <TIM_OC2_SetConfig+0xc0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a1d      	ldr	r2, [pc, #116]	; (8004a90 <TIM_OC2_SetConfig+0x120>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d007      	beq.n	8004a30 <TIM_OC2_SetConfig+0xc0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a1c      	ldr	r2, [pc, #112]	; (8004a94 <TIM_OC2_SetConfig+0x124>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d003      	beq.n	8004a30 <TIM_OC2_SetConfig+0xc0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a17      	ldr	r2, [pc, #92]	; (8004a88 <TIM_OC2_SetConfig+0x118>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d113      	bne.n	8004a58 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a36:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a3e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	621a      	str	r2, [r3, #32]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40013400 	.word	0x40013400
 8004a88:	40015000 	.word	0x40015000
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40014400 	.word	0x40014400
 8004a94:	40014800 	.word	0x40014800

08004a98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f023 0303 	bic.w	r3, r3, #3
 8004ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	021b      	lsls	r3, r3, #8
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2b      	ldr	r2, [pc, #172]	; (8004ba4 <TIM_OC3_SetConfig+0x10c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d007      	beq.n	8004b0a <TIM_OC3_SetConfig+0x72>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a2a      	ldr	r2, [pc, #168]	; (8004ba8 <TIM_OC3_SetConfig+0x110>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <TIM_OC3_SetConfig+0x72>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a29      	ldr	r2, [pc, #164]	; (8004bac <TIM_OC3_SetConfig+0x114>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d10d      	bne.n	8004b26 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	021b      	lsls	r3, r3, #8
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b24:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a1e      	ldr	r2, [pc, #120]	; (8004ba4 <TIM_OC3_SetConfig+0x10c>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d013      	beq.n	8004b56 <TIM_OC3_SetConfig+0xbe>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a1d      	ldr	r2, [pc, #116]	; (8004ba8 <TIM_OC3_SetConfig+0x110>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00f      	beq.n	8004b56 <TIM_OC3_SetConfig+0xbe>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a1d      	ldr	r2, [pc, #116]	; (8004bb0 <TIM_OC3_SetConfig+0x118>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00b      	beq.n	8004b56 <TIM_OC3_SetConfig+0xbe>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a1c      	ldr	r2, [pc, #112]	; (8004bb4 <TIM_OC3_SetConfig+0x11c>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d007      	beq.n	8004b56 <TIM_OC3_SetConfig+0xbe>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a1b      	ldr	r2, [pc, #108]	; (8004bb8 <TIM_OC3_SetConfig+0x120>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d003      	beq.n	8004b56 <TIM_OC3_SetConfig+0xbe>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a16      	ldr	r2, [pc, #88]	; (8004bac <TIM_OC3_SetConfig+0x114>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d113      	bne.n	8004b7e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	621a      	str	r2, [r3, #32]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	40012c00 	.word	0x40012c00
 8004ba8:	40013400 	.word	0x40013400
 8004bac:	40015000 	.word	0x40015000
 8004bb0:	40014000 	.word	0x40014000
 8004bb4:	40014400 	.word	0x40014400
 8004bb8:	40014800 	.word	0x40014800

08004bbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	021b      	lsls	r3, r3, #8
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	031b      	lsls	r3, r3, #12
 8004c12:	693a      	ldr	r2, [r7, #16]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a1a      	ldr	r2, [pc, #104]	; (8004c84 <TIM_OC4_SetConfig+0xc8>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d013      	beq.n	8004c48 <TIM_OC4_SetConfig+0x8c>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a19      	ldr	r2, [pc, #100]	; (8004c88 <TIM_OC4_SetConfig+0xcc>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00f      	beq.n	8004c48 <TIM_OC4_SetConfig+0x8c>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a18      	ldr	r2, [pc, #96]	; (8004c8c <TIM_OC4_SetConfig+0xd0>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00b      	beq.n	8004c48 <TIM_OC4_SetConfig+0x8c>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a17      	ldr	r2, [pc, #92]	; (8004c90 <TIM_OC4_SetConfig+0xd4>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d007      	beq.n	8004c48 <TIM_OC4_SetConfig+0x8c>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a16      	ldr	r2, [pc, #88]	; (8004c94 <TIM_OC4_SetConfig+0xd8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_OC4_SetConfig+0x8c>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <TIM_OC4_SetConfig+0xdc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d109      	bne.n	8004c5c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	019b      	lsls	r3, r3, #6
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	621a      	str	r2, [r3, #32]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	40012c00 	.word	0x40012c00
 8004c88:	40013400 	.word	0x40013400
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40014400 	.word	0x40014400
 8004c94:	40014800 	.word	0x40014800
 8004c98:	40015000 	.word	0x40015000

08004c9c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ce0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	041b      	lsls	r3, r3, #16
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a19      	ldr	r2, [pc, #100]	; (8004d58 <TIM_OC5_SetConfig+0xbc>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <TIM_OC5_SetConfig+0x82>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a18      	ldr	r2, [pc, #96]	; (8004d5c <TIM_OC5_SetConfig+0xc0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d00f      	beq.n	8004d1e <TIM_OC5_SetConfig+0x82>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a17      	ldr	r2, [pc, #92]	; (8004d60 <TIM_OC5_SetConfig+0xc4>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d00b      	beq.n	8004d1e <TIM_OC5_SetConfig+0x82>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a16      	ldr	r2, [pc, #88]	; (8004d64 <TIM_OC5_SetConfig+0xc8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d007      	beq.n	8004d1e <TIM_OC5_SetConfig+0x82>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a15      	ldr	r2, [pc, #84]	; (8004d68 <TIM_OC5_SetConfig+0xcc>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d003      	beq.n	8004d1e <TIM_OC5_SetConfig+0x82>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a14      	ldr	r2, [pc, #80]	; (8004d6c <TIM_OC5_SetConfig+0xd0>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d109      	bne.n	8004d32 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d24:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	621a      	str	r2, [r3, #32]
}
 8004d4c:	bf00      	nop
 8004d4e:	371c      	adds	r7, #28
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	40012c00 	.word	0x40012c00
 8004d5c:	40013400 	.word	0x40013400
 8004d60:	40014000 	.word	0x40014000
 8004d64:	40014400 	.word	0x40014400
 8004d68:	40014800 	.word	0x40014800
 8004d6c:	40015000 	.word	0x40015000

08004d70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004db6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	051b      	lsls	r3, r3, #20
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a1a      	ldr	r2, [pc, #104]	; (8004e30 <TIM_OC6_SetConfig+0xc0>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d013      	beq.n	8004df4 <TIM_OC6_SetConfig+0x84>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a19      	ldr	r2, [pc, #100]	; (8004e34 <TIM_OC6_SetConfig+0xc4>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d00f      	beq.n	8004df4 <TIM_OC6_SetConfig+0x84>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a18      	ldr	r2, [pc, #96]	; (8004e38 <TIM_OC6_SetConfig+0xc8>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00b      	beq.n	8004df4 <TIM_OC6_SetConfig+0x84>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a17      	ldr	r2, [pc, #92]	; (8004e3c <TIM_OC6_SetConfig+0xcc>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d007      	beq.n	8004df4 <TIM_OC6_SetConfig+0x84>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a16      	ldr	r2, [pc, #88]	; (8004e40 <TIM_OC6_SetConfig+0xd0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d003      	beq.n	8004df4 <TIM_OC6_SetConfig+0x84>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a15      	ldr	r2, [pc, #84]	; (8004e44 <TIM_OC6_SetConfig+0xd4>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d109      	bne.n	8004e08 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	029b      	lsls	r3, r3, #10
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	621a      	str	r2, [r3, #32]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	40012c00 	.word	0x40012c00
 8004e34:	40013400 	.word	0x40013400
 8004e38:	40014000 	.word	0x40014000
 8004e3c:	40014400 	.word	0x40014400
 8004e40:	40014800 	.word	0x40014800
 8004e44:	40015000 	.word	0x40015000

08004e48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 031f 	and.w	r3, r3, #31
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a1a      	ldr	r2, [r3, #32]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1a      	ldr	r2, [r3, #32]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f003 031f 	and.w	r3, r3, #31
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e80:	431a      	orrs	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	621a      	str	r2, [r3, #32]
}
 8004e86:	bf00      	nop
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a1e      	ldr	r2, [pc, #120]	; (8004f18 <TIM_ResetCallback+0x84>)
 8004ea0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a1d      	ldr	r2, [pc, #116]	; (8004f1c <TIM_ResetCallback+0x88>)
 8004ea8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <TIM_ResetCallback+0x8c>)
 8004eb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a1b      	ldr	r2, [pc, #108]	; (8004f24 <TIM_ResetCallback+0x90>)
 8004eb8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a1a      	ldr	r2, [pc, #104]	; (8004f28 <TIM_ResetCallback+0x94>)
 8004ec0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a19      	ldr	r2, [pc, #100]	; (8004f2c <TIM_ResetCallback+0x98>)
 8004ec8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a18      	ldr	r2, [pc, #96]	; (8004f30 <TIM_ResetCallback+0x9c>)
 8004ed0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a17      	ldr	r2, [pc, #92]	; (8004f34 <TIM_ResetCallback+0xa0>)
 8004ed8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a16      	ldr	r2, [pc, #88]	; (8004f38 <TIM_ResetCallback+0xa4>)
 8004ee0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a15      	ldr	r2, [pc, #84]	; (8004f3c <TIM_ResetCallback+0xa8>)
 8004ee8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a14      	ldr	r2, [pc, #80]	; (8004f40 <TIM_ResetCallback+0xac>)
 8004ef0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <TIM_ResetCallback+0xb0>)
 8004ef8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	; (8004f48 <TIM_ResetCallback+0xb4>)
 8004f00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
#if defined(TIM_BDTR_BK2E)
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a11      	ldr	r2, [pc, #68]	; (8004f4c <TIM_ResetCallback+0xb8>)
 8004f08:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
#endif /* TIM_BDTR_BK2E */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	08004639 	.word	0x08004639
 8004f1c:	0800464d 	.word	0x0800464d
 8004f20:	080046c5 	.word	0x080046c5
 8004f24:	080046d9 	.word	0x080046d9
 8004f28:	08004675 	.word	0x08004675
 8004f2c:	08004689 	.word	0x08004689
 8004f30:	08004661 	.word	0x08004661
 8004f34:	0800469d 	.word	0x0800469d
 8004f38:	080046b1 	.word	0x080046b1
 8004f3c:	080046ed 	.word	0x080046ed
 8004f40:	08005175 	.word	0x08005175
 8004f44:	08005189 	.word	0x08005189
 8004f48:	0800519d 	.word	0x0800519d
 8004f4c:	080051b1 	.word	0x080051b1

08004f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e06d      	b.n	8005044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a30      	ldr	r2, [pc, #192]	; (8005050 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d009      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a2f      	ldr	r2, [pc, #188]	; (8005054 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d004      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a2d      	ldr	r2, [pc, #180]	; (8005058 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d108      	bne.n	8004fb8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004fac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a1e      	ldr	r2, [pc, #120]	; (8005050 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01d      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fe4:	d018      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1c      	ldr	r2, [pc, #112]	; (800505c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d013      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1a      	ldr	r2, [pc, #104]	; (8005060 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00e      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a15      	ldr	r2, [pc, #84]	; (8005054 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d009      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a16      	ldr	r2, [pc, #88]	; (8005064 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d004      	beq.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a11      	ldr	r2, [pc, #68]	; (8005058 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d10c      	bne.n	8005032 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800501e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	4313      	orrs	r3, r2
 8005028:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	40012c00 	.word	0x40012c00
 8005054:	40013400 	.word	0x40013400
 8005058:	40015000 	.word	0x40015000
 800505c:	40000400 	.word	0x40000400
 8005060:	40000800 	.word	0x40000800
 8005064:	40014000 	.word	0x40014000

08005068 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005080:	2302      	movs	r3, #2
 8005082:	e06a      	b.n	800515a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	4313      	orrs	r3, r2
 80050de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	041b      	lsls	r3, r3, #16
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a19      	ldr	r2, [pc, #100]	; (8005168 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d009      	beq.n	800511c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a17      	ldr	r2, [pc, #92]	; (800516c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d004      	beq.n	800511c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a16      	ldr	r2, [pc, #88]	; (8005170 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d115      	bne.n	8005148 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	051b      	lsls	r3, r3, #20
 8005128:	4313      	orrs	r3, r2
 800512a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	4313      	orrs	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	4313      	orrs	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40012c00 	.word	0x40012c00
 800516c:	40013400 	.word	0x40013400
 8005170:	40015000 	.word	0x40015000

08005174 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e040      	b.n	8005258 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d106      	bne.n	80051ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7fc fd7c 	bl	8001ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2224      	movs	r2, #36	; 0x24
 80051f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0201 	bic.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 f8c0 	bl	8005388 <UART_SetConfig>
 8005208:	4603      	mov	r3, r0
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e022      	b.n	8005258 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fa8a 	bl	8005734 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800522e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689a      	ldr	r2, [r3, #8]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800523e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0201 	orr.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 fb11 	bl	8005878 <UART_CheckIdleState>
 8005256:	4603      	mov	r3, r0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b08a      	sub	sp, #40	; 0x28
 8005264:	af02      	add	r7, sp, #8
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	4613      	mov	r3, r2
 800526e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005274:	2b20      	cmp	r3, #32
 8005276:	f040 8082 	bne.w	800537e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <HAL_UART_Transmit+0x26>
 8005280:	88fb      	ldrh	r3, [r7, #6]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e07a      	b.n	8005380 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_UART_Transmit+0x38>
 8005294:	2302      	movs	r3, #2
 8005296:	e073      	b.n	8005380 <HAL_UART_Transmit+0x120>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2221      	movs	r2, #33	; 0x21
 80052ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ae:	f7fc fde1 	bl	8001e74 <HAL_GetTick>
 80052b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052cc:	d108      	bne.n	80052e0 <HAL_UART_Transmit+0x80>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d104      	bne.n	80052e0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	e003      	b.n	80052e8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e4:	2300      	movs	r3, #0
 80052e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80052f0:	e02d      	b.n	800534e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	2200      	movs	r2, #0
 80052fa:	2180      	movs	r1, #128	; 0x80
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 fb04 	bl	800590a <UART_WaitOnFlagUntilTimeout>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e039      	b.n	8005380 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10b      	bne.n	800532a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	881a      	ldrh	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531e:	b292      	uxth	r2, r2
 8005320:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	3302      	adds	r3, #2
 8005326:	61bb      	str	r3, [r7, #24]
 8005328:	e008      	b.n	800533c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	781a      	ldrb	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	b292      	uxth	r2, r2
 8005334:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	3301      	adds	r3, #1
 800533a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005342:	b29b      	uxth	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005354:	b29b      	uxth	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1cb      	bne.n	80052f2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2200      	movs	r2, #0
 8005362:	2140      	movs	r1, #64	; 0x40
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 fad0 	bl	800590a <UART_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e005      	b.n	8005380 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	e000      	b.n	8005380 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800537e:	2302      	movs	r3, #2
  }
}
 8005380:	4618      	mov	r0, r3
 8005382:	3720      	adds	r7, #32
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b088      	sub	sp, #32
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005390:	2300      	movs	r3, #0
 8005392:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	431a      	orrs	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69db      	ldr	r3, [r3, #28]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	4b92      	ldr	r3, [pc, #584]	; (80055fc <UART_SetConfig+0x274>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	6979      	ldr	r1, [r7, #20]
 80053bc:	430b      	orrs	r3, r1
 80053be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a80      	ldr	r2, [pc, #512]	; (8005600 <UART_SetConfig+0x278>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d120      	bne.n	8005446 <UART_SetConfig+0xbe>
 8005404:	4b7f      	ldr	r3, [pc, #508]	; (8005604 <UART_SetConfig+0x27c>)
 8005406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005408:	f003 0303 	and.w	r3, r3, #3
 800540c:	2b03      	cmp	r3, #3
 800540e:	d817      	bhi.n	8005440 <UART_SetConfig+0xb8>
 8005410:	a201      	add	r2, pc, #4	; (adr r2, 8005418 <UART_SetConfig+0x90>)
 8005412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005416:	bf00      	nop
 8005418:	08005429 	.word	0x08005429
 800541c:	08005435 	.word	0x08005435
 8005420:	0800543b 	.word	0x0800543b
 8005424:	0800542f 	.word	0x0800542f
 8005428:	2301      	movs	r3, #1
 800542a:	77fb      	strb	r3, [r7, #31]
 800542c:	e0b5      	b.n	800559a <UART_SetConfig+0x212>
 800542e:	2302      	movs	r3, #2
 8005430:	77fb      	strb	r3, [r7, #31]
 8005432:	e0b2      	b.n	800559a <UART_SetConfig+0x212>
 8005434:	2304      	movs	r3, #4
 8005436:	77fb      	strb	r3, [r7, #31]
 8005438:	e0af      	b.n	800559a <UART_SetConfig+0x212>
 800543a:	2308      	movs	r3, #8
 800543c:	77fb      	strb	r3, [r7, #31]
 800543e:	e0ac      	b.n	800559a <UART_SetConfig+0x212>
 8005440:	2310      	movs	r3, #16
 8005442:	77fb      	strb	r3, [r7, #31]
 8005444:	e0a9      	b.n	800559a <UART_SetConfig+0x212>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a6f      	ldr	r2, [pc, #444]	; (8005608 <UART_SetConfig+0x280>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d124      	bne.n	800549a <UART_SetConfig+0x112>
 8005450:	4b6c      	ldr	r3, [pc, #432]	; (8005604 <UART_SetConfig+0x27c>)
 8005452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005454:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005458:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800545c:	d011      	beq.n	8005482 <UART_SetConfig+0xfa>
 800545e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005462:	d817      	bhi.n	8005494 <UART_SetConfig+0x10c>
 8005464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005468:	d011      	beq.n	800548e <UART_SetConfig+0x106>
 800546a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800546e:	d811      	bhi.n	8005494 <UART_SetConfig+0x10c>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d003      	beq.n	800547c <UART_SetConfig+0xf4>
 8005474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005478:	d006      	beq.n	8005488 <UART_SetConfig+0x100>
 800547a:	e00b      	b.n	8005494 <UART_SetConfig+0x10c>
 800547c:	2300      	movs	r3, #0
 800547e:	77fb      	strb	r3, [r7, #31]
 8005480:	e08b      	b.n	800559a <UART_SetConfig+0x212>
 8005482:	2302      	movs	r3, #2
 8005484:	77fb      	strb	r3, [r7, #31]
 8005486:	e088      	b.n	800559a <UART_SetConfig+0x212>
 8005488:	2304      	movs	r3, #4
 800548a:	77fb      	strb	r3, [r7, #31]
 800548c:	e085      	b.n	800559a <UART_SetConfig+0x212>
 800548e:	2308      	movs	r3, #8
 8005490:	77fb      	strb	r3, [r7, #31]
 8005492:	e082      	b.n	800559a <UART_SetConfig+0x212>
 8005494:	2310      	movs	r3, #16
 8005496:	77fb      	strb	r3, [r7, #31]
 8005498:	e07f      	b.n	800559a <UART_SetConfig+0x212>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a5b      	ldr	r2, [pc, #364]	; (800560c <UART_SetConfig+0x284>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d124      	bne.n	80054ee <UART_SetConfig+0x166>
 80054a4:	4b57      	ldr	r3, [pc, #348]	; (8005604 <UART_SetConfig+0x27c>)
 80054a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80054ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80054b0:	d011      	beq.n	80054d6 <UART_SetConfig+0x14e>
 80054b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80054b6:	d817      	bhi.n	80054e8 <UART_SetConfig+0x160>
 80054b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80054bc:	d011      	beq.n	80054e2 <UART_SetConfig+0x15a>
 80054be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80054c2:	d811      	bhi.n	80054e8 <UART_SetConfig+0x160>
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d003      	beq.n	80054d0 <UART_SetConfig+0x148>
 80054c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80054cc:	d006      	beq.n	80054dc <UART_SetConfig+0x154>
 80054ce:	e00b      	b.n	80054e8 <UART_SetConfig+0x160>
 80054d0:	2300      	movs	r3, #0
 80054d2:	77fb      	strb	r3, [r7, #31]
 80054d4:	e061      	b.n	800559a <UART_SetConfig+0x212>
 80054d6:	2302      	movs	r3, #2
 80054d8:	77fb      	strb	r3, [r7, #31]
 80054da:	e05e      	b.n	800559a <UART_SetConfig+0x212>
 80054dc:	2304      	movs	r3, #4
 80054de:	77fb      	strb	r3, [r7, #31]
 80054e0:	e05b      	b.n	800559a <UART_SetConfig+0x212>
 80054e2:	2308      	movs	r3, #8
 80054e4:	77fb      	strb	r3, [r7, #31]
 80054e6:	e058      	b.n	800559a <UART_SetConfig+0x212>
 80054e8:	2310      	movs	r3, #16
 80054ea:	77fb      	strb	r3, [r7, #31]
 80054ec:	e055      	b.n	800559a <UART_SetConfig+0x212>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a47      	ldr	r2, [pc, #284]	; (8005610 <UART_SetConfig+0x288>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d124      	bne.n	8005542 <UART_SetConfig+0x1ba>
 80054f8:	4b42      	ldr	r3, [pc, #264]	; (8005604 <UART_SetConfig+0x27c>)
 80054fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005500:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005504:	d011      	beq.n	800552a <UART_SetConfig+0x1a2>
 8005506:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800550a:	d817      	bhi.n	800553c <UART_SetConfig+0x1b4>
 800550c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005510:	d011      	beq.n	8005536 <UART_SetConfig+0x1ae>
 8005512:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005516:	d811      	bhi.n	800553c <UART_SetConfig+0x1b4>
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <UART_SetConfig+0x19c>
 800551c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005520:	d006      	beq.n	8005530 <UART_SetConfig+0x1a8>
 8005522:	e00b      	b.n	800553c <UART_SetConfig+0x1b4>
 8005524:	2300      	movs	r3, #0
 8005526:	77fb      	strb	r3, [r7, #31]
 8005528:	e037      	b.n	800559a <UART_SetConfig+0x212>
 800552a:	2302      	movs	r3, #2
 800552c:	77fb      	strb	r3, [r7, #31]
 800552e:	e034      	b.n	800559a <UART_SetConfig+0x212>
 8005530:	2304      	movs	r3, #4
 8005532:	77fb      	strb	r3, [r7, #31]
 8005534:	e031      	b.n	800559a <UART_SetConfig+0x212>
 8005536:	2308      	movs	r3, #8
 8005538:	77fb      	strb	r3, [r7, #31]
 800553a:	e02e      	b.n	800559a <UART_SetConfig+0x212>
 800553c:	2310      	movs	r3, #16
 800553e:	77fb      	strb	r3, [r7, #31]
 8005540:	e02b      	b.n	800559a <UART_SetConfig+0x212>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a33      	ldr	r2, [pc, #204]	; (8005614 <UART_SetConfig+0x28c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d124      	bne.n	8005596 <UART_SetConfig+0x20e>
 800554c:	4b2d      	ldr	r3, [pc, #180]	; (8005604 <UART_SetConfig+0x27c>)
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005550:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005554:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005558:	d011      	beq.n	800557e <UART_SetConfig+0x1f6>
 800555a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800555e:	d817      	bhi.n	8005590 <UART_SetConfig+0x208>
 8005560:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005564:	d011      	beq.n	800558a <UART_SetConfig+0x202>
 8005566:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800556a:	d811      	bhi.n	8005590 <UART_SetConfig+0x208>
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <UART_SetConfig+0x1f0>
 8005570:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005574:	d006      	beq.n	8005584 <UART_SetConfig+0x1fc>
 8005576:	e00b      	b.n	8005590 <UART_SetConfig+0x208>
 8005578:	2300      	movs	r3, #0
 800557a:	77fb      	strb	r3, [r7, #31]
 800557c:	e00d      	b.n	800559a <UART_SetConfig+0x212>
 800557e:	2302      	movs	r3, #2
 8005580:	77fb      	strb	r3, [r7, #31]
 8005582:	e00a      	b.n	800559a <UART_SetConfig+0x212>
 8005584:	2304      	movs	r3, #4
 8005586:	77fb      	strb	r3, [r7, #31]
 8005588:	e007      	b.n	800559a <UART_SetConfig+0x212>
 800558a:	2308      	movs	r3, #8
 800558c:	77fb      	strb	r3, [r7, #31]
 800558e:	e004      	b.n	800559a <UART_SetConfig+0x212>
 8005590:	2310      	movs	r3, #16
 8005592:	77fb      	strb	r3, [r7, #31]
 8005594:	e001      	b.n	800559a <UART_SetConfig+0x212>
 8005596:	2310      	movs	r3, #16
 8005598:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	69db      	ldr	r3, [r3, #28]
 800559e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a2:	d16c      	bne.n	800567e <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 80055a4:	7ffb      	ldrb	r3, [r7, #31]
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	d838      	bhi.n	800561c <UART_SetConfig+0x294>
 80055aa:	a201      	add	r2, pc, #4	; (adr r2, 80055b0 <UART_SetConfig+0x228>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055d5 	.word	0x080055d5
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	0800561d 	.word	0x0800561d
 80055c0:	080055eb 	.word	0x080055eb
 80055c4:	0800561d 	.word	0x0800561d
 80055c8:	0800561d 	.word	0x0800561d
 80055cc:	0800561d 	.word	0x0800561d
 80055d0:	080055f3 	.word	0x080055f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d4:	f7fe f96c 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80055d8:	61b8      	str	r0, [r7, #24]
        break;
 80055da:	e024      	b.n	8005626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055dc:	f7fe f98a 	bl	80038f4 <HAL_RCC_GetPCLK2Freq>
 80055e0:	61b8      	str	r0, [r7, #24]
        break;
 80055e2:	e020      	b.n	8005626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b0c      	ldr	r3, [pc, #48]	; (8005618 <UART_SetConfig+0x290>)
 80055e6:	61bb      	str	r3, [r7, #24]
        break;
 80055e8:	e01d      	b.n	8005626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ea:	f7fe f8eb 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 80055ee:	61b8      	str	r0, [r7, #24]
        break;
 80055f0:	e019      	b.n	8005626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055f6:	61bb      	str	r3, [r7, #24]
        break;
 80055f8:	e015      	b.n	8005626 <UART_SetConfig+0x29e>
 80055fa:	bf00      	nop
 80055fc:	efff69f3 	.word	0xefff69f3
 8005600:	40013800 	.word	0x40013800
 8005604:	40021000 	.word	0x40021000
 8005608:	40004400 	.word	0x40004400
 800560c:	40004800 	.word	0x40004800
 8005610:	40004c00 	.word	0x40004c00
 8005614:	40005000 	.word	0x40005000
 8005618:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	77bb      	strb	r3, [r7, #30]
        break;
 8005624:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d075      	beq.n	8005718 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	005a      	lsls	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	085b      	lsrs	r3, r3, #1
 8005636:	441a      	add	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005640:	b29b      	uxth	r3, r3
 8005642:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	2b0f      	cmp	r3, #15
 8005648:	d916      	bls.n	8005678 <UART_SetConfig+0x2f0>
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005650:	d212      	bcs.n	8005678 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	b29b      	uxth	r3, r3
 8005656:	f023 030f 	bic.w	r3, r3, #15
 800565a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	085b      	lsrs	r3, r3, #1
 8005660:	b29b      	uxth	r3, r3
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	b29a      	uxth	r2, r3
 8005668:	89fb      	ldrh	r3, [r7, #14]
 800566a:	4313      	orrs	r3, r2
 800566c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	89fa      	ldrh	r2, [r7, #14]
 8005674:	60da      	str	r2, [r3, #12]
 8005676:	e04f      	b.n	8005718 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	77bb      	strb	r3, [r7, #30]
 800567c:	e04c      	b.n	8005718 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800567e:	7ffb      	ldrb	r3, [r7, #31]
 8005680:	2b08      	cmp	r3, #8
 8005682:	d828      	bhi.n	80056d6 <UART_SetConfig+0x34e>
 8005684:	a201      	add	r2, pc, #4	; (adr r2, 800568c <UART_SetConfig+0x304>)
 8005686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568a:	bf00      	nop
 800568c:	080056b1 	.word	0x080056b1
 8005690:	080056b9 	.word	0x080056b9
 8005694:	080056c1 	.word	0x080056c1
 8005698:	080056d7 	.word	0x080056d7
 800569c:	080056c7 	.word	0x080056c7
 80056a0:	080056d7 	.word	0x080056d7
 80056a4:	080056d7 	.word	0x080056d7
 80056a8:	080056d7 	.word	0x080056d7
 80056ac:	080056cf 	.word	0x080056cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056b0:	f7fe f8fe 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80056b4:	61b8      	str	r0, [r7, #24]
        break;
 80056b6:	e013      	b.n	80056e0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056b8:	f7fe f91c 	bl	80038f4 <HAL_RCC_GetPCLK2Freq>
 80056bc:	61b8      	str	r0, [r7, #24]
        break;
 80056be:	e00f      	b.n	80056e0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056c0:	4b1b      	ldr	r3, [pc, #108]	; (8005730 <UART_SetConfig+0x3a8>)
 80056c2:	61bb      	str	r3, [r7, #24]
        break;
 80056c4:	e00c      	b.n	80056e0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056c6:	f7fe f87d 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 80056ca:	61b8      	str	r0, [r7, #24]
        break;
 80056cc:	e008      	b.n	80056e0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056d2:	61bb      	str	r3, [r7, #24]
        break;
 80056d4:	e004      	b.n	80056e0 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 80056d6:	2300      	movs	r3, #0
 80056d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	77bb      	strb	r3, [r7, #30]
        break;
 80056de:	bf00      	nop
    }

    if (pclk != 0U)
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d018      	beq.n	8005718 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	085a      	lsrs	r2, r3, #1
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	441a      	add	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	2b0f      	cmp	r3, #15
 8005700:	d908      	bls.n	8005714 <UART_SetConfig+0x38c>
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005708:	d204      	bcs.n	8005714 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	60da      	str	r2, [r3, #12]
 8005712:	e001      	b.n	8005718 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005724:	7fbb      	ldrb	r3, [r7, #30]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3720      	adds	r7, #32
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	007a1200 	.word	0x007a1200

08005734 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	f003 0304 	and.w	r3, r3, #4
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a6:	f003 0308 	and.w	r3, r3, #8
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00a      	beq.n	80057c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01a      	beq.n	800584a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005832:	d10a      	bne.n	800584a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	605a      	str	r2, [r3, #4]
  }
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af02      	add	r7, sp, #8
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005888:	f7fc faf4 	bl	8001e74 <HAL_GetTick>
 800588c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0308 	and.w	r3, r3, #8
 8005898:	2b08      	cmp	r3, #8
 800589a:	d10e      	bne.n	80058ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800589c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f82d 	bl	800590a <UART_WaitOnFlagUntilTimeout>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e023      	b.n	8005902 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b04      	cmp	r3, #4
 80058c6:	d10e      	bne.n	80058e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058cc:	9300      	str	r3, [sp, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f817 	bl	800590a <UART_WaitOnFlagUntilTimeout>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e00d      	b.n	8005902 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2220      	movs	r2, #32
 80058ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800590a:	b580      	push	{r7, lr}
 800590c:	b09c      	sub	sp, #112	; 0x70
 800590e:	af00      	add	r7, sp, #0
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	60b9      	str	r1, [r7, #8]
 8005914:	603b      	str	r3, [r7, #0]
 8005916:	4613      	mov	r3, r2
 8005918:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800591a:	e0a5      	b.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800591c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	f000 80a1 	beq.w	8005a68 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005926:	f7fc faa5 	bl	8001e74 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005932:	429a      	cmp	r2, r3
 8005934:	d302      	bcc.n	800593c <UART_WaitOnFlagUntilTimeout+0x32>
 8005936:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005938:	2b00      	cmp	r3, #0
 800593a:	d13e      	bne.n	80059ba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005942:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005944:	e853 3f00 	ldrex	r3, [r3]
 8005948:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800594a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800594c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005950:	667b      	str	r3, [r7, #100]	; 0x64
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800595a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800595c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005960:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005962:	e841 2300 	strex	r3, r2, [r1]
 8005966:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005968:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1e6      	bne.n	800593c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	3308      	adds	r3, #8
 8005974:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	f023 0301 	bic.w	r3, r3, #1
 8005984:	663b      	str	r3, [r7, #96]	; 0x60
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3308      	adds	r3, #8
 800598c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800598e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005990:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005994:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800599c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e5      	bne.n	800596e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2220      	movs	r2, #32
 80059a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2220      	movs	r2, #32
 80059ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e067      	b.n	8005a8a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d04f      	beq.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d6:	d147      	bne.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ea:	e853 3f00 	ldrex	r3, [r3]
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	461a      	mov	r2, r3
 80059fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a00:	637b      	str	r3, [r7, #52]	; 0x34
 8005a02:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e6      	bne.n	80059e2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3308      	adds	r3, #8
 8005a1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	e853 3f00 	ldrex	r3, [r3]
 8005a22:	613b      	str	r3, [r7, #16]
   return(result);
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	f023 0301 	bic.w	r3, r3, #1
 8005a2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3308      	adds	r3, #8
 8005a32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a34:	623a      	str	r2, [r7, #32]
 8005a36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a38:	69f9      	ldr	r1, [r7, #28]
 8005a3a:	6a3a      	ldr	r2, [r7, #32]
 8005a3c:	e841 2300 	strex	r3, r2, [r1]
 8005a40:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1e5      	bne.n	8005a14 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2220      	movs	r2, #32
 8005a52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2220      	movs	r2, #32
 8005a58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e010      	b.n	8005a8a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	69da      	ldr	r2, [r3, #28]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	4013      	ands	r3, r2
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	bf0c      	ite	eq
 8005a78:	2301      	moveq	r3, #1
 8005a7a:	2300      	movne	r3, #0
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	461a      	mov	r2, r3
 8005a80:	79fb      	ldrb	r3, [r7, #7]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	f43f af4a 	beq.w	800591c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3770      	adds	r7, #112	; 0x70
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <__libc_init_array>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	4d0d      	ldr	r5, [pc, #52]	; (8005acc <__libc_init_array+0x38>)
 8005a98:	4c0d      	ldr	r4, [pc, #52]	; (8005ad0 <__libc_init_array+0x3c>)
 8005a9a:	1b64      	subs	r4, r4, r5
 8005a9c:	10a4      	asrs	r4, r4, #2
 8005a9e:	2600      	movs	r6, #0
 8005aa0:	42a6      	cmp	r6, r4
 8005aa2:	d109      	bne.n	8005ab8 <__libc_init_array+0x24>
 8005aa4:	4d0b      	ldr	r5, [pc, #44]	; (8005ad4 <__libc_init_array+0x40>)
 8005aa6:	4c0c      	ldr	r4, [pc, #48]	; (8005ad8 <__libc_init_array+0x44>)
 8005aa8:	f000 f87c 	bl	8005ba4 <_init>
 8005aac:	1b64      	subs	r4, r4, r5
 8005aae:	10a4      	asrs	r4, r4, #2
 8005ab0:	2600      	movs	r6, #0
 8005ab2:	42a6      	cmp	r6, r4
 8005ab4:	d105      	bne.n	8005ac2 <__libc_init_array+0x2e>
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005abc:	4798      	blx	r3
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7ee      	b.n	8005aa0 <__libc_init_array+0xc>
 8005ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac6:	4798      	blx	r3
 8005ac8:	3601      	adds	r6, #1
 8005aca:	e7f2      	b.n	8005ab2 <__libc_init_array+0x1e>
 8005acc:	08005e30 	.word	0x08005e30
 8005ad0:	08005e30 	.word	0x08005e30
 8005ad4:	08005e30 	.word	0x08005e30
 8005ad8:	08005e34 	.word	0x08005e34

08005adc <__itoa>:
 8005adc:	1e93      	subs	r3, r2, #2
 8005ade:	2b22      	cmp	r3, #34	; 0x22
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	d904      	bls.n	8005af0 <__itoa+0x14>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	700b      	strb	r3, [r1, #0]
 8005aea:	461c      	mov	r4, r3
 8005aec:	4620      	mov	r0, r4
 8005aee:	bd10      	pop	{r4, pc}
 8005af0:	2a0a      	cmp	r2, #10
 8005af2:	d109      	bne.n	8005b08 <__itoa+0x2c>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	da07      	bge.n	8005b08 <__itoa+0x2c>
 8005af8:	232d      	movs	r3, #45	; 0x2d
 8005afa:	700b      	strb	r3, [r1, #0]
 8005afc:	4240      	negs	r0, r0
 8005afe:	2101      	movs	r1, #1
 8005b00:	4421      	add	r1, r4
 8005b02:	f000 f80d 	bl	8005b20 <__utoa>
 8005b06:	e7f1      	b.n	8005aec <__itoa+0x10>
 8005b08:	2100      	movs	r1, #0
 8005b0a:	e7f9      	b.n	8005b00 <__itoa+0x24>

08005b0c <itoa>:
 8005b0c:	f7ff bfe6 	b.w	8005adc <__itoa>

08005b10 <memset>:
 8005b10:	4402      	add	r2, r0
 8005b12:	4603      	mov	r3, r0
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d100      	bne.n	8005b1a <memset+0xa>
 8005b18:	4770      	bx	lr
 8005b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b1e:	e7f9      	b.n	8005b14 <memset+0x4>

08005b20 <__utoa>:
 8005b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b22:	4c1f      	ldr	r4, [pc, #124]	; (8005ba0 <__utoa+0x80>)
 8005b24:	b08b      	sub	sp, #44	; 0x2c
 8005b26:	4605      	mov	r5, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	466e      	mov	r6, sp
 8005b2c:	f104 0c20 	add.w	ip, r4, #32
 8005b30:	6820      	ldr	r0, [r4, #0]
 8005b32:	6861      	ldr	r1, [r4, #4]
 8005b34:	4637      	mov	r7, r6
 8005b36:	c703      	stmia	r7!, {r0, r1}
 8005b38:	3408      	adds	r4, #8
 8005b3a:	4564      	cmp	r4, ip
 8005b3c:	463e      	mov	r6, r7
 8005b3e:	d1f7      	bne.n	8005b30 <__utoa+0x10>
 8005b40:	7921      	ldrb	r1, [r4, #4]
 8005b42:	7139      	strb	r1, [r7, #4]
 8005b44:	1e91      	subs	r1, r2, #2
 8005b46:	6820      	ldr	r0, [r4, #0]
 8005b48:	6038      	str	r0, [r7, #0]
 8005b4a:	2922      	cmp	r1, #34	; 0x22
 8005b4c:	f04f 0100 	mov.w	r1, #0
 8005b50:	d904      	bls.n	8005b5c <__utoa+0x3c>
 8005b52:	7019      	strb	r1, [r3, #0]
 8005b54:	460b      	mov	r3, r1
 8005b56:	4618      	mov	r0, r3
 8005b58:	b00b      	add	sp, #44	; 0x2c
 8005b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b5c:	1e58      	subs	r0, r3, #1
 8005b5e:	4684      	mov	ip, r0
 8005b60:	fbb5 f7f2 	udiv	r7, r5, r2
 8005b64:	fb02 5617 	mls	r6, r2, r7, r5
 8005b68:	3628      	adds	r6, #40	; 0x28
 8005b6a:	446e      	add	r6, sp
 8005b6c:	460c      	mov	r4, r1
 8005b6e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8005b72:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8005b76:	462e      	mov	r6, r5
 8005b78:	42b2      	cmp	r2, r6
 8005b7a:	f101 0101 	add.w	r1, r1, #1
 8005b7e:	463d      	mov	r5, r7
 8005b80:	d9ee      	bls.n	8005b60 <__utoa+0x40>
 8005b82:	2200      	movs	r2, #0
 8005b84:	545a      	strb	r2, [r3, r1]
 8005b86:	1919      	adds	r1, r3, r4
 8005b88:	1aa5      	subs	r5, r4, r2
 8005b8a:	42aa      	cmp	r2, r5
 8005b8c:	dae3      	bge.n	8005b56 <__utoa+0x36>
 8005b8e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005b92:	780e      	ldrb	r6, [r1, #0]
 8005b94:	7006      	strb	r6, [r0, #0]
 8005b96:	3201      	adds	r2, #1
 8005b98:	f801 5901 	strb.w	r5, [r1], #-1
 8005b9c:	e7f4      	b.n	8005b88 <__utoa+0x68>
 8005b9e:	bf00      	nop
 8005ba0:	08005e08 	.word	0x08005e08

08005ba4 <_init>:
 8005ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ba6:	bf00      	nop
 8005ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005baa:	bc08      	pop	{r3}
 8005bac:	469e      	mov	lr, r3
 8005bae:	4770      	bx	lr

08005bb0 <_fini>:
 8005bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bb2:	bf00      	nop
 8005bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bb6:	bc08      	pop	{r3}
 8005bb8:	469e      	mov	lr, r3
 8005bba:	4770      	bx	lr
