<profile>

<section name = "Vitis HLS Report for 'buffer_r'" level="0">
<item name = "Date">Fri Dec  9 11:05:12 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.953 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 1588, 0.100 us, 7.940 us, 20, 1588, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58">buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, 4, 1572, 20.000 ns, 7.860 us, 4, 1572, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 437, 736, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 123, -</column>
<column name="Register">-, -, 138, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58">buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, 0, 0, 331, 650, 0</column>
<column name="mul_8ns_16ns_47_1_1_U380">mul_8ns_16ns_47_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_8ns_8ns_39_1_1_U379">mul_8ns_8ns_39_1_1, 0, 0, 0, 40, 0</column>
<column name="udiv_8ns_8ns_8_12_seq_1_U378">udiv_8ns_8ns_8_12_seq_1, 0, 0, 106, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln304_fu_82_p2">+, 0, 0, 16, 9, 1</column>
<column name="icmp_ln1027_fu_123_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">87, 18, 1, 18</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 8, 16</column>
<column name="ap_return_1">9, 2, 8, 16</column>
<column name="out_st_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">8, 0, 8, 0</column>
<column name="ap_return_1_preg">8, 0, 8, 0</column>
<column name="bound4_reg_171">47, 0, 47, 0</column>
<column name="bound_reg_165">39, 0, 39, 0</column>
<column name="div_reg_151">8, 0, 8, 0</column>
<column name="grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_176">1, 0, 1, 0</column>
<column name="tmp_reg_160">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, buffer, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, buffer, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, buffer, return value</column>
<column name="out_st_dout">in, 64, ap_fifo, out_st, pointer</column>
<column name="out_st_num_data_valid">in, 2, ap_fifo, out_st, pointer</column>
<column name="out_st_fifo_cap">in, 2, ap_fifo, out_st, pointer</column>
<column name="out_st_empty_n">in, 1, ap_fifo, out_st, pointer</column>
<column name="out_st_read">out, 1, ap_fifo, out_st, pointer</column>
<column name="buffer1_0_address0">out, 13, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_ce0">out, 1, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_we0">out, 1, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_d0">out, 16, ap_memory, buffer1_0, array</column>
<column name="buffer1_1_address0">out, 13, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_ce0">out, 1, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_we0">out, 1, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_d0">out, 16, ap_memory, buffer1_1, array</column>
<column name="ctrl1_reg_3">in, 8, ap_none, ctrl1_reg_3, scalar</column>
<column name="ctrl2_reg_0">in, 8, ap_none, ctrl2_reg_0, scalar</column>
<column name="actp_reg_3">in, 8, ap_none, actp_reg_3, scalar</column>
</table>
</item>
</section>
</profile>
