

================================================================
== Vitis HLS Report for 'ColorMat2AXIvideo_9_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.315 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max   |   Type  |
    +---------+---------+----------+----------+-----+---------+---------+
    |        1|  2079001|  3.300 ns|  6.861 ms|    1|  2079001|       no|
    +---------+---------+----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_row_mat2axi  |        0|  2079000|  2 ~ 1925|          -|          -|  0 ~ 1080|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 4 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 5 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.20ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107]   --->   Operation 8 'read' 'p_read13' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.20ns)   --->   "%p_read_28 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107]   --->   Operation 9 'read' 'p_read_28' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i11 %p_read13" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:108]   --->   Operation 10 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%sub = add i12 %zext_ln108, i12 4095" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:108]   --->   Operation 11 'add' 'sub' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%cmp45 = icmp_eq  i11 %p_read13, i11 0" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107]   --->   Operation 12 'icmp' 'cmp45' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln120 = store i1 1, i1 %sof" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 13 'store' 'store_ln120' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln120 = store i11 0, i11 %i_5" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 14 'store' 'store_ln120' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln120 = br void %loop_col_mat2axi" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 15 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i11 %i_5" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.94ns)   --->   "%icmp_ln120 = icmp_eq  i11 %i, i11 %p_read_28" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 17 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%i_6 = add i11 %i, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 18 'add' 'i_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %loop_col_mat2axi.split, void %for.end46.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 19 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:122]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:117]   --->   Operation 21 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %cmp45, void %for.body6.preheader, void %for.inc44" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125]   --->   Operation 22 'br' 'br_ln125' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 23 'load' 'sof_load' <Predicate = (!icmp_ln120 & !cmp45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty' <Predicate = (!icmp_ln120 & !cmp45)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.37ns)   --->   "%call_ln107 = call void @ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi, i1 %sof_load, i11 %p_read13, i12 %sub, i24 %p_dst_data244, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107]   --->   Operation 25 'call' 'call_ln107' <Predicate = (!icmp_ln120 & !cmp45)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:171]   --->   Operation 26 'ret' 'ret_ln171' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 27 [1/2] (1.20ns)   --->   "%call_ln107 = call void @ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi, i1 %sof_load, i11 %p_read13, i12 %sub, i24 %p_dst_data244, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107]   --->   Operation 27 'call' 'call_ln107' <Predicate = (!cmp45)> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 28 'store' 'store_ln0' <Predicate = (!cmp45)> <Delay = 0.42>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!cmp45)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln120 = store i11 %i_6, i11 %i_5" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 30 'store' 'store_ln120' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln120 = br void %loop_col_mat2axi" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120]   --->   Operation 31 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	wire read operation ('p_read13', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107) on port 'p_read1' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107) [15]  (1.2 ns)
	'icmp' operation ('cmp45', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107) [19]  (0.944 ns)

 <State 2>: 2.31ns
The critical path consists of the following:
	'load' operation ('sof_load') on local variable 'sof' [33]  (0 ns)
	'call' operation ('call_ln107', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107) to 'ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi' [35]  (1.37 ns)
	blocking operation 0.944 ns on control path)

 <State 3>: 1.2ns
The critical path consists of the following:
	'call' operation ('call_ln107', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:107) to 'ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi' [35]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
