Timing Analyzer report for shift_reg
Thu Oct 08 17:45:47 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.147 ns                                       ; data  ; rs[3] ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.180 ns                                       ; rs[0] ; q     ; clk        ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.037 ns                                      ; data  ; rs[3] ;            ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; rs[1] ; rs[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; rs[1] ; rs[0] ; clk        ; clk      ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; rs[3] ; rs[2] ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; rs[2] ; rs[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 2.147 ns   ; data ; rs[3] ; clk      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 6.180 ns   ; rs[0] ; q  ; clk        ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.037 ns ; data ; rs[3] ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Oct 08 17:45:46 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 422.12 MHz between source register "rs[1]" and destination register "rs[0]"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.605 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N2; Fanout = 1; REG Node = 'rs[1]'
            Info: 2: + IC(0.382 ns) + CELL(0.223 ns) = 0.605 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs[0]'
            Info: Total cell delay = 0.223 ns ( 36.86 % )
            Info: Total interconnect delay = 0.382 ns ( 63.14 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs[0]'
                Info: Total cell delay = 1.267 ns ( 44.41 % )
                Info: Total interconnect delay = 1.586 ns ( 55.59 % )
            Info: - Longest clock path from clock "clk" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N2; Fanout = 1; REG Node = 'rs[1]'
                Info: Total cell delay = 1.267 ns ( 44.41 % )
                Info: Total interconnect delay = 1.586 ns ( 55.59 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "rs[3]" (data pin = "data", clock pin = "clk") is 2.147 ns
    Info: + Longest pin to register delay is 4.990 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B21; Fanout = 1; PIN Node = 'data'
        Info: 2: + IC(3.680 ns) + CELL(0.223 ns) = 4.990 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs[3]'
        Info: Total cell delay = 1.310 ns ( 26.25 % )
        Info: Total interconnect delay = 3.680 ns ( 73.75 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs[3]'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
Info: tco from clock "clk" to destination pin "q" through register "rs[0]" is 6.180 ns
    Info: + Longest clock path from clock "clk" to source register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs[0]'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs[0]'
        Info: 2: + IC(0.795 ns) + CELL(2.376 ns) = 3.171 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 2.376 ns ( 74.93 % )
        Info: Total interconnect delay = 0.795 ns ( 25.07 % )
Info: th for register "rs[3]" (data pin = "data", clock pin = "clk") is -2.037 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs[3]'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 4.990 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B21; Fanout = 1; PIN Node = 'data'
        Info: 2: + IC(3.680 ns) + CELL(0.223 ns) = 4.990 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs[3]'
        Info: Total cell delay = 1.310 ns ( 26.25 % )
        Info: Total interconnect delay = 3.680 ns ( 73.75 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Oct 08 17:45:47 2020
    Info: Elapsed time: 00:00:01


