---
contributor: max
date: '2022-03-02T13:38:14.921000+00:00'
title: C++20 on Xilinx FPGA with SYCL for Vitis
external_url: https://www.youtube.com/watch?v=BJBDmQJdDpc
type: presentation
tags:
  - xilinx
  - fpga
  - vitis
  - c++20
  - trisycl
featuring:
  - name: Ronan Keryell
    affiliation_at_video_production_time: AMD
---

We present a SYCL implementation https://github.com/triSYCL/sycl targeting Xilinx Alveo FPGA cards by merging 2
different open-source implementations, Intelâ€™s oneAPI DPC++ with some LLVM passes from triSYCL.