INFO-FLOW: Workspace /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution opened at Wed Sep 14 23:13:19 HKT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data:/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.76 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu250:-figd2104:-2L-e 
Execute         import_lib /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.89 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute     config_rtl -enable_maxiConservative=1 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_sdx -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target xocc' config_flow -target=vitis 
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
Execute       config_flow -target=vitis 
Execute         get_config_interface -m_axi_latency 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
Execute         get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd config_flow -target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         get_config_interface -m_axi_offset 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
Execute         config_interface -m_axi_offset=slave 
Execute         get_config_rtl -register_reset_num 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.167 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./dut.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./dut.cpp -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/all.directive.json -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.54 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.err.log 
Command           ap_eval done; 2.71 sec.
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.72 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2.33 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2.63 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:22:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:23:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:66:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:67:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.01 seconds. CPU system time: 0.51 seconds. Elapsed time: 15.04 seconds; current allocated memory: 191.855 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.g.bc"  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/dut.g.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.0.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.27 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.3 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 1.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.61 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.78 sec.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.31 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.lto.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 40.11 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:151:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read(ap_uint<512>&)' into 'hls::stream<ap_uint<512>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:132:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:130:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:373:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:343:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:305:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:275:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:273:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:258:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:238:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:208:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:206:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:191:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:600:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:570:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:532:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:502:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:500:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:485:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:465:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:435:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:433:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:418:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:827:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:797:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:759:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:729:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:727:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:712:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:692:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:662:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:660:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:645:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1023:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:993:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:955:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:924:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:904:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:873:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1080:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x0(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1058:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in_x0(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1056:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1316:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1281:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1238:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1204:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1202:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1190:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1170:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1136:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1134:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1122:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1557:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1522:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1479:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1445:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1443:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1431:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1411:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1377:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1375:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1363:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1798:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1763:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1720:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1686:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1684:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1672:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1652:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1618:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1616:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1604:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2039:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2004:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1961:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1927:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1925:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1913:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1893:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1859:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1857:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1845:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2280:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2245:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2202:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2168:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2166:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2154:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2134:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2100:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2098:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2086:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2521:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2486:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2443:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2409:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2407:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2395:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2375:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2341:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2339:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2327:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2762:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2727:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2684:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2650:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2648:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2636:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2616:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2582:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2580:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2568:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2979:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2944:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2901:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2865:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2845:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2809:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:3033:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:3014:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:3012:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3280:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3243:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3199:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3163:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3161:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3147:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3125:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3089:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3087:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3073:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3534:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3497:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3453:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3417:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3415:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3401:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3379:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3343:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3341:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3327:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3788:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3751:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3707:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3671:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3669:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3655:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3633:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3597:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3595:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3581:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4042:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4005:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3961:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3925:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3923:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3909:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3887:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3851:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3849:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3835:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4296:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4259:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4215:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4179:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4177:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4163:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4141:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4105:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4103:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4089:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4550:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4513:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4469:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4433:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4431:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4417:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4395:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4359:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4357:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4343:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4804:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4767:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4723:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4687:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4685:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4671:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4649:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4613:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4611:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4597:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:5030:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4993:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4949:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4911:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4889:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4851:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5146:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5130:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5128:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5112:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5096:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5093:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5082:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5261:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5245:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5243:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5227:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5211:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5208:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5197:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5376:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5360:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5358:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5342:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5326:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5323:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5312:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5491:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5475:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5473:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5457:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5441:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5438:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5427:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5606:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5590:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5588:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5572:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5556:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5553:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5542:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5721:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5705:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5703:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5687:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5671:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5668:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5657:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5836:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5820:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5818:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5802:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5786:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5783:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5772:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5951:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5935:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5933:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5917:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5901:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5898:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5887:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6066:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6050:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6048:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6032:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6016:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6013:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6002:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6181:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6165:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6163:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6147:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6131:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6128:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6117:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6296:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6280:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6278:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6262:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6246:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6243:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6232:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6411:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6395:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6393:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6377:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6361:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6358:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6347:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6526:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6510:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6508:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6492:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6476:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6473:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6462:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6641:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6625:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6623:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6607:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6591:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6588:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6577:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6756:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6740:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6738:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6722:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6706:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6703:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6692:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6871:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6855:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6853:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6837:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6821:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6818:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6807:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6986:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6970:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6968:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6952:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6936:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6933:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6922:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7101:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7085:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7083:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7067:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7051:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7048:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7037:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7216:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7200:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7198:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7182:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7166:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7163:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7152:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7331:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7315:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7313:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7297:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7281:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7278:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7267:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7446:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7430:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7428:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7412:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7396:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7393:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7382:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7561:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7545:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7543:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7527:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7511:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7508:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7497:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7676:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7660:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7658:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7642:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7626:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7623:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7612:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7791:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7775:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7773:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7757:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7741:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7738:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7727:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7906:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7890:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7888:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7872:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7856:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7853:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7842:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8021:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8005:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8003:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7987:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7971:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7968:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7957:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8136:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8120:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8118:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8102:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8086:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8083:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8072:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8251:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8235:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8233:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8217:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8201:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8198:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8187:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8366:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8350:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8348:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8332:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8316:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8313:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8302:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8481:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8465:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8463:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8447:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8431:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8428:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8417:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8596:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8580:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8578:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8562:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8546:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8543:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8532:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8711:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8695:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8693:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8677:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8661:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8658:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8647:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8745:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8777:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8809:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8841:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_0_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8873:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_1_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8905:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_2_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8937:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_3_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8969:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_4_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:9001:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_5_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:9033:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_6_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:9065:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_7_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:9097:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9129:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9161:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9193:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9225:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9257:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9289:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9321:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9353:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11313:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11283:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9431:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9429:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9417:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9387:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9510:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9508:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9496:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9466:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9589:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9587:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9575:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9545:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11377:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11347:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9668:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9666:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9654:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9624:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9747:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9745:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9733:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9703:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9826:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9824:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9812:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9782:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11441:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11411:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9905:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9903:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9891:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9861:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9984:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9982:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9970:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9940:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10063:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10061:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10049:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10019:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11505:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11475:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10142:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10140:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10128:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10098:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10221:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10219:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10207:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10177:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10300:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10298:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10286:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10256:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11569:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11539:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10379:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10377:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10365:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10335:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10458:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10456:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10444:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10414:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10537:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10535:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10523:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10493:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11633:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11603:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10616:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10614:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10602:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10572:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10695:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10693:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10681:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10651:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10774:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10772:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10760:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10730:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11697:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11667:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10853:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10851:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10839:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10809:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10932:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10930:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10918:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10888:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11011:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11009:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10997:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10967:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11761:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11731:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11090:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11088:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11076:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11046:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11169:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11167:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11155:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11125:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11248:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11246:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11234:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11204:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12190:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12188:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11815:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11813:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11798:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11796:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11871:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11869:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11854:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11852:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11927:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11925:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11910:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11908:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11983:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11981:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11966:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11964:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12039:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12037:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12022:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12020:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12095:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12093:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12078:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12076:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12151:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12149:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12134:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12132:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12227:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12225:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12250:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12264:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12266:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12268:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12270:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12272:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12275:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12278:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12281:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12284:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12299:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12305:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12311:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12314:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12317:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12320:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12323:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12326:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12329:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12332:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12335:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12338:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12341:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12347:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12353:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12359:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12365:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12371:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12377:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12383:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12389:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12395:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12401:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12407:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12449:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12452:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12455:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12458:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12461:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12464:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12467:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12470:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12473:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12476:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12479:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12482:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12485:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12488:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12491:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12494:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12497:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12500:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12503:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12506:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12509:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12512:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12515:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12518:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12521:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12524:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12527:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12530:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12533:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12536:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12539:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12542:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12545:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12548:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12551:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12554:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12557:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12560:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12563:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12566:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12569:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12572:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12575:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12578:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12581:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12584:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12587:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12590:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12593:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12596:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12599:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12602:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12605:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12608:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12611:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12614:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12617:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12620:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12929:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12926:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12923:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12920:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12917:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12914:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12911:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12908:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12905:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12902:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12899:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12896:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12893:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12890:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12887:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12884:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12881:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12878:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12875:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12872:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12869:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12866:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12863:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12860:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12857:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12854:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12851:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12848:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12845:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12842:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12839:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12836:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12833:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12830:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12827:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12824:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12821:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12818:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12815:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12812:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12809:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12806:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12803:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12800:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12797:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12794:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12791:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12788:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12785:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12782:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12779:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12776:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12773:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12770:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12767:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12764:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12761:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12758:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12755:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12752:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12749:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12746:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12743:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12740:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12737:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12734:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12731:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12728:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12725:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12722:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12719:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12716:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12713:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12710:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12707:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12704:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12701:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12698:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12695:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12692:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12689:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12686:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12683:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12680:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12677:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12674:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12671:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12668:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12665:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12662:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12659:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12656:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12653:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12650:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12647:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12644:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12641:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12638:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12635:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12632:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12629:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12626:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12623:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:14201:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:14182:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:14180:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14423:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14393:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14355:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14325:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14323:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14308:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14288:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14258:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14256:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14241:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14650:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14620:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14582:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14552:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14550:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14535:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14515:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14485:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14483:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14468:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14877:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14847:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14809:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14779:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14777:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14762:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14742:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14712:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14710:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14695:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15073:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15043:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15005:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14974:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14954:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14923:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15130:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x1(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15108:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in_x1(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:15106:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15366:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15331:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15288:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15254:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15252:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15240:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15220:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15186:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15184:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15172:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15607:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15572:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15529:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15495:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15493:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15481:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15461:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15427:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15425:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15413:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15848:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15813:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15770:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15736:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15734:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15722:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15702:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15668:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15666:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15654:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16089:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16054:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16011:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15977:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15975:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15963:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15943:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15909:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15907:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15895:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16330:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16295:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16252:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16218:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16216:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16204:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16184:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16150:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16148:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16136:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16571:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16536:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16493:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16459:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16457:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16445:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16425:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16391:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16389:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16377:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16812:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16777:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16734:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16700:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16698:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16686:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16666:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16632:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16630:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16618:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17029:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16994:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16951:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16915:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16895:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16859:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:17083:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:17064:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:17062:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17330:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17293:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17249:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17213:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17211:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17197:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17175:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17139:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17137:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17123:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17584:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17547:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17503:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17467:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17465:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17451:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17429:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17393:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17391:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17377:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17838:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17801:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17757:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17721:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17719:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17705:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17683:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17647:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17645:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17631:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18092:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18055:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18011:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17975:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17973:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17959:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17937:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17901:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17899:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17885:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18346:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18309:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18265:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18229:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18227:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18213:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18191:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18155:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18153:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18139:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18600:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18563:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18519:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18483:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18481:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18467:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18445:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18409:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18407:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18393:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18854:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18817:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18773:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18737:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18735:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18721:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18699:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18663:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18661:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18647:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:19080:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:19043:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18999:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18961:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18939:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18901:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19196:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19180:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19178:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19162:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19146:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19143:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19132:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19311:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19295:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19293:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19277:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19261:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19258:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19247:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19426:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19410:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19408:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19392:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19376:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19373:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19362:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19541:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19525:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19523:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19507:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19491:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19488:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19477:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19656:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19640:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19638:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19622:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19606:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19603:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19592:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19771:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19755:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19753:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19737:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19721:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19718:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19707:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19886:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19870:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19868:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19852:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19836:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19833:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19822:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20001:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19985:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19983:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19967:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19951:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19948:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19937:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20116:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20100:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20098:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20082:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20066:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20063:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20052:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20231:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20215:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20213:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20197:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20181:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20178:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20167:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20346:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20330:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20328:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20312:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20296:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20293:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20282:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20461:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20445:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20443:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20427:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20411:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20408:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20397:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20576:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20560:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20558:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20542:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20526:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20523:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20512:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20691:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20675:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20673:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20657:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20641:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20638:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20627:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20806:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20790:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20788:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20772:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20756:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20753:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20742:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20921:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20905:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20903:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20887:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20871:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20868:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20857:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21036:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21020:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21018:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21002:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20986:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20983:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20972:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21151:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21135:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21133:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21117:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21101:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21098:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21087:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21266:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21250:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21248:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21232:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21216:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21213:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21202:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21381:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21365:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21363:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21347:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21331:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21317:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21496:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21480:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21478:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21462:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21446:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21443:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21432:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21611:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21595:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21593:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21577:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21561:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21558:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21547:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21726:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21710:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21708:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21692:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21676:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21673:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21662:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21841:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21825:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21823:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21807:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21791:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21788:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21777:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21956:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21940:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21938:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21922:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21906:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21903:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21892:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22071:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22055:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22053:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22037:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22021:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22018:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22007:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22186:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22170:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22168:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22152:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22136:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22133:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22122:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22301:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22285:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22283:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22267:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22251:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22248:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22237:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22416:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22400:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22398:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22382:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22366:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22363:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22352:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22531:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22515:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22513:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22497:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22481:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22478:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22467:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22646:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22630:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22628:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22612:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22596:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22593:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22582:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22761:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22745:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22743:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22727:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22711:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22708:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22697:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22795:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22827:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22859:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22891:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_0_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22923:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_1_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22955:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_2_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22987:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_3_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:23019:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_4_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:23051:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_5_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:23083:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_6_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:23115:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_7_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:23147:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23179:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23211:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23243:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23275:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_4_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23307:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_5_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23339:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_6_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23371:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_7_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23403:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25363:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25333:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23481:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23479:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23467:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23437:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23560:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23558:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23546:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23516:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23639:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23637:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23625:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23595:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25427:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25397:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23718:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23716:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23704:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23674:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23797:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23795:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23783:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23753:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23876:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23874:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23862:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23832:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25491:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25461:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23955:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23953:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23941:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23911:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24034:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24032:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24020:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23990:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24113:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24111:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24099:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24069:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25555:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25525:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24192:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24190:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24178:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24148:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24271:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24269:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24257:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24227:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24350:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24348:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24336:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24306:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25619:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25589:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24429:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24427:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24415:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24385:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24508:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24506:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24494:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24464:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24587:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24585:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24573:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24543:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25683:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25653:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24666:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24664:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24652:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24622:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24745:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24743:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24731:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24701:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24824:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24822:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24810:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24780:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25747:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25717:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24903:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24901:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24889:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24859:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24982:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24980:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24968:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24938:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25061:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25059:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25047:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25017:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25811:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25781:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25140:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25138:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25126:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25096:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25219:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25217:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25205:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25175:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25298:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25296:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25284:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25254:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26240:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26238:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25865:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25863:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25848:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25846:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25921:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25919:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25904:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25902:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25977:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25975:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25960:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25958:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26033:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26031:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26016:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26014:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26089:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26087:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26072:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26070:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26145:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26143:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26128:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26126:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26201:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26199:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26184:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26182:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L3_out_x1(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26277:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_x1(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26275:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:26300:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26314:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26316:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26318:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26320:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26322:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26325:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26328:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26331:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26334:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26337:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26340:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26343:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26346:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26349:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26352:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26355:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26358:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26361:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26364:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26367:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26370:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26373:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26376:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26379:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26382:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26385:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26388:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26391:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26394:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26397:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26400:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26403:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26406:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26409:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26412:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26415:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26418:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26421:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26424:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26427:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26430:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26433:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26436:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26439:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26442:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26445:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26448:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26451:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26454:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26457:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26460:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26463:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26466:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26469:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26472:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26475:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26478:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26481:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26484:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26487:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26490:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26493:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26496:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26499:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26502:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26505:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26508:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26511:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26514:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26517:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26520:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26523:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26526:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26529:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26532:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26535:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26538:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26541:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26544:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26547:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26550:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26553:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26556:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26559:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26562:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26565:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26568:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26571:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26574:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26577:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26580:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26583:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26586:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26589:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26592:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26595:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26598:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26601:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26604:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26607:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26610:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26613:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26616:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26619:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26622:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26625:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26628:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26631:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26634:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26637:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26640:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26643:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26646:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26649:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26652:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26655:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26658:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26661:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26664:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26667:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26670:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26979:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26976:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26973:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26970:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26967:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26964:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26961:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26958:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26955:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26952:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26949:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26946:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26943:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26940:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26937:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26934:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26931:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26928:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26925:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26922:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26919:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26916:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26913:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26910:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26907:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26904:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26901:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26898:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26895:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26892:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26889:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26886:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26883:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26880:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26877:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26874:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26871:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26868:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26865:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26862:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26859:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26856:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26853:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26850:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26847:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26844:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26841:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26838:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26835:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26832:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26829:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26826:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26823:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26820:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26817:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26814:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26811:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26808:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26805:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26802:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26799:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26796:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26793:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26790:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26787:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26784:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26781:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26778:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26775:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26772:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26769:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26766:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26763:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26760:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26757:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26754:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26751:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26748:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26745:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26742:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26739:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26736:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26733:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26730:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26727:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26724:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26721:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26718:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26715:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26712:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26709:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26706:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26703:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26700:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26697:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26694:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26691:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26688:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26685:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26682:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26679:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26676:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26673:20)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'A_IO_L3_in_serialize_x0_loop_1'(./dut.cpp:147:33) has been inferred on port 'gmem_A' (./dut.cpp:147:33)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'B_IO_L3_in_serialize_x0_loop_1'(./dut.cpp:1074:33) has been inferred on port 'gmem_B' (./dut.cpp:1074:33)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'C_IO_L3_in_serialize_x1_loop_1'(./dut.cpp:17079:33) has been inferred on port 'gmem_C' (./dut.cpp:17079:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'B_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.3s' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'D_drain_IO_L3_out_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (./dut.cpp:26304:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml -> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.64 seconds. CPU system time: 1 seconds. Elapsed time: 70.67 seconds; current allocated memory: 252.569 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.571 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.0.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4318.89 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4307.93 seconds. CPU system time: 9.46 seconds. Elapsed time: 4318.92 seconds; current allocated memory: 528.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 4387.74 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 2.05 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4387.37 seconds. CPU system time: 0.75 seconds. Elapsed time: 4389.81 seconds; current allocated memory: 974.704 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.g.1.bc to /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x1_loop_4' in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x1_loop_16' in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x0_loop_16' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x1_loop_4' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x1_loop_4' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x1_loop_16' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x1_loop_16' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x0_loop_16' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x0_loop_16' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x1_loop_4' in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x1_loop_16' in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x0_loop_16' in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1091) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1092) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1332) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1573) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1574) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1814) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1815) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2055) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2056) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2296) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2297) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2537) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2538) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2779) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15141) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15142) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15383) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15623) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15624) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15864) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15865) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16105) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16106) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16346) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16347) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16587) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16588) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16828) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16829) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22666) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8612) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22547) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22551) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8497) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22436) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8386) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22321) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8267) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22087) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22091) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8037) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8041) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21972) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21976) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7922) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7926) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21857) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21861) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7807) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7811) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21742) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21746) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7696) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21627) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21631) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7577) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7581) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21512) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7462) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7466) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21282) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21052) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21056) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7002) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7006) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20937) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20941) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6891) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20822) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20826) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20707) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20711) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6657) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20592) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20596) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6542) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6546) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20477) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20481) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20362) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20366) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6312) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6082) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6086) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20017) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20021) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5967) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5971) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19902) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19906) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5852) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5856) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19787) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19791) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5737) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5741) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19672) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19676) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5622) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5626) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19557) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5507) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5511) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19442) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19446) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5392) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19331) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19212) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19097) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5047) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_data_split.V' (./dut.cpp:26297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25085) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11035) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25243) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24848) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10798) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24927) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10877) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25006) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10956) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24611) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24690) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10640) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24769) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10719) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10324) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24453) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24532) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10482) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10087) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23900) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9850) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9929) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:24058) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:10008) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9613) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23742) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9771) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9376) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23505) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9455) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:23584) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:9534) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25770) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11720) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25706) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11656) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25642) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11592) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25578) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11528) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25450) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25386) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11336) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:25322) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:11272) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.2' (./dut.cpp:18910) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.1' (./dut.cpp:18970) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:19014) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.4' (./dut.cpp:4860) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.3' (./dut.cpp:4920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:4964) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.6' (./dut.cpp:18670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.5' (./dut.cpp:18744) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:18788) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.8' (./dut.cpp:4620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.7' (./dut.cpp:4694) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:4738) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.10' (./dut.cpp:18416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.9' (./dut.cpp:18490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:18534) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.12' (./dut.cpp:4366) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.11' (./dut.cpp:4440) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:4484) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.14' (./dut.cpp:18162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.13' (./dut.cpp:18236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:18280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.16' (./dut.cpp:4112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.15' (./dut.cpp:4186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:4230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.18' (./dut.cpp:17908) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.17' (./dut.cpp:17982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:18026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.20' (./dut.cpp:3858) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.19' (./dut.cpp:3932) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:3976) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.22' (./dut.cpp:17654) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.21' (./dut.cpp:17728) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:17772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.24' (./dut.cpp:3604) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.23' (./dut.cpp:3678) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:3722) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.26' (./dut.cpp:17400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.25' (./dut.cpp:17474) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:17518) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.28' (./dut.cpp:3350) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.27' (./dut.cpp:3424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:3468) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.30' (./dut.cpp:17146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.29' (./dut.cpp:17220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:17264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.32' (./dut.cpp:3096) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.31' (./dut.cpp:3170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:3214) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.34' (./dut.cpp:16867) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.33' (./dut.cpp:16923) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:16966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.36' (./dut.cpp:2817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.35' (./dut.cpp:2873) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:2916) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.38' (./dut.cpp:16638) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.37' (./dut.cpp:16706) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:16749) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.40' (./dut.cpp:2588) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.39' (./dut.cpp:2656) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:2699) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.42' (./dut.cpp:16397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.41' (./dut.cpp:16465) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:16508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.44' (./dut.cpp:2347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.43' (./dut.cpp:2415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:2458) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.46' (./dut.cpp:16156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.45' (./dut.cpp:16224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:16267) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.48' (./dut.cpp:2106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.47' (./dut.cpp:2174) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:2217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.50' (./dut.cpp:15915) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.49' (./dut.cpp:15983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:16026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.52' (./dut.cpp:1865) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.51' (./dut.cpp:1933) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:1976) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.54' (./dut.cpp:15674) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.53' (./dut.cpp:15742) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:15785) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.56' (./dut.cpp:1624) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.55' (./dut.cpp:1692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:1735) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.58' (./dut.cpp:15433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.57' (./dut.cpp:15501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:15544) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.60' (./dut.cpp:1383) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.59' (./dut.cpp:1451) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:1494) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.62' (./dut.cpp:15192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.61' (./dut.cpp:15260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:15303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.64' (./dut.cpp:1142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.63' (./dut.cpp:1210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:1253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.66' (./dut.cpp:14931) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.65' (./dut.cpp:14982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:15020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.68' (./dut.cpp:881) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.67' (./dut.cpp:932) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:970) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.70' (./dut.cpp:14719) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.69' (./dut.cpp:14786) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:14824) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.72' (./dut.cpp:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.71' (./dut.cpp:736) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.74' (./dut.cpp:14492) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.73' (./dut.cpp:14559) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:14597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.76' (./dut.cpp:442) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.75' (./dut.cpp:509) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:547) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.78' (./dut.cpp:14265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.77' (./dut.cpp:14332) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:14370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.80' (./dut.cpp:215) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V.79' (./dut.cpp:282) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (./dut.cpp:320) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_data_split.V' (./dut.cpp:12247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22662) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22666) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8612) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8616) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22547) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22551) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8497) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8501) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22436) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8382) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8386) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22321) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8267) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8271) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22202) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22206) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8152) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8156) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22087) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:22091) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8037) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:8041) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21972) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21976) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7922) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7926) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21857) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21861) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7807) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7811) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21742) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21746) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7692) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7696) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21627) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21631) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7577) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7581) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21512) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21516) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7462) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21397) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21401) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7347) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7351) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7232) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7236) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21171) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7117) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7121) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21052) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:21056) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7002) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:7006) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20937) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20941) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6887) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6891) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20822) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20826) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6772) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6776) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20707) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20711) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6657) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6661) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20592) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20596) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6542) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6546) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20477) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20481) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6427) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20362) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20366) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6312) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20247) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20251) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6197) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6201) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20136) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6082) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:6086) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20017) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:20021) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5967) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5971) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19902) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19906) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5852) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5856) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19787) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19791) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5737) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5741) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19672) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19676) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5622) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5626) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19557) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19561) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5507) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5511) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19442) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19446) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5392) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19327) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19331) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5281) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19212) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19216) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19097) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:19101) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5047) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_C' (./dut.cpp:5051) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22662) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8612) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22547) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8497) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22432) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8382) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22317) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8267) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22202) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8152) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:22087) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:8037) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21972) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7922) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21857) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7807) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21742) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7692) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21627) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7577) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21512) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7462) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21397) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7347) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21282) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7232) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21167) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7117) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:21052) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:7002) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20937) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6887) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20822) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6772) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20707) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6657) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20592) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6542) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20477) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6427) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20362) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6312) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20247) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6197) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20132) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:6082) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:20017) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5967) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19902) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5852) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19787) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5737) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19672) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5622) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19557) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5507) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19442) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5392) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19327) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5277) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19212) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5162) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:19097) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (./dut.cpp:5047) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x0' (./dut.cpp:12259:2), detected/extracted 121 process function(s): 
	 'kernel0_x0.entry15'
	 'A_IO_L3_in_serialize_x0'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_serialize_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_0_x0'
	 'B_IO_L2_in_1_x0'
	 'B_IO_L2_in_2_x0'
	 'B_IO_L2_in_3_x0'
	 'B_IO_L2_in_4_x0'
	 'B_IO_L2_in_5_x0'
	 'B_IO_L2_in_6_x0'
	 'B_IO_L2_in_boundary_x0'
	 'C_IO_L3_in_serialize_x0'
	 'C_IO_L3_in_x0'
	 'C_IO_L2_in_0_x0'
	 'C_IO_L2_in_1_x0'
	 'C_IO_L2_in_2_x0'
	 'C_IO_L2_in_3_x0'
	 'C_IO_L2_in_4_x0'
	 'C_IO_L2_in_5_x0'
	 'C_IO_L2_in_6_x0'
	 'C_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_0_2_x0'
	 'PE_wrapper_0_3_x0'
	 'PE_wrapper_0_4_x0'
	 'PE_wrapper_0_5_x0'
	 'PE_wrapper_0_6_x0'
	 'PE_wrapper_0_7_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_1_2_x0'
	 'PE_wrapper_1_3_x0'
	 'PE_wrapper_1_4_x0'
	 'PE_wrapper_1_5_x0'
	 'PE_wrapper_1_6_x0'
	 'PE_wrapper_1_7_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_2_2_x0'
	 'PE_wrapper_2_3_x0'
	 'PE_wrapper_2_4_x0'
	 'PE_wrapper_2_5_x0'
	 'PE_wrapper_2_6_x0'
	 'PE_wrapper_2_7_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_3_2_x0'
	 'PE_wrapper_3_3_x0'
	 'PE_wrapper_3_4_x0'
	 'PE_wrapper_3_5_x0'
	 'PE_wrapper_3_6_x0'
	 'PE_wrapper_3_7_x0'
	 'A_PE_dummy_in_0_x0'
	 'A_PE_dummy_in_1_x0'
	 'A_PE_dummy_in_2_x0'
	 'A_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_0_x0'
	 'B_PE_dummy_in_1_x0'
	 'B_PE_dummy_in_2_x0'
	 'B_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_4_x0'
	 'B_PE_dummy_in_5_x0'
	 'B_PE_dummy_in_6_x0'
	 'B_PE_dummy_in_7_x0'
	 'C_PE_dummy_in_0_x0'
	 'C_PE_dummy_in_1_x0'
	 'C_PE_dummy_in_2_x0'
	 'C_PE_dummy_in_3_x0'
	 'C_PE_dummy_in_4_x0'
	 'C_PE_dummy_in_5_x0'
	 'C_PE_dummy_in_6_x0'
	 'C_PE_dummy_in_7_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_0_x0'
	 'D_drain_IO_L1_out_wrapper_0_2_x0'
	 'D_drain_IO_L1_out_wrapper_0_1_x0'
	 'D_drain_IO_L1_out_wrapper_0_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
	 'D_drain_IO_L1_out_wrapper_1_2_x0'
	 'D_drain_IO_L1_out_wrapper_1_1_x0'
	 'D_drain_IO_L1_out_wrapper_1_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_2_x0'
	 'D_drain_IO_L1_out_wrapper_2_2_x0'
	 'D_drain_IO_L1_out_wrapper_2_1_x0'
	 'D_drain_IO_L1_out_wrapper_2_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_3_x0'
	 'D_drain_IO_L1_out_wrapper_3_2_x0'
	 'D_drain_IO_L1_out_wrapper_3_1_x0'
	 'D_drain_IO_L1_out_wrapper_3_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_4_x0'
	 'D_drain_IO_L1_out_wrapper_4_2_x0'
	 'D_drain_IO_L1_out_wrapper_4_1_x0'
	 'D_drain_IO_L1_out_wrapper_4_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_5_x0'
	 'D_drain_IO_L1_out_wrapper_5_2_x0'
	 'D_drain_IO_L1_out_wrapper_5_1_x0'
	 'D_drain_IO_L1_out_wrapper_5_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_6_x0'
	 'D_drain_IO_L1_out_wrapper_6_2_x0'
	 'D_drain_IO_L1_out_wrapper_6_1_x0'
	 'D_drain_IO_L1_out_wrapper_6_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_7_x0'
	 'D_drain_IO_L1_out_wrapper_7_2_x0'
	 'D_drain_IO_L1_out_wrapper_7_1_x0'
	 'D_drain_IO_L1_out_wrapper_7_0_x0'
	 'D_drain_IO_L2_out_boundary_x0'
	 'D_drain_IO_L2_out_6_x0'
	 'D_drain_IO_L2_out_5_x0'
	 'D_drain_IO_L2_out_4_x0'
	 'D_drain_IO_L2_out_3_x0'
	 'D_drain_IO_L2_out_2_x0'
	 'D_drain_IO_L2_out_1_x0'
	 'D_drain_IO_L2_out_0_x0'
	 'D_drain_IO_L3_out_x0'
	 'D_drain_IO_L3_out_serialize_x0'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x1' (./dut.cpp:26309:2), detected/extracted 121 process function(s): 
	 'kernel0_x1.entry19'
	 'A_IO_L3_in_serialize_x1'
	 'A_IO_L3_in_x1'
	 'A_IO_L2_in_0_x1'
	 'A_IO_L2_in_1_x1'
	 'A_IO_L2_in_2_x1'
	 'A_IO_L2_in_boundary_x1'
	 'B_IO_L3_in_serialize_x1'
	 'B_IO_L3_in_x1'
	 'B_IO_L2_in_0_x1'
	 'B_IO_L2_in_1_x1'
	 'B_IO_L2_in_2_x1'
	 'B_IO_L2_in_3_x1'
	 'B_IO_L2_in_4_x1'
	 'B_IO_L2_in_5_x1'
	 'B_IO_L2_in_6_x1'
	 'B_IO_L2_in_boundary_x1'
	 'C_IO_L3_in_serialize_x1'
	 'C_IO_L3_in_x1'
	 'C_IO_L2_in_0_x1'
	 'C_IO_L2_in_1_x1'
	 'C_IO_L2_in_2_x1'
	 'C_IO_L2_in_3_x1'
	 'C_IO_L2_in_4_x1'
	 'C_IO_L2_in_5_x1'
	 'C_IO_L2_in_6_x1'
	 'C_IO_L2_in_boundary_x1'
	 'PE_wrapper_0_0_x1'
	 'PE_wrapper_0_1_x1'
	 'PE_wrapper_0_2_x1'
	 'PE_wrapper_0_3_x1'
	 'PE_wrapper_0_4_x1'
	 'PE_wrapper_0_5_x1'
	 'PE_wrapper_0_6_x1'
	 'PE_wrapper_0_7_x1'
	 'PE_wrapper_1_0_x1'
	 'PE_wrapper_1_1_x1'
	 'PE_wrapper_1_2_x1'
	 'PE_wrapper_1_3_x1'
	 'PE_wrapper_1_4_x1'
	 'PE_wrapper_1_5_x1'
	 'PE_wrapper_1_6_x1'
	 'PE_wrapper_1_7_x1'
	 'PE_wrapper_2_0_x1'
	 'PE_wrapper_2_1_x1'
	 'PE_wrapper_2_2_x1'
	 'PE_wrapper_2_3_x1'
	 'PE_wrapper_2_4_x1'
	 'PE_wrapper_2_5_x1'
	 'PE_wrapper_2_6_x1'
	 'PE_wrapper_2_7_x1'
	 'PE_wrapper_3_0_x1'
	 'PE_wrapper_3_1_x1'
	 'PE_wrapper_3_2_x1'
	 'PE_wrapper_3_3_x1'
	 'PE_wrapper_3_4_x1'
	 'PE_wrapper_3_5_x1'
	 'PE_wrapper_3_6_x1'
	 'PE_wrapper_3_7_x1'
	 'A_PE_dummy_in_0_x1'
	 'A_PE_dummy_in_1_x1'
	 'A_PE_dummy_in_2_x1'
	 'A_PE_dummy_in_3_x1'
	 'B_PE_dummy_in_0_x1'
	 'B_PE_dummy_in_1_x1'
	 'B_PE_dummy_in_2_x1'
	 'B_PE_dummy_in_3_x1'
	 'B_PE_dummy_in_4_x1'
	 'B_PE_dummy_in_5_x1'
	 'B_PE_dummy_in_6_x1'
	 'B_PE_dummy_in_7_x1'
	 'C_PE_dummy_in_0_x1'
	 'C_PE_dummy_in_1_x1'
	 'C_PE_dummy_in_2_x1'
	 'C_PE_dummy_in_3_x1'
	 'C_PE_dummy_in_4_x1'
	 'C_PE_dummy_in_5_x1'
	 'C_PE_dummy_in_6_x1'
	 'C_PE_dummy_in_7_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_0_x1'
	 'D_drain_IO_L1_out_wrapper_0_2_x1'
	 'D_drain_IO_L1_out_wrapper_0_1_x1'
	 'D_drain_IO_L1_out_wrapper_0_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_1_x1'
	 'D_drain_IO_L1_out_wrapper_1_2_x1'
	 'D_drain_IO_L1_out_wrapper_1_1_x1'
	 'D_drain_IO_L1_out_wrapper_1_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_2_x1'
	 'D_drain_IO_L1_out_wrapper_2_2_x1'
	 'D_drain_IO_L1_out_wrapper_2_1_x1'
	 'D_drain_IO_L1_out_wrapper_2_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_3_x1'
	 'D_drain_IO_L1_out_wrapper_3_2_x1'
	 'D_drain_IO_L1_out_wrapper_3_1_x1'
	 'D_drain_IO_L1_out_wrapper_3_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_4_x1'
	 'D_drain_IO_L1_out_wrapper_4_2_x1'
	 'D_drain_IO_L1_out_wrapper_4_1_x1'
	 'D_drain_IO_L1_out_wrapper_4_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_5_x1'
	 'D_drain_IO_L1_out_wrapper_5_2_x1'
	 'D_drain_IO_L1_out_wrapper_5_1_x1'
	 'D_drain_IO_L1_out_wrapper_5_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_6_x1'
	 'D_drain_IO_L1_out_wrapper_6_2_x1'
	 'D_drain_IO_L1_out_wrapper_6_1_x1'
	 'D_drain_IO_L1_out_wrapper_6_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_7_x1'
	 'D_drain_IO_L1_out_wrapper_7_2_x1'
	 'D_drain_IO_L1_out_wrapper_7_1_x1'
	 'D_drain_IO_L1_out_wrapper_7_0_x1'
	 'D_drain_IO_L2_out_boundary_x1'
	 'D_drain_IO_L2_out_6_x1'
	 'D_drain_IO_L2_out_5_x1'
	 'D_drain_IO_L2_out_4_x1'
	 'D_drain_IO_L2_out_3_x1'
	 'D_drain_IO_L2_out_2_x1'
	 'D_drain_IO_L2_out_1_x1'
	 'D_drain_IO_L2_out_0_x1'
	 'D_drain_IO_L3_out_x1'
	 'D_drain_IO_L3_out_serialize_x1'.
Command           transform done; 4584.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 172 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4750.87 seconds. CPU system time: 1.3 seconds. Elapsed time: 4756.81 seconds; current allocated memory: 1.479 GB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.2.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem_D' (./dut.cpp:26304:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:75:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:98:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:103:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:31:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:54:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:59:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22681:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22724:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8631:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8674:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22566:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22609:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8516:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8559:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22451:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22494:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8401:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8444:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22336:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22379:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8286:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8329:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22221:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22264:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8171:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8214:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22106:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22149:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8056:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8099:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21991:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22034:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7941:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7984:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21876:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21919:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7826:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7869:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21761:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21804:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7711:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7754:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21646:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21689:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7596:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7639:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21531:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21574:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7481:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7524:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21416:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21459:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7366:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7409:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21301:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21344:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7251:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7294:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21186:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21229:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7136:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7179:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21071:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7021:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7064:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20956:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20999:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6906:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6949:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20841:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20884:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6791:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6834:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20726:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20769:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6676:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6719:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20611:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20654:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6561:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6604:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20496:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20539:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6446:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6489:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20381:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20424:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6331:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6374:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20266:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20309:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6216:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6259:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20151:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20194:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6101:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6144:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20036:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20079:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5986:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6029:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19921:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19964:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5871:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5914:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19806:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19849:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5756:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5799:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19691:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19734:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5641:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5684:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19576:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19619:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5526:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5569:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19461:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19504:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5411:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5454:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19346:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19389:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5296:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5339:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19231:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19274:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5181:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5224:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19116:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19159:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5066:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5109:64)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (./dut.cpp:12254:14)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25110:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11060:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25189:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11139:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25268:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11218:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24873:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10823:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24952:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10902:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25031:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10981:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24636:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10586:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24715:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10665:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24794:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10744:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24399:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10349:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24478:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10428:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24557:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10507:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24162:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10112:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24241:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10191:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24320:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10270:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23925:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9875:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24004:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9954:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24083:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10033:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23688:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9638:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23767:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9717:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23846:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9796:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23451:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9401:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23530:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9480:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23609:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9559:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25795:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11745:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25731:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11681:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25667:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11617:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25603:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11553:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25539:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11489:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25475:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11425:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25411:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11361:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25347:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11297:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18903:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18963:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4853:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4913:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18649:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18723:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4599:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4673:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18395:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18469:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4345:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4419:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18141:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18215:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4091:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4165:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17887:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17961:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3837:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3911:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17633:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17707:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3583:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3657:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17379:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17453:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3329:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3403:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17125:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17199:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3075:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3149:70)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16861:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16917:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2811:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2867:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16620:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16688:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2570:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2638:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16379:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16447:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2329:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2397:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16138:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16206:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2088:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2156:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15897:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15965:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1847:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1915:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15656:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15724:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1606:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1674:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15415:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15483:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1365:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1433:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15174:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15242:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1124:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1192:69)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14925:82)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14976:82)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:875:82)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:926:82)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14697:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14764:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:647:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:714:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14470:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14537:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:420:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:487:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14243:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14310:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:193:78)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:260:78)
WARNING: [HLS 200-1449] Process A_IO_L3_in_serialize_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process B_IO_L3_in_serialize_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process C_IO_L3_in_serialize_x1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 529.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 528.9 seconds. CPU system time: 0.8 seconds. Elapsed time: 529.72 seconds; current allocated memory: 265.335 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 13995.3 sec.
Command       elaborate done; 14081 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry5' to 'kernel0_x0_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry15' to 'kernel0_x0_entry15'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x1.entry8' to 'kernel0_x1_entry8'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x1.entry19' to 'kernel0_x1_entry19'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model kernel0_x1 
Execute         preproc_iomode -model D_drain_IO_L3_out_serialize_x1 
Execute         preproc_iomode -model D_drain_IO_L3_out_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_0_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_1_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_2_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_3_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_4_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_5_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_6_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_boundary_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         preproc_iomode -model C_PE_dummy_in_7_x1 
Execute         preproc_iomode -model C_PE_dummy_in_6_x1 
Execute         preproc_iomode -model C_PE_dummy_in_5_x1 
Execute         preproc_iomode -model C_PE_dummy_in_4_x1 
Execute         preproc_iomode -model C_PE_dummy_in_3_x1 
Execute         preproc_iomode -model C_PE_dummy_in_2_x1 
Execute         preproc_iomode -model C_PE_dummy_in_1_x1 
Execute         preproc_iomode -model C_PE_dummy_in_0_x1 
Execute         preproc_iomode -model B_PE_dummy_in_7_x1 
Execute         preproc_iomode -model B_PE_dummy_in_6_x1 
Execute         preproc_iomode -model B_PE_dummy_in_5_x1 
Execute         preproc_iomode -model B_PE_dummy_in_4_x1 
Execute         preproc_iomode -model B_PE_dummy_in_3_x1 
Execute         preproc_iomode -model B_PE_dummy_in_2_x1 
Execute         preproc_iomode -model B_PE_dummy_in_1_x1 
Execute         preproc_iomode -model B_PE_dummy_in_0_x1 
Execute         preproc_iomode -model A_PE_dummy_in_3_x1 
Execute         preproc_iomode -model A_PE_dummy_in_2_x1 
Execute         preproc_iomode -model A_PE_dummy_in_1_x1 
Execute         preproc_iomode -model A_PE_dummy_in_0_x1 
Execute         preproc_iomode -model PE_wrapper_3_7_x1 
Execute         preproc_iomode -model PE_wrapper_3_6_x1 
Execute         preproc_iomode -model PE_wrapper_3_5_x1 
Execute         preproc_iomode -model PE_wrapper_3_4_x1 
Execute         preproc_iomode -model PE_wrapper_3_3_x1 
Execute         preproc_iomode -model PE_wrapper_3_2_x1 
Execute         preproc_iomode -model PE_wrapper_3_1_x1 
Execute         preproc_iomode -model PE_wrapper_3_0_x1 
Execute         preproc_iomode -model PE_wrapper_2_7_x1 
Execute         preproc_iomode -model PE_wrapper_2_6_x1 
Execute         preproc_iomode -model PE_wrapper_2_5_x1 
Execute         preproc_iomode -model PE_wrapper_2_4_x1 
Execute         preproc_iomode -model PE_wrapper_2_3_x1 
Execute         preproc_iomode -model PE_wrapper_2_2_x1 
Execute         preproc_iomode -model PE_wrapper_2_1_x1 
Execute         preproc_iomode -model PE_wrapper_2_0_x1 
Execute         preproc_iomode -model PE_wrapper_1_7_x1 
Execute         preproc_iomode -model PE_wrapper_1_6_x1 
Execute         preproc_iomode -model PE_wrapper_1_5_x1 
Execute         preproc_iomode -model PE_wrapper_1_4_x1 
Execute         preproc_iomode -model PE_wrapper_1_3_x1 
Execute         preproc_iomode -model PE_wrapper_1_2_x1 
Execute         preproc_iomode -model PE_wrapper_1_1_x1 
Execute         preproc_iomode -model PE_wrapper_1_0_x1 
Execute         preproc_iomode -model PE_wrapper_0_7_x1 
Execute         preproc_iomode -model PE_wrapper_0_6_x1 
Execute         preproc_iomode -model PE_wrapper_0_5_x1 
Execute         preproc_iomode -model PE_wrapper_0_4_x1 
Execute         preproc_iomode -model PE_wrapper_0_3_x1 
Execute         preproc_iomode -model PE_wrapper_0_2_x1 
Execute         preproc_iomode -model PE_wrapper_0_1_x1 
Execute         preproc_iomode -model PE_wrapper_0_0_x1 
Execute         preproc_iomode -model C_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model C_IO_L2_in_6_x1 
Execute         preproc_iomode -model C_IO_L2_in_5_x1 
Execute         preproc_iomode -model C_IO_L2_in_4_x1 
Execute         preproc_iomode -model C_IO_L2_in_3_x1 
Execute         preproc_iomode -model C_IO_L2_in_2_x1 
Execute         preproc_iomode -model C_IO_L2_in_1_x1 
Execute         preproc_iomode -model C_IO_L2_in_0_x1 
Execute         preproc_iomode -model C_IO_L3_in_x1 
Execute         preproc_iomode -model C_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model B_IO_L2_in_6_x1 
Execute         preproc_iomode -model B_IO_L2_in_5_x1 
Execute         preproc_iomode -model B_IO_L2_in_4_x1 
Execute         preproc_iomode -model B_IO_L2_in_3_x1 
Execute         preproc_iomode -model B_IO_L2_in_2_x1 
Execute         preproc_iomode -model B_IO_L2_in_1_x1 
Execute         preproc_iomode -model B_IO_L2_in_0_x1 
Execute         preproc_iomode -model B_IO_L3_in_x1 
Execute         preproc_iomode -model B_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model A_IO_L2_in_2_x1 
Execute         preproc_iomode -model A_IO_L2_in_1_x1 
Execute         preproc_iomode -model A_IO_L2_in_0_x1 
Execute         preproc_iomode -model A_IO_L3_in_x1 
Execute         preproc_iomode -model A_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model kernel0_x1.entry19 
Execute         preproc_iomode -model kernel0_x1.entry8 
Execute         preproc_iomode -model nondf_kernel_cov_x1 
Execute         preproc_iomode -model nondf_kernel_cov_x0 
Execute         preproc_iomode -model kernel0_x0 
Execute         preproc_iomode -model D_drain_IO_L3_out_serialize_x0 
Execute         preproc_iomode -model D_drain_IO_L3_out_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_0_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_1_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_2_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_3_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_4_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_5_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_6_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_boundary_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         preproc_iomode -model C_PE_dummy_in_7_x0 
Execute         preproc_iomode -model C_PE_dummy_in_6_x0 
Execute         preproc_iomode -model C_PE_dummy_in_5_x0 
Execute         preproc_iomode -model C_PE_dummy_in_4_x0 
Execute         preproc_iomode -model C_PE_dummy_in_3_x0 
Execute         preproc_iomode -model C_PE_dummy_in_2_x0 
Execute         preproc_iomode -model C_PE_dummy_in_1_x0 
Execute         preproc_iomode -model C_PE_dummy_in_0_x0 
Execute         preproc_iomode -model B_PE_dummy_in_7_x0 
Execute         preproc_iomode -model B_PE_dummy_in_6_x0 
Execute         preproc_iomode -model B_PE_dummy_in_5_x0 
Execute         preproc_iomode -model B_PE_dummy_in_4_x0 
Execute         preproc_iomode -model B_PE_dummy_in_3_x0 
Execute         preproc_iomode -model B_PE_dummy_in_2_x0 
Execute         preproc_iomode -model B_PE_dummy_in_1_x0 
Execute         preproc_iomode -model B_PE_dummy_in_0_x0 
Execute         preproc_iomode -model A_PE_dummy_in_3_x0 
Execute         preproc_iomode -model A_PE_dummy_in_2_x0 
Execute         preproc_iomode -model A_PE_dummy_in_1_x0 
Execute         preproc_iomode -model A_PE_dummy_in_0_x0 
Execute         preproc_iomode -model PE_wrapper_3_7_x0 
Execute         preproc_iomode -model PE_wrapper_3_6_x0 
Execute         preproc_iomode -model PE_wrapper_3_5_x0 
Execute         preproc_iomode -model PE_wrapper_3_4_x0 
Execute         preproc_iomode -model PE_wrapper_3_3_x0 
Execute         preproc_iomode -model PE_wrapper_3_2_x0 
Execute         preproc_iomode -model PE_wrapper_3_1_x0 
Execute         preproc_iomode -model PE_wrapper_3_0_x0 
Execute         preproc_iomode -model PE_wrapper_2_7_x0 
Execute         preproc_iomode -model PE_wrapper_2_6_x0 
Execute         preproc_iomode -model PE_wrapper_2_5_x0 
Execute         preproc_iomode -model PE_wrapper_2_4_x0 
Execute         preproc_iomode -model PE_wrapper_2_3_x0 
Execute         preproc_iomode -model PE_wrapper_2_2_x0 
Execute         preproc_iomode -model PE_wrapper_2_1_x0 
Execute         preproc_iomode -model PE_wrapper_2_0_x0 
Execute         preproc_iomode -model PE_wrapper_1_7_x0 
Execute         preproc_iomode -model PE_wrapper_1_6_x0 
Execute         preproc_iomode -model PE_wrapper_1_5_x0 
Execute         preproc_iomode -model PE_wrapper_1_4_x0 
Execute         preproc_iomode -model PE_wrapper_1_3_x0 
Execute         preproc_iomode -model PE_wrapper_1_2_x0 
Execute         preproc_iomode -model PE_wrapper_1_1_x0 
Execute         preproc_iomode -model PE_wrapper_1_0_x0 
Execute         preproc_iomode -model PE_wrapper_0_7_x0 
Execute         preproc_iomode -model PE_wrapper_0_6_x0 
Execute         preproc_iomode -model PE_wrapper_0_5_x0 
Execute         preproc_iomode -model PE_wrapper_0_4_x0 
Execute         preproc_iomode -model PE_wrapper_0_3_x0 
Execute         preproc_iomode -model PE_wrapper_0_2_x0 
Execute         preproc_iomode -model PE_wrapper_0_1_x0 
Execute         preproc_iomode -model PE_wrapper_0_0_x0 
Execute         preproc_iomode -model C_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model C_IO_L2_in_6_x0 
Execute         preproc_iomode -model C_IO_L2_in_5_x0 
Execute         preproc_iomode -model C_IO_L2_in_4_x0 
Execute         preproc_iomode -model C_IO_L2_in_3_x0 
Execute         preproc_iomode -model C_IO_L2_in_2_x0 
Execute         preproc_iomode -model C_IO_L2_in_1_x0 
Execute         preproc_iomode -model C_IO_L2_in_0_x0 
Execute         preproc_iomode -model C_IO_L3_in_x0 
Execute         preproc_iomode -model C_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model B_IO_L2_in_6_x0 
Execute         preproc_iomode -model B_IO_L2_in_5_x0 
Execute         preproc_iomode -model B_IO_L2_in_4_x0 
Execute         preproc_iomode -model B_IO_L2_in_3_x0 
Execute         preproc_iomode -model B_IO_L2_in_2_x0 
Execute         preproc_iomode -model B_IO_L2_in_1_x0 
Execute         preproc_iomode -model B_IO_L2_in_0_x0 
Execute         preproc_iomode -model B_IO_L3_in_x0 
Execute         preproc_iomode -model B_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model A_IO_L2_in_2_x0 
Execute         preproc_iomode -model A_IO_L2_in_1_x0 
Execute         preproc_iomode -model A_IO_L2_in_0_x0 
Execute         preproc_iomode -model A_IO_L3_in_x0 
Execute         preproc_iomode -model A_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model kernel0_x0.entry15 
Execute         preproc_iomode -model kernel0_x0.entry5 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0_x0.entry5 kernel0_x0.entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1.entry8 kernel0_x1.entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Configuring Module : kernel0_x0.entry5 ...
Execute         set_default_model kernel0_x0.entry5 
Execute         apply_spec_resource_limit kernel0_x0.entry5 
INFO-FLOW: Configuring Module : kernel0_x0.entry15 ...
Execute         set_default_model kernel0_x0.entry15 
Execute         apply_spec_resource_limit kernel0_x0.entry15 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : C_IO_L3_in_serialize_x0 ...
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit C_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : C_IO_L3_in_x0 ...
Execute         set_default_model C_IO_L3_in_x0 
Execute         apply_spec_resource_limit C_IO_L3_in_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_0_x0 ...
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_1_x0 ...
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_2_x0 ...
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_3_x0 ...
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_4_x0 ...
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_5_x0 ...
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_6_x0 ...
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_boundary_x0 ...
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_7_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_0_x0 ...
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_1_x0 ...
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_2_x0 ...
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_3_x0 ...
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_4_x0 ...
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_5_x0 ...
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_6_x0 ...
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_7_x0 ...
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_6_x0 ...
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_6_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_5_x0 ...
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_5_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_4_x0 ...
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_4_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_3_x0 ...
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_3_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_2_x0 ...
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_1_x0 ...
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_0_x0 ...
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_x0 ...
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Configuring Module : kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         apply_spec_resource_limit kernel0_x0 
INFO-FLOW: Configuring Module : nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         apply_spec_resource_limit nondf_kernel_cov_x0 
INFO-FLOW: Configuring Module : nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         apply_spec_resource_limit nondf_kernel_cov_x1 
INFO-FLOW: Configuring Module : kernel0_x1.entry8 ...
Execute         set_default_model kernel0_x1.entry8 
Execute         apply_spec_resource_limit kernel0_x1.entry8 
INFO-FLOW: Configuring Module : kernel0_x1.entry19 ...
Execute         set_default_model kernel0_x1.entry19 
Execute         apply_spec_resource_limit kernel0_x1.entry19 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_x1 ...
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_x1 ...
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_0_x1 ...
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_1_x1 ...
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_2_x1 ...
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_3_x1 ...
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_4_x1 ...
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_5_x1 ...
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_6_x1 ...
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : C_IO_L3_in_serialize_x1 ...
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit C_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : C_IO_L3_in_x1 ...
Execute         set_default_model C_IO_L3_in_x1 
Execute         apply_spec_resource_limit C_IO_L3_in_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_0_x1 ...
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_1_x1 ...
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_2_x1 ...
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_3_x1 ...
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_4_x1 ...
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_5_x1 ...
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_6_x1 ...
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_boundary_x1 ...
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_2_x1 ...
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_3_x1 ...
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_4_x1 ...
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_5_x1 ...
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_6_x1 ...
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_7_x1 ...
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_2_x1 ...
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_3_x1 ...
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_4_x1 ...
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_5_x1 ...
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_6_x1 ...
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_7_x1 ...
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_2_x1 ...
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_3_x1 ...
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_4_x1 ...
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_5_x1 ...
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_6_x1 ...
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_7_x1 ...
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_2_x1 ...
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_3_x1 ...
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_4_x1 ...
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_5_x1 ...
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_6_x1 ...
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_7_x1 ...
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_7_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_0_x1 ...
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_1_x1 ...
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_2_x1 ...
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_3_x1 ...
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_0_x1 ...
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_1_x1 ...
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_2_x1 ...
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_3_x1 ...
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_4_x1 ...
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_4_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_5_x1 ...
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_5_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_6_x1 ...
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_6_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_7_x1 ...
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_7_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_0_x1 ...
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_1_x1 ...
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_2_x1 ...
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_3_x1 ...
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_4_x1 ...
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_4_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_5_x1 ...
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_5_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_6_x1 ...
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_6_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_7_x1 ...
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_7_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_3_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_4_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_5_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_6_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_7_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_6_x1 ...
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_6_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_5_x1 ...
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_5_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_4_x1 ...
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_4_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_3_x1 ...
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_3_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_2_x1 ...
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_1_x1 ...
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_0_x1 ...
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_x1 ...
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_serialize_x1 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_serialize_x1 
INFO-FLOW: Configuring Module : kernel0_x1 ...
Execute         set_default_model kernel0_x1 
Execute         apply_spec_resource_limit kernel0_x1 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: kernel0_x0.entry5 kernel0_x0.entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1.entry8 kernel0_x1.entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Preprocessing Module: kernel0_x0.entry5 ...
Execute         set_default_model kernel0_x0.entry5 
Execute         cdfg_preprocess -model kernel0_x0.entry5 
Execute         rtl_gen_preprocess kernel0_x0.entry5 
INFO-FLOW: Preprocessing Module: kernel0_x0.entry15 ...
Execute         set_default_model kernel0_x0.entry15 
Execute         cdfg_preprocess -model kernel0_x0.entry15 
Execute         rtl_gen_preprocess kernel0_x0.entry15 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_serialize_x0 ...
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model C_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_x0 ...
Execute         set_default_model C_IO_L3_in_x0 
Execute         cdfg_preprocess -model C_IO_L3_in_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_0_x0 ...
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_1_x0 ...
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_2_x0 ...
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_3_x0 ...
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_4_x0 ...
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_5_x0 ...
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_6_x0 ...
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_boundary_x0 ...
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_0_x0 ...
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_1_x0 ...
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_2_x0 ...
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_3_x0 ...
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_4_x0 ...
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_5_x0 ...
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_6_x0 ...
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_7_x0 ...
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_6_x0 ...
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_5_x0 ...
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_4_x0 ...
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_3_x0 ...
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_2_x0 ...
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_1_x0 ...
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_0_x0 ...
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_x0 ...
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Preprocessing Module: kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         cdfg_preprocess -model kernel0_x0 
Execute         rtl_gen_preprocess kernel0_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         cdfg_preprocess -model nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         cdfg_preprocess -model nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
INFO-FLOW: Preprocessing Module: kernel0_x1.entry8 ...
Execute         set_default_model kernel0_x1.entry8 
Execute         cdfg_preprocess -model kernel0_x1.entry8 
Execute         rtl_gen_preprocess kernel0_x1.entry8 
INFO-FLOW: Preprocessing Module: kernel0_x1.entry19 ...
Execute         set_default_model kernel0_x1.entry19 
Execute         cdfg_preprocess -model kernel0_x1.entry19 
Execute         rtl_gen_preprocess kernel0_x1.entry19 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_x1 ...
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_x1 ...
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_0_x1 ...
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_1_x1 ...
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_2_x1 ...
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_3_x1 ...
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_4_x1 ...
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_5_x1 ...
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_6_x1 ...
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_serialize_x1 ...
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model C_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_x1 ...
Execute         set_default_model C_IO_L3_in_x1 
Execute         cdfg_preprocess -model C_IO_L3_in_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_0_x1 ...
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_1_x1 ...
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_2_x1 ...
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_3_x1 ...
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_4_x1 ...
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_5_x1 ...
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_6_x1 ...
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_boundary_x1 ...
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_2_x1 ...
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_3_x1 ...
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_4_x1 ...
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_5_x1 ...
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_6_x1 ...
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_7_x1 ...
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_2_x1 ...
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_3_x1 ...
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_4_x1 ...
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_5_x1 ...
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_6_x1 ...
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_7_x1 ...
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_2_x1 ...
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_3_x1 ...
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_4_x1 ...
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_5_x1 ...
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_6_x1 ...
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_7_x1 ...
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_2_x1 ...
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_3_x1 ...
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_4_x1 ...
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_5_x1 ...
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_6_x1 ...
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_7_x1 ...
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_0_x1 ...
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_1_x1 ...
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_2_x1 ...
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_3_x1 ...
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_0_x1 ...
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_1_x1 ...
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_2_x1 ...
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_3_x1 ...
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_4_x1 ...
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_5_x1 ...
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_6_x1 ...
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_7_x1 ...
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_0_x1 ...
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_1_x1 ...
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_2_x1 ...
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_3_x1 ...
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_4_x1 ...
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_5_x1 ...
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_6_x1 ...
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_7_x1 ...
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_3_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_4_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_5_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_6_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_7_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_6_x1 ...
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_5_x1 ...
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_4_x1 ...
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_3_x1 ...
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_2_x1 ...
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_1_x1 ...
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_0_x1 ...
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_x1 ...
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_serialize_x1 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_serialize_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x1 
INFO-FLOW: Preprocessing Module: kernel0_x1 ...
Execute         set_default_model kernel0_x1 
Execute         cdfg_preprocess -model kernel0_x1 
Execute         rtl_gen_preprocess kernel0_x1 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: kernel0_x0.entry5 kernel0_x0.entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1.entry8 kernel0_x1.entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry5 
Execute         schedule -model kernel0_x0.entry5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 281.804 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry5.
Execute         set_default_model kernel0_x0.entry5 
Execute         bind -model kernel0_x0.entry5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.875 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry15 
Execute         schedule -model kernel0_x0.entry15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.920 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry15.
Execute         set_default_model kernel0_x0.entry15 
Execute         bind -model kernel0_x0.entry15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 282.012 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         schedule -model A_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 282.219 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_x0.
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         bind -model A_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 282.504 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x0 
Execute         schedule -model A_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 282.706 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x0.
Execute         set_default_model A_IO_L3_in_x0 
Execute         bind -model A_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 282.956 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         schedule -model A_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.062 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x0.
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         bind -model A_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 285.411 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         schedule -model A_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 286.506 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x0.
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         bind -model A_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 287.863 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         schedule -model A_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 288.957 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x0.
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         bind -model A_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 290.291 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         schedule -model A_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.183 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x0.
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         bind -model A_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.257 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         schedule -model B_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 292.498 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_x0.
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         bind -model B_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 292.847 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x0 
Execute         schedule -model B_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 293.015 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x0.
Execute         set_default_model B_IO_L3_in_x0 
Execute         bind -model B_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.239 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         schedule -model B_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 294.281 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_0_x0.
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         bind -model B_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 295.769 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         schedule -model B_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 296.810 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_1_x0.
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         bind -model B_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 298.296 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         schedule -model B_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 299.339 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_2_x0.
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         bind -model B_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 300.831 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         schedule -model B_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 301.874 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_3_x0.
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         bind -model B_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 303.365 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         schedule -model B_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 304.406 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_4_x0.
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         bind -model B_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 305.906 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         schedule -model B_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 306.949 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_5_x0.
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         bind -model B_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 308.440 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         schedule -model B_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 309.490 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_6_x0.
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         bind -model B_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 311.020 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         schedule -model B_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 311.956 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x0.
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         bind -model B_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 313.268 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         schedule -model C_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 313.367 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_serialize_x0.
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         bind -model C_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 313.452 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_x0 
Execute         schedule -model C_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 313.619 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_x0.
Execute         set_default_model C_IO_L3_in_x0 
Execute         bind -model C_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 313.840 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         schedule -model C_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 314.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_0_x0.
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         bind -model C_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 316.102 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         schedule -model C_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 317.133 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_1_x0.
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         bind -model C_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 318.366 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         schedule -model C_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 319.394 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_2_x0.
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         bind -model C_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 320.622 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         schedule -model C_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 321.653 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_3_x0.
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         bind -model C_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 322.891 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         schedule -model C_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 323.921 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_4_x0.
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         bind -model C_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 325.159 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         schedule -model C_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 326.190 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_5_x0.
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         bind -model C_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 327.431 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         schedule -model C_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 328.463 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_6_x0.
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         bind -model C_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 329.705 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         schedule -model C_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 330.606 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_boundary_x0.
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         bind -model C_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 331.643 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         schedule -model PE_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 332.467 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x0.
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         bind -model PE_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 333.618 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         schedule -model PE_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 334.447 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x0.
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         bind -model PE_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 335.596 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         schedule -model PE_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 336.438 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_2_x0.
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         bind -model PE_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 337.612 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         schedule -model PE_wrapper_0_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 338.451 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_3_x0.
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         bind -model PE_wrapper_0_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 339.621 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         schedule -model PE_wrapper_0_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 340.490 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_4_x0.
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         bind -model PE_wrapper_0_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 341.662 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         schedule -model PE_wrapper_0_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 342.503 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_5_x0.
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         bind -model PE_wrapper_0_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 343.677 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         schedule -model PE_wrapper_0_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 344.517 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_6_x0.
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         bind -model PE_wrapper_0_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 345.686 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         schedule -model PE_wrapper_0_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 346.530 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_7_x0.
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         bind -model PE_wrapper_0_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 347.704 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         schedule -model PE_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 348.523 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x0.
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         bind -model PE_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 349.675 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         schedule -model PE_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 350.496 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x0.
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         bind -model PE_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.677 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         schedule -model PE_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 352.523 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_2_x0.
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         bind -model PE_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 353.695 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         schedule -model PE_wrapper_1_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 354.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_3_x0.
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         bind -model PE_wrapper_1_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 355.707 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         schedule -model PE_wrapper_1_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 356.547 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_4_x0.
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         bind -model PE_wrapper_1_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 357.720 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         schedule -model PE_wrapper_1_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 358.561 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_5_x0.
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         bind -model PE_wrapper_1_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 359.731 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         schedule -model PE_wrapper_1_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 360.575 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_6_x0.
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         bind -model PE_wrapper_1_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 361.745 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         schedule -model PE_wrapper_1_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 362.587 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_7_x0.
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         bind -model PE_wrapper_1_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 363.767 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         schedule -model PE_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 364.589 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x0.
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         bind -model PE_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 365.738 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         schedule -model PE_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 366.557 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x0.
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         bind -model PE_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 367.709 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         schedule -model PE_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 368.579 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_2_x0.
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         bind -model PE_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 369.753 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         schedule -model PE_wrapper_2_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 370.593 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_3_x0.
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         bind -model PE_wrapper_2_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 371.763 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         schedule -model PE_wrapper_2_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 372.609 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_4_x0.
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         bind -model PE_wrapper_2_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 373.810 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         schedule -model PE_wrapper_2_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 374.650 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_5_x0.
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         bind -model PE_wrapper_2_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 375.819 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         schedule -model PE_wrapper_2_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 376.665 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_6_x0.
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         bind -model PE_wrapper_2_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 377.839 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         schedule -model PE_wrapper_2_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 378.680 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_7_x0.
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         bind -model PE_wrapper_2_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 379.848 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         schedule -model PE_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 380.673 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x0.
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         bind -model PE_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.823 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         schedule -model PE_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 382.646 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x0.
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         bind -model PE_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.805 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         schedule -model PE_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 384.650 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_2_x0.
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         bind -model PE_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 385.820 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         schedule -model PE_wrapper_3_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 386.659 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_3_x0.
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         bind -model PE_wrapper_3_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 387.827 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         schedule -model PE_wrapper_3_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 388.671 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_4_x0.
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         bind -model PE_wrapper_3_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 389.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         schedule -model PE_wrapper_3_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 390.683 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_5_x0.
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         bind -model PE_wrapper_3_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 391.849 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         schedule -model PE_wrapper_3_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 392.695 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_6_x0.
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         bind -model PE_wrapper_3_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 393.863 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         schedule -model PE_wrapper_3_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 394.737 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_7_x0.
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         bind -model PE_wrapper_3_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 395.907 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         schedule -model A_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 396.157 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_0_x0.
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         bind -model A_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 396.417 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         schedule -model A_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 396.635 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_1_x0.
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         bind -model A_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.898 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         schedule -model A_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 397.122 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_2_x0.
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         bind -model A_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.384 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         schedule -model A_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 397.603 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_3_x0.
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         bind -model A_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.866 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         schedule -model B_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 398.065 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_0_x0.
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         bind -model B_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 398.309 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         schedule -model B_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 398.505 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_1_x0.
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         bind -model B_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.751 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         schedule -model B_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 398.971 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_2_x0.
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         bind -model B_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 399.232 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         schedule -model B_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 399.450 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_3_x0.
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         bind -model B_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.709 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         schedule -model B_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 399.929 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_4_x0.
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         bind -model B_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 400.189 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         schedule -model B_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.409 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_5_x0.
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         bind -model B_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 400.699 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         schedule -model B_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 400.925 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_6_x0.
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         bind -model B_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 401.187 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         schedule -model B_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 401.402 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_7_x0.
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         bind -model B_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 401.664 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         schedule -model C_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 401.861 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_0_x0.
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         bind -model C_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 402.106 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         schedule -model C_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 402.303 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_1_x0.
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         bind -model C_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 402.547 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         schedule -model C_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 402.797 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_2_x0.
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         bind -model C_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 403.059 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         schedule -model C_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 403.275 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_3_x0.
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         bind -model C_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 403.536 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         schedule -model C_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 403.754 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_4_x0.
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         bind -model C_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 404.017 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         schedule -model C_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 404.236 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_5_x0.
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         bind -model C_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 404.495 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         schedule -model C_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 404.719 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_6_x0.
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         bind -model C_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 404.980 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         schedule -model C_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 405.199 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_7_x0.
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         bind -model C_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 405.461 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 405.800 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_0_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 406.333 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 406.766 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 407.380 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 407.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 408.458 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 408.924 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 409.538 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 409.908 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_1_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 410.410 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.841 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 411.454 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 411.917 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 412.532 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 413.004 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 413.619 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 414.038 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_2_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 414.560 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 415.007 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 415.672 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 416.126 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 416.793 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 417.274 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 417.939 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 418.297 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_3_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 418.819 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 419.267 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 419.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 420.399 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 421.063 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 421.512 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 422.186 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 422.542 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_4_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 423.068 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 423.514 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 424.180 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 424.632 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 425.301 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 425.752 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.417 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 426.777 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_5_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 427.301 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 427.756 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 428.479 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 428.935 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 429.600 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 430.052 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 430.717 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 431.074 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_6_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 431.598 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 432.045 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 432.714 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 433.165 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 433.832 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 434.293 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 434.990 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 435.347 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_7_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 435.869 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 436.325 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 436.990 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 437.442 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 438.109 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 438.561 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 439.225 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         schedule -model D_drain_IO_L2_out_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 439.398 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_boundary_x0.
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         bind -model D_drain_IO_L2_out_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 439.648 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         schedule -model D_drain_IO_L2_out_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 439.933 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_6_x0.
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         bind -model D_drain_IO_L2_out_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 440.279 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         schedule -model D_drain_IO_L2_out_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 440.573 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_5_x0.
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         bind -model D_drain_IO_L2_out_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 440.919 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         schedule -model D_drain_IO_L2_out_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 441.203 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_4_x0.
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         bind -model D_drain_IO_L2_out_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 441.578 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         schedule -model D_drain_IO_L2_out_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 441.861 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_3_x0.
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         bind -model D_drain_IO_L2_out_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 442.208 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         schedule -model D_drain_IO_L2_out_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 442.493 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_2_x0.
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         bind -model D_drain_IO_L2_out_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 442.840 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         schedule -model D_drain_IO_L2_out_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 443.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_1_x0.
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         bind -model D_drain_IO_L2_out_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 443.468 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         schedule -model D_drain_IO_L2_out_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 443.754 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_0_x0.
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         bind -model D_drain_IO_L2_out_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 444.100 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         schedule -model D_drain_IO_L3_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 444.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_x0.
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         bind -model D_drain_IO_L3_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 444.542 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         schedule -model D_drain_IO_L3_out_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 444.647 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_serialize_x0.
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         bind -model D_drain_IO_L3_out_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 444.781 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0 
Execute         schedule -model kernel0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_0_x0 (from C_IO_L2_in_0_x0_U0 to PE_wrapper_0_0_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_1_x0 (from C_IO_L2_in_1_x0_U0 to PE_wrapper_0_1_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_2_x0 (from C_IO_L2_in_2_x0_U0 to PE_wrapper_0_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_3_x0 (from C_IO_L2_in_3_x0_U0 to PE_wrapper_0_3_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_4_x0 (from C_IO_L2_in_4_x0_U0 to PE_wrapper_0_4_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_5_x0 (from C_IO_L2_in_5_x0_U0 to PE_wrapper_0_5_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_6_x0 (from C_IO_L2_in_6_x0_U0 to PE_wrapper_0_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_7_x0 (from C_IO_L2_in_boundary_x0_U0 to PE_wrapper_0_7_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_2_x0 (from PE_wrapper_0_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_3_x0 (from PE_wrapper_0_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_4_x0 (from PE_wrapper_0_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_5_x0 (from PE_wrapper_0_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_6_x0 (from PE_wrapper_0_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_7_x0 (from PE_wrapper_0_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_2_x0 (from PE_wrapper_1_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_3_x0 (from PE_wrapper_1_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_4_x0 (from PE_wrapper_1_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_5_x0 (from PE_wrapper_1_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_6_x0 (from PE_wrapper_1_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_7_x0 (from PE_wrapper_1_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_2_x0 (from PE_wrapper_2_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_3_x0 (from PE_wrapper_2_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_4_x0 (from PE_wrapper_2_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_5_x0 (from PE_wrapper_2_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_6_x0 (from PE_wrapper_2_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_7_x0 (from PE_wrapper_2_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_0_0_x0 (from D_drain_IO_L1_out_wrapper_0_0_x0_U0 to D_drain_IO_L2_out_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_1_0_x0 (from D_drain_IO_L1_out_wrapper_1_0_x0_U0 to D_drain_IO_L2_out_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_2_0_x0 (from D_drain_IO_L1_out_wrapper_2_0_x0_U0 to D_drain_IO_L2_out_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_3_0_x0 (from D_drain_IO_L1_out_wrapper_3_0_x0_U0 to D_drain_IO_L2_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_4_0_x0 (from D_drain_IO_L1_out_wrapper_4_0_x0_U0 to D_drain_IO_L2_out_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_5_0_x0 (from D_drain_IO_L1_out_wrapper_5_0_x0_U0 to D_drain_IO_L2_out_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_6_0_x0 (from D_drain_IO_L1_out_wrapper_6_0_x0_U0 to D_drain_IO_L2_out_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.19 seconds; current allocated memory: 446.642 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.
Execute         set_default_model kernel0_x0 
Execute         bind -model kernel0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 31.09 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.25 seconds. CPU system time: 0 seconds. Elapsed time: 31.25 seconds; current allocated memory: 451.747 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.45 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x0 
Execute         schedule -model nondf_kernel_cov_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0 seconds. Elapsed time: 6.69 seconds; current allocated memory: 452.291 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x0.
Execute         set_default_model nondf_kernel_cov_x0 
Execute         bind -model nondf_kernel_cov_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 452.907 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x1 
Execute         schedule -model nondf_kernel_cov_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 453.422 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x1.
Execute         set_default_model nondf_kernel_cov_x1 
Execute         bind -model nondf_kernel_cov_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 454.035 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1.entry8 
Execute         schedule -model kernel0_x1.entry8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 454.075 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.entry8.
Execute         set_default_model kernel0_x1.entry8 
Execute         bind -model kernel0_x1.entry8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 454.142 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.entry8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1_entry19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1.entry19 
Execute         schedule -model kernel0_x1.entry19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 454.186 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.entry19.
Execute         set_default_model kernel0_x1.entry19 
Execute         bind -model kernel0_x1.entry19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 454.276 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.entry19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         schedule -model A_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 454.356 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_x1.
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         bind -model A_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 454.445 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x1 
Execute         schedule -model A_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 454.646 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x1.
Execute         set_default_model A_IO_L3_in_x1 
Execute         bind -model A_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 454.893 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         schedule -model A_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 455.984 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x1.
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         bind -model A_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 457.341 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         schedule -model A_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 458.437 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x1.
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         bind -model A_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 459.764 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         schedule -model A_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 460.859 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x1.
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         bind -model A_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 462.193 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         schedule -model A_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 463.088 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x1.
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         bind -model A_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 464.154 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         schedule -model B_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 464.259 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_x1.
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         bind -model B_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 464.406 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x1 
Execute         schedule -model B_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 464.573 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x1.
Execute         set_default_model B_IO_L3_in_x1 
Execute         bind -model B_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 464.799 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         schedule -model B_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 465.845 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_0_x1.
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         bind -model B_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 467.332 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         schedule -model B_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 468.373 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_1_x1.
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         bind -model B_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 469.863 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         schedule -model B_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 470.903 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_2_x1.
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         bind -model B_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 472.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         schedule -model B_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 473.435 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_3_x1.
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         bind -model B_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 474.926 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         schedule -model B_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 475.968 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_4_x1.
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         bind -model B_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 477.463 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         schedule -model B_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 478.504 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_5_x1.
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         bind -model B_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 479.999 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         schedule -model B_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 481.042 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_6_x1.
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         bind -model B_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 482.541 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         schedule -model B_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 483.483 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x1.
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         bind -model B_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 484.788 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         schedule -model C_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 485.008 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_serialize_x1.
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         bind -model C_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 485.330 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_x1 
Execute         schedule -model C_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 485.497 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_x1.
Execute         set_default_model C_IO_L3_in_x1 
Execute         bind -model C_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 485.745 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         schedule -model C_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 486.775 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_0_x1.
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         bind -model C_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 488.003 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         schedule -model C_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 489.034 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_1_x1.
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         bind -model C_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 490.271 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         schedule -model C_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 491.302 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_2_x1.
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         bind -model C_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 492.538 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         schedule -model C_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 493.567 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_3_x1.
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         bind -model C_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 494.807 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         schedule -model C_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 495.835 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_4_x1.
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         bind -model C_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 497.073 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         schedule -model C_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 498.101 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_5_x1.
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         bind -model C_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 499.337 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         schedule -model C_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 500.369 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_6_x1.
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         bind -model C_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 501.609 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         schedule -model C_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 502.481 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_boundary_x1.
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         bind -model C_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 503.518 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         schedule -model PE_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 504.340 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x1.
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         bind -model PE_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 505.485 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         schedule -model PE_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 506.311 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x1.
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         bind -model PE_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 507.454 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         schedule -model PE_wrapper_0_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 508.321 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_2_x1.
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         bind -model PE_wrapper_0_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 509.495 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         schedule -model PE_wrapper_0_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 510.334 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_3_x1.
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         bind -model PE_wrapper_0_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 511.498 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         schedule -model PE_wrapper_0_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 512.342 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_4_x1.
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         bind -model PE_wrapper_0_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 513.539 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         schedule -model PE_wrapper_0_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 514.379 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_5_x1.
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         bind -model PE_wrapper_0_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 515.550 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         schedule -model PE_wrapper_0_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 516.390 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_6_x1.
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         bind -model PE_wrapper_0_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 517.556 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         schedule -model PE_wrapper_0_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 518.399 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_7_x1.
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         bind -model PE_wrapper_0_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 519.572 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         schedule -model PE_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 520.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x1.
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         bind -model PE_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 521.544 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         schedule -model PE_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 522.363 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x1.
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         bind -model PE_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 523.512 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         schedule -model PE_wrapper_1_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 524.354 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_2_x1.
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         bind -model PE_wrapper_1_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 525.525 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         schedule -model PE_wrapper_1_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 526.365 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_3_x1.
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         bind -model PE_wrapper_1_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 527.533 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         schedule -model PE_wrapper_1_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 528.376 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_4_x1.
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         bind -model PE_wrapper_1_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 529.574 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         schedule -model PE_wrapper_1_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 530.415 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_5_x1.
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         bind -model PE_wrapper_1_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 531.579 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         schedule -model PE_wrapper_1_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 532.422 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_6_x1.
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         bind -model PE_wrapper_1_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 533.587 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         schedule -model PE_wrapper_1_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 534.433 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_7_x1.
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         bind -model PE_wrapper_1_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 535.607 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         schedule -model PE_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 536.429 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x1.
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         bind -model PE_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 537.573 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         schedule -model PE_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 538.397 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x1.
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         bind -model PE_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 539.544 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         schedule -model PE_wrapper_2_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 540.388 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_2_x1.
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         bind -model PE_wrapper_2_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 541.586 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         schedule -model PE_wrapper_2_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 542.427 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_3_x1.
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         bind -model PE_wrapper_2_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 543.599 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         schedule -model PE_wrapper_2_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 544.438 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_4_x1.
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         bind -model PE_wrapper_2_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 545.605 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         schedule -model PE_wrapper_2_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 546.445 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_5_x1.
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         bind -model PE_wrapper_2_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 547.614 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         schedule -model PE_wrapper_2_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 548.458 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_6_x1.
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         bind -model PE_wrapper_2_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 549.623 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         schedule -model PE_wrapper_2_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 550.466 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_7_x1.
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         bind -model PE_wrapper_2_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 551.668 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         schedule -model PE_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 552.492 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x1.
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         bind -model PE_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 553.644 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         schedule -model PE_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 554.466 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x1.
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         bind -model PE_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 555.614 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         schedule -model PE_wrapper_3_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 556.458 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_2_x1.
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         bind -model PE_wrapper_3_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 557.626 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         schedule -model PE_wrapper_3_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 558.468 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_3_x1.
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         bind -model PE_wrapper_3_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 559.637 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         schedule -model PE_wrapper_3_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.476 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_4_x1.
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         bind -model PE_wrapper_3_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 561.642 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         schedule -model PE_wrapper_3_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 562.483 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_5_x1.
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         bind -model PE_wrapper_3_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 563.647 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         schedule -model PE_wrapper_3_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 564.493 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_6_x1.
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         bind -model PE_wrapper_3_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 565.659 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         schedule -model PE_wrapper_3_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 566.502 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_7_x1.
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         bind -model PE_wrapper_3_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 567.675 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         schedule -model A_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 567.931 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_0_x1.
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         bind -model A_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 568.196 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         schedule -model A_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 568.412 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_1_x1.
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         bind -model A_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 568.676 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         schedule -model A_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 568.923 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_2_x1.
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         bind -model A_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.183 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         schedule -model A_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.406 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_3_x1.
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         bind -model A_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.669 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         schedule -model B_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.867 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_0_x1.
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         bind -model B_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 570.111 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         schedule -model B_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 570.306 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_1_x1.
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         bind -model B_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 570.551 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         schedule -model B_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 570.771 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_2_x1.
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         bind -model B_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 571.045 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         schedule -model B_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 571.263 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_3_x1.
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         bind -model B_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 571.523 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         schedule -model B_PE_dummy_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 571.743 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_4_x1.
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         bind -model B_PE_dummy_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.003 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         schedule -model B_PE_dummy_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 572.220 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_5_x1.
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         bind -model B_PE_dummy_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.481 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         schedule -model B_PE_dummy_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 572.700 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_6_x1.
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         bind -model B_PE_dummy_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.963 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         schedule -model B_PE_dummy_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.185 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_7_x1.
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         bind -model B_PE_dummy_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 573.448 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         schedule -model C_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 573.642 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_0_x1.
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         bind -model C_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 573.917 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         schedule -model C_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.115 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_1_x1.
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         bind -model C_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 574.360 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         schedule -model C_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 574.607 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_2_x1.
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         bind -model C_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 574.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         schedule -model C_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 575.086 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_3_x1.
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         bind -model C_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 575.346 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         schedule -model C_PE_dummy_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 575.563 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_4_x1.
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         bind -model C_PE_dummy_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 575.825 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         schedule -model C_PE_dummy_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 576.044 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_5_x1.
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         bind -model C_PE_dummy_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 576.306 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         schedule -model C_PE_dummy_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 576.525 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_6_x1.
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         bind -model C_PE_dummy_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 576.786 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         schedule -model C_PE_dummy_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 577.010 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_7_x1.
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         bind -model C_PE_dummy_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 577.271 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 577.610 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_0_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 578.115 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 578.547 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 579.160 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 579.624 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 580.238 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 580.704 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 581.346 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 581.716 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_1_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 582.218 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 582.649 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 583.263 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.727 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 584.342 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 584.815 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 585.427 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 585.849 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_2_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 586.372 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 586.819 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 587.481 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 587.930 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 588.599 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 589.058 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 589.722 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 590.080 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_3_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 590.602 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 591.053 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 591.718 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 592.209 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 592.874 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 593.325 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 593.986 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 594.345 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_4_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 594.869 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 595.316 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 595.983 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 596.433 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 597.099 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 597.553 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 598.216 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 598.579 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_5_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 599.101 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 599.556 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 600.219 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 600.698 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 601.364 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 601.814 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 602.479 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 602.839 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_6_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 603.389 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 603.840 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 604.505 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 604.957 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 605.623 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 606.081 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 606.745 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 607.104 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_7_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 607.625 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 608.078 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 608.743 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 609.198 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 609.864 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 610.315 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 610.979 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         schedule -model D_drain_IO_L2_out_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 611.158 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_boundary_x1.
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         bind -model D_drain_IO_L2_out_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 611.378 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         schedule -model D_drain_IO_L2_out_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 611.660 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_6_x1.
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         bind -model D_drain_IO_L2_out_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 612.005 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         schedule -model D_drain_IO_L2_out_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 612.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_5_x1.
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         bind -model D_drain_IO_L2_out_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 612.641 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         schedule -model D_drain_IO_L2_out_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 612.924 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_4_x1.
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         bind -model D_drain_IO_L2_out_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 613.298 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         schedule -model D_drain_IO_L2_out_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 613.613 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_3_x1.
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         bind -model D_drain_IO_L2_out_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 613.959 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         schedule -model D_drain_IO_L2_out_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 614.242 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_2_x1.
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         bind -model D_drain_IO_L2_out_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 614.587 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         schedule -model D_drain_IO_L2_out_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 614.872 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_1_x1.
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         bind -model D_drain_IO_L2_out_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 615.215 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         schedule -model D_drain_IO_L2_out_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 615.504 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_0_x1.
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         bind -model D_drain_IO_L2_out_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 615.848 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         schedule -model D_drain_IO_L3_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 616.052 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_x1.
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         bind -model D_drain_IO_L3_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 616.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         schedule -model D_drain_IO_L3_out_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 616.576 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_serialize_x1.
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         bind -model D_drain_IO_L3_out_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 616.951 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1 
Execute         schedule -model kernel0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_0_0_x1 (from A_IO_L2_in_0_x1_U0 to PE_wrapper_0_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_1_0_x1 (from A_IO_L2_in_1_x1_U0 to PE_wrapper_1_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_2_0_x1 (from A_IO_L2_in_2_x1_U0 to PE_wrapper_2_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_3_0_x1 (from A_IO_L2_in_boundary_x1_U0 to PE_wrapper_3_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_0_x1 (from B_IO_L2_in_0_x1_U0 to PE_wrapper_0_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_1_x1 (from B_IO_L2_in_1_x1_U0 to PE_wrapper_0_1_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_2_x1 (from B_IO_L2_in_2_x1_U0 to PE_wrapper_0_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_3_x1 (from B_IO_L2_in_3_x1_U0 to PE_wrapper_0_3_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_4_x1 (from B_IO_L2_in_4_x1_U0 to PE_wrapper_0_4_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_5_x1 (from B_IO_L2_in_5_x1_U0 to PE_wrapper_0_5_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_6_x1 (from B_IO_L2_in_6_x1_U0 to PE_wrapper_0_6_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_7_x1 (from B_IO_L2_in_boundary_x1_U0 to PE_wrapper_0_7_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_0_x1 (from PE_wrapper_0_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_1_x1 (from PE_wrapper_0_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_2_x1 (from PE_wrapper_0_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_3_x1 (from PE_wrapper_0_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_4_x1 (from PE_wrapper_0_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_5_x1 (from PE_wrapper_0_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_6_x1 (from PE_wrapper_0_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_7_x1 (from PE_wrapper_0_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_0_x1 (from PE_wrapper_1_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_1_x1 (from PE_wrapper_1_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_2_x1 (from PE_wrapper_1_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_3_x1 (from PE_wrapper_1_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_4_x1 (from PE_wrapper_1_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_5_x1 (from PE_wrapper_1_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_6_x1 (from PE_wrapper_1_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_7_x1 (from PE_wrapper_1_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_0_x1 (from PE_wrapper_2_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_1_x1 (from PE_wrapper_2_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_2_x1 (from PE_wrapper_2_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_3_x1 (from PE_wrapper_2_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_4_x1 (from PE_wrapper_2_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_5_x1 (from PE_wrapper_2_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_6_x1 (from PE_wrapper_2_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_7_x1 (from PE_wrapper_2_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_0_0_x1 (from D_drain_IO_L1_out_wrapper_0_0_x1_U0 to D_drain_IO_L2_out_0_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_1_0_x1 (from D_drain_IO_L1_out_wrapper_1_0_x1_U0 to D_drain_IO_L2_out_1_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_2_0_x1 (from D_drain_IO_L1_out_wrapper_2_0_x1_U0 to D_drain_IO_L2_out_2_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_3_0_x1 (from D_drain_IO_L1_out_wrapper_3_0_x1_U0 to D_drain_IO_L2_out_3_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_4_0_x1 (from D_drain_IO_L1_out_wrapper_4_0_x1_U0 to D_drain_IO_L2_out_4_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_5_0_x1 (from D_drain_IO_L1_out_wrapper_5_0_x1_U0 to D_drain_IO_L2_out_5_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_6_0_x1 (from D_drain_IO_L1_out_wrapper_6_0_x1_U0 to D_drain_IO_L2_out_6_x1_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 618.811 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.
Execute         set_default_model kernel0_x1 
Execute         bind -model kernel0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 30.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 30.5 seconds; current allocated memory: 623.920 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.46 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.64 seconds. CPU system time: 0 seconds. Elapsed time: 6.65 seconds; current allocated memory: 624.007 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 17.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.4 seconds; current allocated memory: 624.219 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 13.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0_x0.entry5 
Execute         rtl_gen_preprocess kernel0_x0.entry15 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess kernel0_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess kernel0_x1.entry8 
Execute         rtl_gen_preprocess kernel0_x1.entry19 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x1 
Execute         rtl_gen_preprocess kernel0_x1 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: kernel0_x0.entry5 kernel0_x0.entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1.entry8 kernel0_x1.entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry5 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.29 seconds. CPU system time: 0 seconds. Elapsed time: 13.29 seconds; current allocated memory: 624.526 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry5 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x0_entry5 
Execute         gen_rtl kernel0_x0.entry5 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x0_entry5 
Execute         syn_report -csynth -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_entry5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_entry5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry5 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.adb 
Execute         gen_tb_info kernel0_x0.entry5 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry15 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 625.013 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry15 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x0_entry15 
Execute         gen_rtl kernel0_x0.entry15 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x0_entry15 
Execute         syn_report -csynth -model kernel0_x0.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_entry15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_entry15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry15 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.adb 
Execute         gen_tb_info kernel0_x0.entry15 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 626.126 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L3_in_serialize_x0 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info A_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 627.198 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L3_in_x0 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L3_in_x0 
Execute         syn_report -csynth -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.adb 
Execute         gen_tb_info A_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 630.047 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_0_x0 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_0_x0 
Execute         syn_report -csynth -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model A_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.adb 
Execute         gen_tb_info A_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 637.517 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_1_x0 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_1_x0 
Execute         syn_report -csynth -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model A_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.adb 
Execute         gen_tb_info A_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 644.957 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_2_x0 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_2_x0 
Execute         syn_report -csynth -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model A_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.adb 
Execute         gen_tb_info A_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 652.153 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x0 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model A_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 657.623 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L3_in_serialize_x0 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info B_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 658.811 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L3_in_x0 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L3_in_x0 
Execute         syn_report -csynth -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.adb 
Execute         gen_tb_info B_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 661.410 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_0_x0 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_0_x0 
Execute         syn_report -csynth -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.adb 
Execute         gen_tb_info B_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 668.422 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_1_x0 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_1_x0 
Execute         syn_report -csynth -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.adb 
Execute         gen_tb_info B_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 675.373 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_2_x0 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_2_x0 
Execute         syn_report -csynth -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.adb 
Execute         gen_tb_info B_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 682.471 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_3_x0 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_3_x0 
Execute         syn_report -csynth -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.adb 
Execute         gen_tb_info B_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 689.476 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_4_x0 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_4_x0 
Execute         syn_report -csynth -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.adb 
Execute         gen_tb_info B_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 696.446 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_5_x0 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_5_x0 
Execute         syn_report -csynth -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.adb 
Execute         gen_tb_info B_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 703.450 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_6_x0 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_6_x0 
Execute         syn_report -csynth -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.adb 
Execute         gen_tb_info B_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 710.245 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x0 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model B_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 715.187 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L3_in_serialize_x0 
Execute         gen_rtl C_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info C_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 715.951 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L3_in_x0 
Execute         gen_rtl C_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L3_in_x0 
Execute         syn_report -csynth -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.adb 
Execute         gen_tb_info C_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 718.526 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_0_x0 
Execute         gen_rtl C_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_0_x0 
Execute         syn_report -csynth -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.adb 
Execute         gen_tb_info C_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 725.575 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_1_x0 
Execute         gen_rtl C_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_1_x0 
Execute         syn_report -csynth -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.adb 
Execute         gen_tb_info C_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 732.546 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_2_x0 
Execute         gen_rtl C_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_2_x0 
Execute         syn_report -csynth -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.adb 
Execute         gen_tb_info C_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 739.541 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_3_x0 
Execute         gen_rtl C_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_3_x0 
Execute         syn_report -csynth -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model C_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.adb 
Execute         gen_tb_info C_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 746.514 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_4_x0 
Execute         gen_rtl C_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_4_x0 
Execute         syn_report -csynth -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model C_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info C_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 753.508 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_5_x0 
Execute         gen_rtl C_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_5_x0 
Execute         syn_report -csynth -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -model C_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.adb 
Execute         gen_tb_info C_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 760.505 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_6_x0 
Execute         gen_rtl C_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_6_x0 
Execute         syn_report -csynth -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.adb 
Execute         gen_tb_info C_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 767.264 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_boundary_x0 
Execute         gen_rtl C_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model C_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info C_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 773.148 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_0_x0 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_0_x0 
Execute         syn_report -csynth -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.adb 
Execute         gen_tb_info PE_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 778.653 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_1_x0 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_1_x0 
Execute         syn_report -csynth -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.adb 
Execute         gen_tb_info PE_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 784.187 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_2_x0 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_2_x0 
Execute         syn_report -csynth -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.adb 
Execute         gen_tb_info PE_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 789.828 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_3_x0 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_3_x0 
Execute         syn_report -csynth -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.adb 
Execute         gen_tb_info PE_wrapper_0_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 795.465 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_4_x0 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_4_x0 
Execute         syn_report -csynth -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.adb 
Execute         gen_tb_info PE_wrapper_0_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 801.104 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_5_x0 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_5_x0 
Execute         syn_report -csynth -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.adb 
Execute         gen_tb_info PE_wrapper_0_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 806.745 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_6_x0 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_6_x0 
Execute         syn_report -csynth -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.adb 
Execute         gen_tb_info PE_wrapper_0_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 812.356 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_7_x0 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_7_x0 
Execute         syn_report -csynth -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.adb 
Execute         gen_tb_info PE_wrapper_0_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 817.993 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_0_x0 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_0_x0 
Execute         syn_report -csynth -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.adb 
Execute         gen_tb_info PE_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 823.499 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_1_x0 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_1_x0 
Execute         syn_report -csynth -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.adb 
Execute         gen_tb_info PE_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 829.032 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_2_x0 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_2_x0 
Execute         syn_report -csynth -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.adb 
Execute         gen_tb_info PE_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 834.672 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_3_x0 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_3_x0 
Execute         syn_report -csynth -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_1_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.adb 
Execute         gen_tb_info PE_wrapper_1_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 840.312 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_4_x0 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_4_x0 
Execute         syn_report -csynth -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.adb 
Execute         gen_tb_info PE_wrapper_1_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 845.948 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_5_x0 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_5_x0 
Execute         syn_report -csynth -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_1_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.adb 
Execute         gen_tb_info PE_wrapper_1_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 851.588 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_6_x0 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_6_x0 
Execute         syn_report -csynth -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_1_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.adb 
Execute         gen_tb_info PE_wrapper_1_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 857.198 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_7_x0 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_7_x0 
Execute         syn_report -csynth -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.adb 
Execute         gen_tb_info PE_wrapper_1_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 862.835 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_0_x0 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_0_x0 
Execute         syn_report -csynth -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.adb 
Execute         gen_tb_info PE_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 868.307 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_1_x0 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_1_x0 
Execute         syn_report -csynth -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.adb 
Execute         gen_tb_info PE_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 873.873 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_2_x0 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_2_x0 
Execute         syn_report -csynth -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.adb 
Execute         gen_tb_info PE_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 879.512 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_3_x0 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_3_x0 
Execute         syn_report -csynth -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.adb 
Execute         gen_tb_info PE_wrapper_2_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 885.121 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_4_x0 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_4_x0 
Execute         syn_report -csynth -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.adb 
Execute         gen_tb_info PE_wrapper_2_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 890.762 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_5_x0 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_5_x0 
Execute         syn_report -csynth -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.adb 
Execute         gen_tb_info PE_wrapper_2_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 896.400 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_6_x0 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_6_x0 
Execute         syn_report -csynth -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.adb 
Execute         gen_tb_info PE_wrapper_2_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 902.036 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_7_x0 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_7_x0 
Execute         syn_report -csynth -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.adb 
Execute         gen_tb_info PE_wrapper_2_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 907.673 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_0_x0 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_0_x0 
Execute         syn_report -csynth -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.adb 
Execute         gen_tb_info PE_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 913.155 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_1_x0 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_1_x0 
Execute         syn_report -csynth -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.adb 
Execute         gen_tb_info PE_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 918.719 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_2_x0 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_2_x0 
Execute         syn_report -csynth -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.adb 
Execute         gen_tb_info PE_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 924.327 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_3_x0 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_3_x0 
Execute         syn_report -csynth -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.adb 
Execute         gen_tb_info PE_wrapper_3_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 929.964 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_4_x0 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_4_x0 
Execute         syn_report -csynth -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_3_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.adb 
Execute         gen_tb_info PE_wrapper_3_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 935.601 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_5_x0 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_5_x0 
Execute         syn_report -csynth -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_3_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.adb 
Execute         gen_tb_info PE_wrapper_3_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 941.238 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_6_x0 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_6_x0 
Execute         syn_report -csynth -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.adb 
Execute         gen_tb_info PE_wrapper_3_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 946.872 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_7_x0 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_7_x0 
Execute         syn_report -csynth -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.adb 
Execute         gen_tb_info PE_wrapper_3_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 951.455 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_0_x0 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 952.995 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_1_x0 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 954.591 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_2_x0 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 956.102 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_3_x0 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 957.673 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_0_x0 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 959.083 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_1_x0 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 960.578 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_2_x0 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 962.118 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_3_x0 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 963.685 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_4_x0 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 965.223 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_5_x0 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 966.792 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_6_x0 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 968.362 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_7_x0 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 969.905 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_0_x0 
Execute         gen_rtl C_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 971.315 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_1_x0 
Execute         gen_rtl C_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 972.809 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_2_x0 
Execute         gen_rtl C_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 974.378 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_3_x0 
Execute         gen_rtl C_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 975.916 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_4_x0 
Execute         gen_rtl C_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 977.456 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_5_x0 
Execute         gen_rtl C_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 979.025 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_6_x0 
Execute         gen_rtl C_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 980.593 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_7_x0 
Execute         gen_rtl C_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 982.401 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 985.073 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 988.246 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 991.364 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 994.353 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 997.056 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1000.202 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1003.347 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1006.395 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1009.199 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1012.494 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1015.807 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1018.993 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1021.871 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.001 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.004 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.008 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.010 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.014 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.017 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.020 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.023 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.026 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.030 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.033 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.035 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.039 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.042 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.045 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.048 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.051 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.054 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.057 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_boundary_x0 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_boundary_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.059 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_6_x0 
Execute         gen_rtl D_drain_IO_L2_out_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_6_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.061 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_5_x0 
Execute         gen_rtl D_drain_IO_L2_out_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_5_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.063 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_4_x0 
Execute         gen_rtl D_drain_IO_L2_out_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_4_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.065 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_3_x0 
Execute         gen_rtl D_drain_IO_L2_out_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_3_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.067 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_2_x0 
Execute         gen_rtl D_drain_IO_L2_out_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.069 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_1_x0 
Execute         gen_rtl D_drain_IO_L2_out_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.071 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_0_x0 
Execute         gen_rtl D_drain_IO_L2_out_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.073 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L3_out_x0 
Execute         gen_rtl D_drain_IO_L3_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L3_out_x0 
Execute         syn_report -csynth -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.adb 
Execute         gen_tb_info D_drain_IO_L3_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.074 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L3_out_serialize_x0 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L3_out_serialize_x0 
Execute         syn_report -csynth -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.adb 
Execute         gen_tb_info D_drain_IO_L3_out_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0'.
Command         create_rtl_model done; 1.89 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.086 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x0 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x0 
Execute         syn_report -csynth -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         syn_report -rtlxml -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.76 sec.
Execute         db_write -model kernel0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info kernel0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x0'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.75 seconds; current allocated memory: 1.097 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_nondf_kernel_cov_x0 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_nondf_kernel_cov_x0 
Execute         syn_report -csynth -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/nondf_kernel_cov_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/nondf_kernel_cov_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model nondf_kernel_cov_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.adb 
Execute         gen_tb_info nondf_kernel_cov_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.100 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_nondf_kernel_cov_x1 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_nondf_kernel_cov_x1 
Execute         syn_report -csynth -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/nondf_kernel_cov_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/nondf_kernel_cov_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model nondf_kernel_cov_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.adb 
Execute         gen_tb_info nondf_kernel_cov_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1.entry8 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1_entry8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.103 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1.entry8 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x1_entry8 
Execute         gen_rtl kernel0_x1.entry8 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x1_entry8 
Execute         syn_report -csynth -model kernel0_x1.entry8 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_entry8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x1.entry8 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_entry8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x1.entry8 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x1.entry8 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.adb 
Execute         gen_tb_info kernel0_x1.entry8 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1_entry19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1.entry19 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1_entry19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.104 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1.entry19 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x1_entry19 
Execute         gen_rtl kernel0_x1.entry19 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x1_entry19 
Execute         syn_report -csynth -model kernel0_x1.entry19 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_entry19_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x1.entry19 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_entry19_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x1.entry19 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x1.entry19 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.adb 
Execute         gen_tb_info kernel0_x1.entry19 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.104 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L3_in_serialize_x1 
Execute         gen_rtl A_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info A_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.105 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L3_in_x1 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L3_in_x1 
Execute         syn_report -csynth -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.adb 
Execute         gen_tb_info A_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.108 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_0_x1 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_0_x1 
Execute         syn_report -csynth -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.adb 
Execute         gen_tb_info A_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.115 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_1_x1 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_1_x1 
Execute         syn_report -csynth -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.adb 
Execute         gen_tb_info A_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.123 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_2_x1 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_2_x1 
Execute         syn_report -csynth -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.adb 
Execute         gen_tb_info A_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.130 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x1 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model A_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.135 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L3_in_serialize_x1 
Execute         gen_rtl B_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info B_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.136 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L3_in_x1 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L3_in_x1 
Execute         syn_report -csynth -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.adb 
Execute         gen_tb_info B_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.138 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_0_x1 
Execute         gen_rtl B_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_0_x1 
Execute         syn_report -csynth -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.adb 
Execute         gen_tb_info B_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.145 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_1_x1 
Execute         gen_rtl B_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_1_x1 
Execute         syn_report -csynth -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model B_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.adb 
Execute         gen_tb_info B_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.152 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_2_x1 
Execute         gen_rtl B_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_2_x1 
Execute         syn_report -csynth -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.adb 
Execute         gen_tb_info B_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.159 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_3_x1 
Execute         gen_rtl B_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_3_x1 
Execute         syn_report -csynth -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.adb 
Execute         gen_tb_info B_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.166 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_4_x1 
Execute         gen_rtl B_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_4_x1 
Execute         syn_report -csynth -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.adb 
Execute         gen_tb_info B_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.173 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_5_x1 
Execute         gen_rtl B_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_5_x1 
Execute         syn_report -csynth -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.adb 
Execute         gen_tb_info B_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.180 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_6_x1 
Execute         gen_rtl B_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_6_x1 
Execute         syn_report -csynth -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.adb 
Execute         gen_tb_info B_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.187 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x1 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model B_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.192 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L3_in_serialize_x1 
Execute         gen_rtl C_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info C_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.193 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L3_in_x1 
Execute         gen_rtl C_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L3_in_x1 
Execute         syn_report -csynth -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.adb 
Execute         gen_tb_info C_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.196 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_0_x1 
Execute         gen_rtl C_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_0_x1 
Execute         syn_report -csynth -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.adb 
Execute         gen_tb_info C_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.203 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_1_x1 
Execute         gen_rtl C_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_1_x1 
Execute         syn_report -csynth -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.adb 
Execute         gen_tb_info C_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.210 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_2_x1 
Execute         gen_rtl C_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_2_x1 
Execute         syn_report -csynth -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.adb 
Execute         gen_tb_info C_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.217 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_3_x1 
Execute         gen_rtl C_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_3_x1 
Execute         syn_report -csynth -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.adb 
Execute         gen_tb_info C_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.223 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_4_x1 
Execute         gen_rtl C_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_4_x1 
Execute         syn_report -csynth -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.adb 
Execute         gen_tb_info C_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.230 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_5_x1 
Execute         gen_rtl C_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_5_x1 
Execute         syn_report -csynth -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.adb 
Execute         gen_tb_info C_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.237 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_6_x1 
Execute         gen_rtl C_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_6_x1 
Execute         syn_report -csynth -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.adb 
Execute         gen_tb_info C_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.244 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_IO_L2_in_boundary_x1 
Execute         gen_rtl C_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model C_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info C_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.250 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_0_x1 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_0_x1 
Execute         syn_report -csynth -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.adb 
Execute         gen_tb_info PE_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.255 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_1_x1 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_1_x1 
Execute         syn_report -csynth -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.adb 
Execute         gen_tb_info PE_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.261 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_2_x1 
Execute         gen_rtl PE_wrapper_0_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_2_x1 
Execute         syn_report -csynth -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.adb 
Execute         gen_tb_info PE_wrapper_0_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.266 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_3_x1 
Execute         gen_rtl PE_wrapper_0_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_3_x1 
Execute         syn_report -csynth -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.adb 
Execute         gen_tb_info PE_wrapper_0_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.272 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_4_x1 
Execute         gen_rtl PE_wrapper_0_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_4_x1 
Execute         syn_report -csynth -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.adb 
Execute         gen_tb_info PE_wrapper_0_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.278 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_5_x1 
Execute         gen_rtl PE_wrapper_0_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_5_x1 
Execute         syn_report -csynth -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.adb 
Execute         gen_tb_info PE_wrapper_0_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.283 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_6_x1 
Execute         gen_rtl PE_wrapper_0_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_6_x1 
Execute         syn_report -csynth -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_0_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.adb 
Execute         gen_tb_info PE_wrapper_0_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.289 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_0_7_x1 
Execute         gen_rtl PE_wrapper_0_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_0_7_x1 
Execute         syn_report -csynth -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_0_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_0_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.adb 
Execute         gen_tb_info PE_wrapper_0_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.294 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_0_x1 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_0_x1 
Execute         syn_report -csynth -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.adb 
Execute         gen_tb_info PE_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.300 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_1_x1 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_1_x1 
Execute         syn_report -csynth -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.adb 
Execute         gen_tb_info PE_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.306 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_2_x1 
Execute         gen_rtl PE_wrapper_1_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_2_x1 
Execute         syn_report -csynth -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.adb 
Execute         gen_tb_info PE_wrapper_1_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.311 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_3_x1 
Execute         gen_rtl PE_wrapper_1_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_3_x1 
Execute         syn_report -csynth -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_1_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.adb 
Execute         gen_tb_info PE_wrapper_1_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.317 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_4_x1 
Execute         gen_rtl PE_wrapper_1_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_4_x1 
Execute         syn_report -csynth -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.adb 
Execute         gen_tb_info PE_wrapper_1_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.322 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_5_x1 
Execute         gen_rtl PE_wrapper_1_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_5_x1 
Execute         syn_report -csynth -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.adb 
Execute         gen_tb_info PE_wrapper_1_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.328 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_6_x1 
Execute         gen_rtl PE_wrapper_1_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_6_x1 
Execute         syn_report -csynth -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_1_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.adb 
Execute         gen_tb_info PE_wrapper_1_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.334 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_1_7_x1 
Execute         gen_rtl PE_wrapper_1_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_1_7_x1 
Execute         syn_report -csynth -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_1_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_1_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.adb 
Execute         gen_tb_info PE_wrapper_1_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.339 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_0_x1 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_0_x1 
Execute         syn_report -csynth -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.adb 
Execute         gen_tb_info PE_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.345 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_1_x1 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_1_x1 
Execute         syn_report -csynth -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.adb 
Execute         gen_tb_info PE_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.350 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_2_x1 
Execute         gen_rtl PE_wrapper_2_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_2_x1 
Execute         syn_report -csynth -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.adb 
Execute         gen_tb_info PE_wrapper_2_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.356 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_3_x1 
Execute         gen_rtl PE_wrapper_2_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_3_x1 
Execute         syn_report -csynth -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.adb 
Execute         gen_tb_info PE_wrapper_2_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.361 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_4_x1 
Execute         gen_rtl PE_wrapper_2_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_4_x1 
Execute         syn_report -csynth -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.adb 
Execute         gen_tb_info PE_wrapper_2_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.367 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_5_x1 
Execute         gen_rtl PE_wrapper_2_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_5_x1 
Execute         syn_report -csynth -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.adb 
Execute         gen_tb_info PE_wrapper_2_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.372 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_6_x1 
Execute         gen_rtl PE_wrapper_2_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_6_x1 
Execute         syn_report -csynth -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_2_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.adb 
Execute         gen_tb_info PE_wrapper_2_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.378 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_2_7_x1 
Execute         gen_rtl PE_wrapper_2_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_2_7_x1 
Execute         syn_report -csynth -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_2_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_2_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.adb 
Execute         gen_tb_info PE_wrapper_2_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.384 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_0_x1 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_0_x1 
Execute         syn_report -csynth -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.adb 
Execute         gen_tb_info PE_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.389 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_1_x1 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_1_x1 
Execute         syn_report -csynth -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.adb 
Execute         gen_tb_info PE_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.395 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_2_x1 
Execute         gen_rtl PE_wrapper_3_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_2_x1 
Execute         syn_report -csynth -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.adb 
Execute         gen_tb_info PE_wrapper_3_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.400 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_3_x1 
Execute         gen_rtl PE_wrapper_3_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_3_x1 
Execute         syn_report -csynth -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.adb 
Execute         gen_tb_info PE_wrapper_3_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.406 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_4_x1 
Execute         gen_rtl PE_wrapper_3_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_4_x1 
Execute         syn_report -csynth -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model PE_wrapper_3_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.adb 
Execute         gen_tb_info PE_wrapper_3_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.411 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_5_x1 
Execute         gen_rtl PE_wrapper_3_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_5_x1 
Execute         syn_report -csynth -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.adb 
Execute         gen_tb_info PE_wrapper_3_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.417 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_6_x1 
Execute         gen_rtl PE_wrapper_3_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_6_x1 
Execute         syn_report -csynth -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.adb 
Execute         gen_tb_info PE_wrapper_3_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.423 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_PE_wrapper_3_7_x1 
Execute         gen_rtl PE_wrapper_3_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_PE_wrapper_3_7_x1 
Execute         syn_report -csynth -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/PE_wrapper_3_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_3_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.adb 
Execute         gen_tb_info PE_wrapper_3_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.427 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_0_x1 
Execute         gen_rtl A_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.429 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_1_x1 
Execute         gen_rtl A_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.430 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_2_x1 
Execute         gen_rtl A_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.432 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_3_x1 
Execute         gen_rtl A_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_A_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/A_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.433 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_0_x1 
Execute         gen_rtl B_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.435 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_1_x1 
Execute         gen_rtl B_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.436 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_2_x1 
Execute         gen_rtl B_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.438 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_3_x1 
Execute         gen_rtl B_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.440 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_4_x1 
Execute         gen_rtl B_PE_dummy_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_4_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.441 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_5_x1 
Execute         gen_rtl B_PE_dummy_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_5_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.443 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_6_x1 
Execute         gen_rtl B_PE_dummy_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_6_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.444 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_7_x1 
Execute         gen_rtl B_PE_dummy_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_B_PE_dummy_in_7_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/B_PE_dummy_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.446 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_0_x1 
Execute         gen_rtl C_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.447 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_1_x1 
Execute         gen_rtl C_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.449 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_2_x1 
Execute         gen_rtl C_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.450 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_3_x1 
Execute         gen_rtl C_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.452 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_4_x1 
Execute         gen_rtl C_PE_dummy_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_4_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.454 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_5_x1 
Execute         gen_rtl C_PE_dummy_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_5_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.455 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_6_x1 
Execute         gen_rtl C_PE_dummy_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_6_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.457 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_C_PE_dummy_in_7_x1 
Execute         gen_rtl C_PE_dummy_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_C_PE_dummy_in_7_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/C_PE_dummy_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.459 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.461 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.464 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.467 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.470 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.473 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.476 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.479 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.482 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.485 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.488 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.492 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.495 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.498 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.501 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.504 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.507 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.510 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.513 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.517 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.520 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.523 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.526 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.529 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.532 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.535 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.538 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.542 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.545 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.548 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.551 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.554 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.557 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_boundary_x1 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_boundary_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.558 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_6_x1 
Execute         gen_rtl D_drain_IO_L2_out_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_6_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.560 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_5_x1 
Execute         gen_rtl D_drain_IO_L2_out_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_5_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.562 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_4_x1 
Execute         gen_rtl D_drain_IO_L2_out_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_4_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.564 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_3_x1 
Execute         gen_rtl D_drain_IO_L2_out_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_3_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.566 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_2_x1 
Execute         gen_rtl D_drain_IO_L2_out_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.568 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_1_x1 
Execute         gen_rtl D_drain_IO_L2_out_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.571 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L2_out_0_x1 
Execute         gen_rtl D_drain_IO_L2_out_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L2_out_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L2_out_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.572 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L3_out_x1 
Execute         gen_rtl D_drain_IO_L3_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L3_out_x1 
Execute         syn_report -csynth -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.adb 
Execute         gen_tb_info D_drain_IO_L3_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.574 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_D_drain_IO_L3_out_serialize_x1 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_D_drain_IO_L3_out_serialize_x1 
Execute         syn_report -csynth -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/D_drain_IO_L3_out_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.adb 
Execute         gen_tb_info D_drain_IO_L3_out_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1'.
Command         create_rtl_model done; 1.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.587 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top_kernel0_x1 
Execute         gen_rtl kernel0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top_kernel0_x1 
Execute         syn_report -csynth -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/kernel0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.73 sec.
Execute         db_write -model kernel0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info kernel0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'D' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.03 seconds; current allocated memory: 1.599 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.22 sec.
Execute         db_write -model top -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.adb 
Execute         gen_tb_info top -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 11.88 sec.
Execute         syn_report -csynthDesign -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: kernel0_x0.entry5 kernel0_x0.entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1.entry8 kernel0_x1.entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Handling components in module [kernel0_x0_entry5] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x0_entry15] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_local_A_ping_V.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_local_A_ping_V
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_mux_83_32_1_1.
INFO-FLOW: Append model top_mux_83_32_1_1
INFO-FLOW: Found component top_B_IO_L2_in_0_x0_local_B_ping_V_0.
INFO-FLOW: Append model top_B_IO_L2_in_0_x0_local_B_ping_V_0
INFO-FLOW: Handling components in module [B_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_C_IO_L2_in_0_x0_local_C_ping_V.
INFO-FLOW: Append model top_C_IO_L2_in_0_x0_local_C_ping_V
INFO-FLOW: Handling components in module [C_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Found component top_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_D.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_D
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO-FLOW: Found component top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V.
INFO-FLOW: Append model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Handling components in module [nondf_kernel_cov_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO-FLOW: Found component top_mul_128ns_130ns_257_5_1.
INFO-FLOW: Append model top_mul_128ns_130ns_257_5_1
INFO-FLOW: Found component top_mul_128s_128s_128_5_1.
INFO-FLOW: Append model top_mul_128s_128s_128_5_1
INFO-FLOW: Found component top_nondf_kernel_cov_x0_mean_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_data_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_cov_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: Handling components in module [nondf_kernel_cov_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x1_entry8] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x1_entry19] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d29_A.
INFO-FLOW: Append model top_fifo_w64_d29_A
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_temp_C1_V.
INFO-FLOW: Append model top_temp_C1_V
INFO-FLOW: Found component top_temp_D1_V.
INFO-FLOW: Append model top_temp_D1_V
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_A_m_axi.
INFO-FLOW: Append model top_gmem_A_m_axi
INFO-FLOW: Found component top_gmem_B_m_axi.
INFO-FLOW: Append model top_gmem_B_m_axi
INFO-FLOW: Found component top_gmem_C_m_axi.
INFO-FLOW: Append model top_gmem_C_m_axi
INFO-FLOW: Found component top_gmem_D_m_axi.
INFO-FLOW: Append model top_gmem_D_m_axi
INFO-FLOW: Append model kernel0_x0_entry5
INFO-FLOW: Append model kernel0_x0_entry15
INFO-FLOW: Append model A_IO_L3_in_serialize_x0
INFO-FLOW: Append model A_IO_L3_in_x0
INFO-FLOW: Append model A_IO_L2_in_0_x0
INFO-FLOW: Append model A_IO_L2_in_1_x0
INFO-FLOW: Append model A_IO_L2_in_2_x0
INFO-FLOW: Append model A_IO_L2_in_boundary_x0
INFO-FLOW: Append model B_IO_L3_in_serialize_x0
INFO-FLOW: Append model B_IO_L3_in_x0
INFO-FLOW: Append model B_IO_L2_in_0_x0
INFO-FLOW: Append model B_IO_L2_in_1_x0
INFO-FLOW: Append model B_IO_L2_in_2_x0
INFO-FLOW: Append model B_IO_L2_in_3_x0
INFO-FLOW: Append model B_IO_L2_in_4_x0
INFO-FLOW: Append model B_IO_L2_in_5_x0
INFO-FLOW: Append model B_IO_L2_in_6_x0
INFO-FLOW: Append model B_IO_L2_in_boundary_x0
INFO-FLOW: Append model C_IO_L3_in_serialize_x0
INFO-FLOW: Append model C_IO_L3_in_x0
INFO-FLOW: Append model C_IO_L2_in_0_x0
INFO-FLOW: Append model C_IO_L2_in_1_x0
INFO-FLOW: Append model C_IO_L2_in_2_x0
INFO-FLOW: Append model C_IO_L2_in_3_x0
INFO-FLOW: Append model C_IO_L2_in_4_x0
INFO-FLOW: Append model C_IO_L2_in_5_x0
INFO-FLOW: Append model C_IO_L2_in_6_x0
INFO-FLOW: Append model C_IO_L2_in_boundary_x0
INFO-FLOW: Append model PE_wrapper_0_0_x0
INFO-FLOW: Append model PE_wrapper_0_1_x0
INFO-FLOW: Append model PE_wrapper_0_2_x0
INFO-FLOW: Append model PE_wrapper_0_3_x0
INFO-FLOW: Append model PE_wrapper_0_4_x0
INFO-FLOW: Append model PE_wrapper_0_5_x0
INFO-FLOW: Append model PE_wrapper_0_6_x0
INFO-FLOW: Append model PE_wrapper_0_7_x0
INFO-FLOW: Append model PE_wrapper_1_0_x0
INFO-FLOW: Append model PE_wrapper_1_1_x0
INFO-FLOW: Append model PE_wrapper_1_2_x0
INFO-FLOW: Append model PE_wrapper_1_3_x0
INFO-FLOW: Append model PE_wrapper_1_4_x0
INFO-FLOW: Append model PE_wrapper_1_5_x0
INFO-FLOW: Append model PE_wrapper_1_6_x0
INFO-FLOW: Append model PE_wrapper_1_7_x0
INFO-FLOW: Append model PE_wrapper_2_0_x0
INFO-FLOW: Append model PE_wrapper_2_1_x0
INFO-FLOW: Append model PE_wrapper_2_2_x0
INFO-FLOW: Append model PE_wrapper_2_3_x0
INFO-FLOW: Append model PE_wrapper_2_4_x0
INFO-FLOW: Append model PE_wrapper_2_5_x0
INFO-FLOW: Append model PE_wrapper_2_6_x0
INFO-FLOW: Append model PE_wrapper_2_7_x0
INFO-FLOW: Append model PE_wrapper_3_0_x0
INFO-FLOW: Append model PE_wrapper_3_1_x0
INFO-FLOW: Append model PE_wrapper_3_2_x0
INFO-FLOW: Append model PE_wrapper_3_3_x0
INFO-FLOW: Append model PE_wrapper_3_4_x0
INFO-FLOW: Append model PE_wrapper_3_5_x0
INFO-FLOW: Append model PE_wrapper_3_6_x0
INFO-FLOW: Append model PE_wrapper_3_7_x0
INFO-FLOW: Append model A_PE_dummy_in_0_x0
INFO-FLOW: Append model A_PE_dummy_in_1_x0
INFO-FLOW: Append model A_PE_dummy_in_2_x0
INFO-FLOW: Append model A_PE_dummy_in_3_x0
INFO-FLOW: Append model B_PE_dummy_in_0_x0
INFO-FLOW: Append model B_PE_dummy_in_1_x0
INFO-FLOW: Append model B_PE_dummy_in_2_x0
INFO-FLOW: Append model B_PE_dummy_in_3_x0
INFO-FLOW: Append model B_PE_dummy_in_4_x0
INFO-FLOW: Append model B_PE_dummy_in_5_x0
INFO-FLOW: Append model B_PE_dummy_in_6_x0
INFO-FLOW: Append model B_PE_dummy_in_7_x0
INFO-FLOW: Append model C_PE_dummy_in_0_x0
INFO-FLOW: Append model C_PE_dummy_in_1_x0
INFO-FLOW: Append model C_PE_dummy_in_2_x0
INFO-FLOW: Append model C_PE_dummy_in_3_x0
INFO-FLOW: Append model C_PE_dummy_in_4_x0
INFO-FLOW: Append model C_PE_dummy_in_5_x0
INFO-FLOW: Append model C_PE_dummy_in_6_x0
INFO-FLOW: Append model C_PE_dummy_in_7_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: Append model D_drain_IO_L2_out_boundary_x0
INFO-FLOW: Append model D_drain_IO_L2_out_6_x0
INFO-FLOW: Append model D_drain_IO_L2_out_5_x0
INFO-FLOW: Append model D_drain_IO_L2_out_4_x0
INFO-FLOW: Append model D_drain_IO_L2_out_3_x0
INFO-FLOW: Append model D_drain_IO_L2_out_2_x0
INFO-FLOW: Append model D_drain_IO_L2_out_1_x0
INFO-FLOW: Append model D_drain_IO_L2_out_0_x0
INFO-FLOW: Append model D_drain_IO_L3_out_x0
INFO-FLOW: Append model D_drain_IO_L3_out_serialize_x0
INFO-FLOW: Append model kernel0_x0
INFO-FLOW: Append model nondf_kernel_cov_x0
INFO-FLOW: Append model nondf_kernel_cov_x1
INFO-FLOW: Append model kernel0_x1_entry8
INFO-FLOW: Append model kernel0_x1_entry19
INFO-FLOW: Append model A_IO_L3_in_serialize_x1
INFO-FLOW: Append model A_IO_L3_in_x1
INFO-FLOW: Append model A_IO_L2_in_0_x1
INFO-FLOW: Append model A_IO_L2_in_1_x1
INFO-FLOW: Append model A_IO_L2_in_2_x1
INFO-FLOW: Append model A_IO_L2_in_boundary_x1
INFO-FLOW: Append model B_IO_L3_in_serialize_x1
INFO-FLOW: Append model B_IO_L3_in_x1
INFO-FLOW: Append model B_IO_L2_in_0_x1
INFO-FLOW: Append model B_IO_L2_in_1_x1
INFO-FLOW: Append model B_IO_L2_in_2_x1
INFO-FLOW: Append model B_IO_L2_in_3_x1
INFO-FLOW: Append model B_IO_L2_in_4_x1
INFO-FLOW: Append model B_IO_L2_in_5_x1
INFO-FLOW: Append model B_IO_L2_in_6_x1
INFO-FLOW: Append model B_IO_L2_in_boundary_x1
INFO-FLOW: Append model C_IO_L3_in_serialize_x1
INFO-FLOW: Append model C_IO_L3_in_x1
INFO-FLOW: Append model C_IO_L2_in_0_x1
INFO-FLOW: Append model C_IO_L2_in_1_x1
INFO-FLOW: Append model C_IO_L2_in_2_x1
INFO-FLOW: Append model C_IO_L2_in_3_x1
INFO-FLOW: Append model C_IO_L2_in_4_x1
INFO-FLOW: Append model C_IO_L2_in_5_x1
INFO-FLOW: Append model C_IO_L2_in_6_x1
INFO-FLOW: Append model C_IO_L2_in_boundary_x1
INFO-FLOW: Append model PE_wrapper_0_0_x1
INFO-FLOW: Append model PE_wrapper_0_1_x1
INFO-FLOW: Append model PE_wrapper_0_2_x1
INFO-FLOW: Append model PE_wrapper_0_3_x1
INFO-FLOW: Append model PE_wrapper_0_4_x1
INFO-FLOW: Append model PE_wrapper_0_5_x1
INFO-FLOW: Append model PE_wrapper_0_6_x1
INFO-FLOW: Append model PE_wrapper_0_7_x1
INFO-FLOW: Append model PE_wrapper_1_0_x1
INFO-FLOW: Append model PE_wrapper_1_1_x1
INFO-FLOW: Append model PE_wrapper_1_2_x1
INFO-FLOW: Append model PE_wrapper_1_3_x1
INFO-FLOW: Append model PE_wrapper_1_4_x1
INFO-FLOW: Append model PE_wrapper_1_5_x1
INFO-FLOW: Append model PE_wrapper_1_6_x1
INFO-FLOW: Append model PE_wrapper_1_7_x1
INFO-FLOW: Append model PE_wrapper_2_0_x1
INFO-FLOW: Append model PE_wrapper_2_1_x1
INFO-FLOW: Append model PE_wrapper_2_2_x1
INFO-FLOW: Append model PE_wrapper_2_3_x1
INFO-FLOW: Append model PE_wrapper_2_4_x1
INFO-FLOW: Append model PE_wrapper_2_5_x1
INFO-FLOW: Append model PE_wrapper_2_6_x1
INFO-FLOW: Append model PE_wrapper_2_7_x1
INFO-FLOW: Append model PE_wrapper_3_0_x1
INFO-FLOW: Append model PE_wrapper_3_1_x1
INFO-FLOW: Append model PE_wrapper_3_2_x1
INFO-FLOW: Append model PE_wrapper_3_3_x1
INFO-FLOW: Append model PE_wrapper_3_4_x1
INFO-FLOW: Append model PE_wrapper_3_5_x1
INFO-FLOW: Append model PE_wrapper_3_6_x1
INFO-FLOW: Append model PE_wrapper_3_7_x1
INFO-FLOW: Append model A_PE_dummy_in_0_x1
INFO-FLOW: Append model A_PE_dummy_in_1_x1
INFO-FLOW: Append model A_PE_dummy_in_2_x1
INFO-FLOW: Append model A_PE_dummy_in_3_x1
INFO-FLOW: Append model B_PE_dummy_in_0_x1
INFO-FLOW: Append model B_PE_dummy_in_1_x1
INFO-FLOW: Append model B_PE_dummy_in_2_x1
INFO-FLOW: Append model B_PE_dummy_in_3_x1
INFO-FLOW: Append model B_PE_dummy_in_4_x1
INFO-FLOW: Append model B_PE_dummy_in_5_x1
INFO-FLOW: Append model B_PE_dummy_in_6_x1
INFO-FLOW: Append model B_PE_dummy_in_7_x1
INFO-FLOW: Append model C_PE_dummy_in_0_x1
INFO-FLOW: Append model C_PE_dummy_in_1_x1
INFO-FLOW: Append model C_PE_dummy_in_2_x1
INFO-FLOW: Append model C_PE_dummy_in_3_x1
INFO-FLOW: Append model C_PE_dummy_in_4_x1
INFO-FLOW: Append model C_PE_dummy_in_5_x1
INFO-FLOW: Append model C_PE_dummy_in_6_x1
INFO-FLOW: Append model C_PE_dummy_in_7_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_3_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_4_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_5_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_6_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_7_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_0_x1
INFO-FLOW: Append model D_drain_IO_L2_out_boundary_x1
INFO-FLOW: Append model D_drain_IO_L2_out_6_x1
INFO-FLOW: Append model D_drain_IO_L2_out_5_x1
INFO-FLOW: Append model D_drain_IO_L2_out_4_x1
INFO-FLOW: Append model D_drain_IO_L2_out_3_x1
INFO-FLOW: Append model D_drain_IO_L2_out_2_x1
INFO-FLOW: Append model D_drain_IO_L2_out_1_x1
INFO-FLOW: Append model D_drain_IO_L2_out_0_x1
INFO-FLOW: Append model D_drain_IO_L3_out_x1
INFO-FLOW: Append model D_drain_IO_L3_out_serialize_x1
INFO-FLOW: Append model kernel0_x1
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_A_IO_L2_in_0_x0_local_A_ping_V top_mux_83_32_1_1 top_B_IO_L2_in_0_x0_local_B_ping_V_0 top_C_IO_L2_in_0_x0_local_C_ping_V top_fadd_32ns_32ns_32_7_full_dsp_1 top_fmul_32ns_32ns_32_4_max_dsp_1 top_PE_wrapper_0_0_x0_local_D top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_mul_128ns_130ns_257_5_1 top_mul_128s_128s_128_5_1 top_nondf_kernel_cov_x0_mean_V top_nondf_kernel_cov_x0_data_V top_nondf_kernel_cov_x0_cov_V top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d29_A top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w32_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_temp_C1_V top_temp_D1_V top_control_s_axi top_gmem_A_m_axi top_gmem_B_m_axi top_gmem_C_m_axi top_gmem_D_m_axi kernel0_x0_entry5 kernel0_x0_entry15 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x1_entry8 kernel0_x1_entry19 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_local_A_ping_V
INFO-FLOW: To file: write model top_mux_83_32_1_1
INFO-FLOW: To file: write model top_B_IO_L2_in_0_x0_local_B_ping_V_0
INFO-FLOW: To file: write model top_C_IO_L2_in_0_x0_local_C_ping_V
INFO-FLOW: To file: write model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_D
INFO-FLOW: To file: write model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_mul_128ns_130ns_257_5_1
INFO-FLOW: To file: write model top_mul_128s_128s_128_5_1
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d29_A
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_temp_C1_V
INFO-FLOW: To file: write model top_temp_D1_V
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_A_m_axi
INFO-FLOW: To file: write model top_gmem_B_m_axi
INFO-FLOW: To file: write model top_gmem_C_m_axi
INFO-FLOW: To file: write model top_gmem_D_m_axi
INFO-FLOW: To file: write model kernel0_x0_entry5
INFO-FLOW: To file: write model kernel0_x0_entry15
INFO-FLOW: To file: write model A_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model A_IO_L3_in_x0
INFO-FLOW: To file: write model A_IO_L2_in_0_x0
INFO-FLOW: To file: write model A_IO_L2_in_1_x0
INFO-FLOW: To file: write model A_IO_L2_in_2_x0
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model B_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model B_IO_L3_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_0_x0
INFO-FLOW: To file: write model B_IO_L2_in_1_x0
INFO-FLOW: To file: write model B_IO_L2_in_2_x0
INFO-FLOW: To file: write model B_IO_L2_in_3_x0
INFO-FLOW: To file: write model B_IO_L2_in_4_x0
INFO-FLOW: To file: write model B_IO_L2_in_5_x0
INFO-FLOW: To file: write model B_IO_L2_in_6_x0
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model C_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model C_IO_L3_in_x0
INFO-FLOW: To file: write model C_IO_L2_in_0_x0
INFO-FLOW: To file: write model C_IO_L2_in_1_x0
INFO-FLOW: To file: write model C_IO_L2_in_2_x0
INFO-FLOW: To file: write model C_IO_L2_in_3_x0
INFO-FLOW: To file: write model C_IO_L2_in_4_x0
INFO-FLOW: To file: write model C_IO_L2_in_5_x0
INFO-FLOW: To file: write model C_IO_L2_in_6_x0
INFO-FLOW: To file: write model C_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model PE_wrapper_0_0_x0
INFO-FLOW: To file: write model PE_wrapper_0_1_x0
INFO-FLOW: To file: write model PE_wrapper_0_2_x0
INFO-FLOW: To file: write model PE_wrapper_0_3_x0
INFO-FLOW: To file: write model PE_wrapper_0_4_x0
INFO-FLOW: To file: write model PE_wrapper_0_5_x0
INFO-FLOW: To file: write model PE_wrapper_0_6_x0
INFO-FLOW: To file: write model PE_wrapper_0_7_x0
INFO-FLOW: To file: write model PE_wrapper_1_0_x0
INFO-FLOW: To file: write model PE_wrapper_1_1_x0
INFO-FLOW: To file: write model PE_wrapper_1_2_x0
INFO-FLOW: To file: write model PE_wrapper_1_3_x0
INFO-FLOW: To file: write model PE_wrapper_1_4_x0
INFO-FLOW: To file: write model PE_wrapper_1_5_x0
INFO-FLOW: To file: write model PE_wrapper_1_6_x0
INFO-FLOW: To file: write model PE_wrapper_1_7_x0
INFO-FLOW: To file: write model PE_wrapper_2_0_x0
INFO-FLOW: To file: write model PE_wrapper_2_1_x0
INFO-FLOW: To file: write model PE_wrapper_2_2_x0
INFO-FLOW: To file: write model PE_wrapper_2_3_x0
INFO-FLOW: To file: write model PE_wrapper_2_4_x0
INFO-FLOW: To file: write model PE_wrapper_2_5_x0
INFO-FLOW: To file: write model PE_wrapper_2_6_x0
INFO-FLOW: To file: write model PE_wrapper_2_7_x0
INFO-FLOW: To file: write model PE_wrapper_3_0_x0
INFO-FLOW: To file: write model PE_wrapper_3_1_x0
INFO-FLOW: To file: write model PE_wrapper_3_2_x0
INFO-FLOW: To file: write model PE_wrapper_3_3_x0
INFO-FLOW: To file: write model PE_wrapper_3_4_x0
INFO-FLOW: To file: write model PE_wrapper_3_5_x0
INFO-FLOW: To file: write model PE_wrapper_3_6_x0
INFO-FLOW: To file: write model PE_wrapper_3_7_x0
INFO-FLOW: To file: write model A_PE_dummy_in_0_x0
INFO-FLOW: To file: write model A_PE_dummy_in_1_x0
INFO-FLOW: To file: write model A_PE_dummy_in_2_x0
INFO-FLOW: To file: write model A_PE_dummy_in_3_x0
INFO-FLOW: To file: write model B_PE_dummy_in_0_x0
INFO-FLOW: To file: write model B_PE_dummy_in_1_x0
INFO-FLOW: To file: write model B_PE_dummy_in_2_x0
INFO-FLOW: To file: write model B_PE_dummy_in_3_x0
INFO-FLOW: To file: write model B_PE_dummy_in_4_x0
INFO-FLOW: To file: write model B_PE_dummy_in_5_x0
INFO-FLOW: To file: write model B_PE_dummy_in_6_x0
INFO-FLOW: To file: write model B_PE_dummy_in_7_x0
INFO-FLOW: To file: write model C_PE_dummy_in_0_x0
INFO-FLOW: To file: write model C_PE_dummy_in_1_x0
INFO-FLOW: To file: write model C_PE_dummy_in_2_x0
INFO-FLOW: To file: write model C_PE_dummy_in_3_x0
INFO-FLOW: To file: write model C_PE_dummy_in_4_x0
INFO-FLOW: To file: write model C_PE_dummy_in_5_x0
INFO-FLOW: To file: write model C_PE_dummy_in_6_x0
INFO-FLOW: To file: write model C_PE_dummy_in_7_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_boundary_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_6_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_5_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_4_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_3_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_2_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_1_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_0_x0
INFO-FLOW: To file: write model D_drain_IO_L3_out_x0
INFO-FLOW: To file: write model D_drain_IO_L3_out_serialize_x0
INFO-FLOW: To file: write model kernel0_x0
INFO-FLOW: To file: write model nondf_kernel_cov_x0
INFO-FLOW: To file: write model nondf_kernel_cov_x1
INFO-FLOW: To file: write model kernel0_x1_entry8
INFO-FLOW: To file: write model kernel0_x1_entry19
INFO-FLOW: To file: write model A_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model A_IO_L3_in_x1
INFO-FLOW: To file: write model A_IO_L2_in_0_x1
INFO-FLOW: To file: write model A_IO_L2_in_1_x1
INFO-FLOW: To file: write model A_IO_L2_in_2_x1
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model B_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model B_IO_L3_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_0_x1
INFO-FLOW: To file: write model B_IO_L2_in_1_x1
INFO-FLOW: To file: write model B_IO_L2_in_2_x1
INFO-FLOW: To file: write model B_IO_L2_in_3_x1
INFO-FLOW: To file: write model B_IO_L2_in_4_x1
INFO-FLOW: To file: write model B_IO_L2_in_5_x1
INFO-FLOW: To file: write model B_IO_L2_in_6_x1
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model C_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model C_IO_L3_in_x1
INFO-FLOW: To file: write model C_IO_L2_in_0_x1
INFO-FLOW: To file: write model C_IO_L2_in_1_x1
INFO-FLOW: To file: write model C_IO_L2_in_2_x1
INFO-FLOW: To file: write model C_IO_L2_in_3_x1
INFO-FLOW: To file: write model C_IO_L2_in_4_x1
INFO-FLOW: To file: write model C_IO_L2_in_5_x1
INFO-FLOW: To file: write model C_IO_L2_in_6_x1
INFO-FLOW: To file: write model C_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model PE_wrapper_0_0_x1
INFO-FLOW: To file: write model PE_wrapper_0_1_x1
INFO-FLOW: To file: write model PE_wrapper_0_2_x1
INFO-FLOW: To file: write model PE_wrapper_0_3_x1
INFO-FLOW: To file: write model PE_wrapper_0_4_x1
INFO-FLOW: To file: write model PE_wrapper_0_5_x1
INFO-FLOW: To file: write model PE_wrapper_0_6_x1
INFO-FLOW: To file: write model PE_wrapper_0_7_x1
INFO-FLOW: To file: write model PE_wrapper_1_0_x1
INFO-FLOW: To file: write model PE_wrapper_1_1_x1
INFO-FLOW: To file: write model PE_wrapper_1_2_x1
INFO-FLOW: To file: write model PE_wrapper_1_3_x1
INFO-FLOW: To file: write model PE_wrapper_1_4_x1
INFO-FLOW: To file: write model PE_wrapper_1_5_x1
INFO-FLOW: To file: write model PE_wrapper_1_6_x1
INFO-FLOW: To file: write model PE_wrapper_1_7_x1
INFO-FLOW: To file: write model PE_wrapper_2_0_x1
INFO-FLOW: To file: write model PE_wrapper_2_1_x1
INFO-FLOW: To file: write model PE_wrapper_2_2_x1
INFO-FLOW: To file: write model PE_wrapper_2_3_x1
INFO-FLOW: To file: write model PE_wrapper_2_4_x1
INFO-FLOW: To file: write model PE_wrapper_2_5_x1
INFO-FLOW: To file: write model PE_wrapper_2_6_x1
INFO-FLOW: To file: write model PE_wrapper_2_7_x1
INFO-FLOW: To file: write model PE_wrapper_3_0_x1
INFO-FLOW: To file: write model PE_wrapper_3_1_x1
INFO-FLOW: To file: write model PE_wrapper_3_2_x1
INFO-FLOW: To file: write model PE_wrapper_3_3_x1
INFO-FLOW: To file: write model PE_wrapper_3_4_x1
INFO-FLOW: To file: write model PE_wrapper_3_5_x1
INFO-FLOW: To file: write model PE_wrapper_3_6_x1
INFO-FLOW: To file: write model PE_wrapper_3_7_x1
INFO-FLOW: To file: write model A_PE_dummy_in_0_x1
INFO-FLOW: To file: write model A_PE_dummy_in_1_x1
INFO-FLOW: To file: write model A_PE_dummy_in_2_x1
INFO-FLOW: To file: write model A_PE_dummy_in_3_x1
INFO-FLOW: To file: write model B_PE_dummy_in_0_x1
INFO-FLOW: To file: write model B_PE_dummy_in_1_x1
INFO-FLOW: To file: write model B_PE_dummy_in_2_x1
INFO-FLOW: To file: write model B_PE_dummy_in_3_x1
INFO-FLOW: To file: write model B_PE_dummy_in_4_x1
INFO-FLOW: To file: write model B_PE_dummy_in_5_x1
INFO-FLOW: To file: write model B_PE_dummy_in_6_x1
INFO-FLOW: To file: write model B_PE_dummy_in_7_x1
INFO-FLOW: To file: write model C_PE_dummy_in_0_x1
INFO-FLOW: To file: write model C_PE_dummy_in_1_x1
INFO-FLOW: To file: write model C_PE_dummy_in_2_x1
INFO-FLOW: To file: write model C_PE_dummy_in_3_x1
INFO-FLOW: To file: write model C_PE_dummy_in_4_x1
INFO-FLOW: To file: write model C_PE_dummy_in_5_x1
INFO-FLOW: To file: write model C_PE_dummy_in_6_x1
INFO-FLOW: To file: write model C_PE_dummy_in_7_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_3_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_4_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_5_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_6_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_7_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_0_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_boundary_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_6_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_5_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_4_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_3_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_2_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_1_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_0_x1
INFO-FLOW: To file: write model D_drain_IO_L3_out_x1
INFO-FLOW: To file: write model D_drain_IO_L3_out_serialize_x1
INFO-FLOW: To file: write model kernel0_x1
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_ping_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_B_IO_L2_in_0_x0_local_B_ping_V_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_IO_L2_in_0_x0_local_C_ping_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_D_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c1_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c2_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L3_out_serialize_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Command         ap_source done; 13.52 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128ns_130ns_257_5_1_Multiplier_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128s_128s_128_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_mean_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_data_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_cov_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c2_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c_U(top_fifo_w64_d29_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L3_in_serialize_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_0_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_1_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_2_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_3_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_4_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_5_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_6_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_7_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_7_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_6_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_5_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_4_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L3_out_serialize_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Command         ap_source done; 22.51 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'top_temp_C1_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_temp_C1_V_rom' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_temp_D1_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.56 sec.
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=701 #gSsdmPorts=0
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry5.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0_entry15.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry8.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1_entry19.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/kernel0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/impl/misc/top_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/impl/misc/top_ap_fmul_2_max_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 332.01 seconds. CPU system time: 1.31 seconds. Elapsed time: 333.36 seconds; current allocated memory: 1.637 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_cov/mttkrp_cov_auto/top/solution/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
Command       autosyn done; 711.71 sec.
Command     csynth_design done; 14792.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14763.6 seconds. CPU system time: 21.56 seconds. Elapsed time: 14792.8 seconds; current allocated memory: 1.670 GB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.56 sec.
