# pipeline-cpu
A pipeline cpu with nested interrupt, realized in logisim and FPGA

## support instruction
add, addi, addiu, addu, and, andi, sll, sra, srl, sub, or, ori, nor, lw, sw, beq, bne, slt, sti, sltu, j, jal, jr, syscall, mfc0, mtc0, eret, 
srlv, lbu, bgez, sltiu

## running result