{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@239:249@HdlStmAssign", "\nassign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nassign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nassign sleep_counter_compare = sleep_counter == cmd_d1[7:0] && clk_div_last == 1'b1;\nassign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] && clk_div_last == 1'b1;\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    counter <= 'h00;\n  end else if (clk_div_last == 1'b1 && wait_for_io == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@238:248", "end\n\nassign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nassign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nassign sleep_counter_compare = sleep_counter == cmd_d1[7:0] && clk_div_last == 1'b1;\nassign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] && clk_div_last == 1'b1;\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    counter <= 'h00;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@236:246", "    trigger <= 1'b0;\n  end\nend\n\nassign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nassign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nassign sleep_counter_compare = sleep_counter == cmd_d1[7:0] && clk_div_last == 1'b1;\nassign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] && clk_div_last == 1'b1;\n\nalways @(posedge clk) begin\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@235:245", "    clk_div_counter <= clk_div_counter - 1'b1;\n    trigger <= 1'b0;\n  end\nend\n\nassign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nassign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nassign sleep_counter_compare = sleep_counter == cmd_d1[7:0] && clk_div_last == 1'b1;\nassign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] && clk_div_last == 1'b1;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@225:243", "    clk_div_last <= 1'b1;\n  else\n    clk_div_last <= 1'b0;\nend\n\nalways @(posedge clk) begin\n  if (clk_div_last == 1'b1 || idle == 1'b1 || wait_for_io == 1'b1) begin\n    clk_div_counter <= clk_div;\n    trigger <= 1'b1;\n  end else begin\n    clk_div_counter <= clk_div_counter - 1'b1;\n    trigger <= 1'b0;\n  end\nend\n\nassign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nassign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nassign sleep_counter_compare = sleep_counter == cmd_d1[7:0] && clk_div_last == 1'b1;\n"]], "Diff Content": {"Delete": [[244, "assign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] && clk_div_last == 1'b1;\n"]], "Add": [[244, "  assign trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\n"], [244, "  assign trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n"]]}}