Warning: wire '\u_I[0].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[0].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[0].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[1].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[1].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[1].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[2].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[2].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[2].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[3].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[3].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[3].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[4].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[4].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[4].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[5].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[5].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[5].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[6].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[6].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[6].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
Warning: wire '\u_I[7].x' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31.19-31.32.
Warning: wire '\u_I[7].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34.9-34.25.
Warning: wire '\u_I[7].y' is assigned in a block at testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36.9-36.29.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[0].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[0].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[1].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[1].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[2].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[2].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[3].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[3].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[4].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[4].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[5].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[5].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[6].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[6].y' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31: Warning: Identifier `\u_I[7].x' is implicitly declared.
testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34: Warning: Identifier `\u_I[7].y' is implicitly declared.
ERROR: No latch inferred for signal `\top.\u_I[7].x' from always_latch process `\top.$proc$testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:0$62'.
