;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN 0, -200
	SUB 100, 4
	DJN 0, -200
	SUB 3, 21
	SPL <121, 106
	SPL <121, 106
	MOV -1, <-20
	MOV 20, @12
	SLT 30, 9
	SLT 30, 9
	SPL 0, <402
	CMP @127, 106
	SUB @2, @2
	JMP -7, @-20
	JMP -7, @-20
	SLT @3, 0
	SLT @3, 0
	SUB @121, 103
	CMP @2, <602
	ADD 12, 20
	JMZ 0, -200
	DAT #12, #20
	ADD 12, 20
	ADD 12, 20
	ADD 30, 9
	CMP @2, @2
	MOV @-127, <100
	DAT <277, #1
	DAT <277, #1
	SLT 12, 20
	DJN -1, @-20
	SLT 12, 20
	DJN -1, @-20
	CMP @2, @2
	ADD -1, <-20
	MOV @-127, @100
	DAT #-815, #-20
	SUB -1, <-20
	DAT #-815, #-20
	SPL 0, <402
	SPL 0, <402
	SUB @2, @2
	DJN -1, @-20
	MOV -7, <-20
