# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 3.2e-05 2048 480 1810 539648 101.314 56.0189 2500.25 1695.11 4352.86 4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 360 0.000256 512 60 440 45056 4.68445 1.72122 12.5946 77.5991 96.7802 96.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 6.4e-05 1024 90 520 192512 40.6162 13.4838 131.607 417.67 603.598 603.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 3.2e-05 2048 480 1810 539136 101.573 56.3071 2857.39 1676.25 4691.68 4691.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 360 0.000256 512 60 440 43776 4.60109 1.69216 14.0355 77.6006 98.1082 98.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 6.4e-05 1024 90 520 188928 40.6779 13.396 146.493 414.638 615.417 615.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 3.2e-05 2048 480 1810 540160 101.079 56.3323 2989.43 1675.46 4822.47 4822.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 360 0.000256 512 60 440 43520 4.67786 1.70678 14.671 76.702 97.9445 98.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 6.4e-05 1024 90 520 194560 40.5349 13.5182 158.991 419.063 632.319 632.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 3.2e-05 2048 480 1810 539136 100.842 56.1009 2782.39 1674.35 4613.87 4614.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 360 0.000256 512 60 440 43008 4.69654 1.70531 13.5079 76.4419 96.5387 96.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 6.4e-05 1024 90 520 190464 40.0175 13.3558 143.408 412.7 609.703 609.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 3.2e-05 2048 480 1810 539200 101.457 56.2381 2814.99 1675.02 4647.88 4648.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 360 0.000256 512 60 440 44800 4.6183 1.71222 14.2203 76.4252 97.1616 97.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 6.4e-05 1024 90 520 185600 40.9343 13.3509 142.104 418.011 614.618 614.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 3.2e-05 2048 480 1810 537600 101.227 56.1384 2876.17 1672.4 4706.11 4706.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 360 0.000256 512 60 440 43008 4.56576 1.6769 14.1068 75.2026 95.736 95.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 6.4e-05 1024 90 520 186368 40.9068 13.3652 146.808 413.646 614.94 615.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 3.2e-05 2048 480 1810 539520 101.205 56.1094 2898.67 1674.11 4730.29 4730.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 360 0.000256 512 60 440 42240 4.75766 1.70803 13.8907 72.148 92.6895 92.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 6.4e-05 1024 90 520 184320 41.1132 13.3523 145.332 412.499 612.519 612.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 3.2e-05 2048 480 1810 538624 101.115 55.9754 2801.73 1675.64 4634.62 4634.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 360 0.000256 512 60 440 45056 4.68448 1.72445 14.3276 77.1125 98.0346 98.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 6.4e-05 1024 90 520 188416 41.322 13.6819 143.623 417.77 616.606 616.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 3.2e-05 2048 480 1810 537600 101.085 55.9249 2816.04 1674.44 4647.66 4647.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 360 0.000256 512 60 440 36864 4.77098 1.64454 11.9024 75.1987 93.7 93.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 6.4e-05 1024 90 520 184320 40.9864 13.3227 141.682 412.693 608.895 609.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 3.2e-05 2048 480 1810 537600 101.398 56.1992 3004.18 1674.14 4836.09 4836.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 360 0.000256 512 60 440 44800 4.62157 1.71002 15.5052 75.2899 97.3075 97.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 6.4e-05 1024 90 520 179200 41.8777 13.451 148.291 412.396 616.23 616.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 3.2e-05 2048 480 1810 536576 101.004 55.9201 3524.07 1672.03 5353.2 5353.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 360 0.000256 512 60 440 40960 4.55952 1.64608 16.6532 73.7956 96.8385 96.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 6.4e-05 1024 90 520 180224 42.5741 13.511 175.328 418.33 649.96 650.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 3.2e-05 2048 480 1815 539648 101.167 56.0538 2444.27 1675.17 4276.82 4276.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 360 0.000256 512 60 450 45056 4.6713 1.70394 12.5191 75.9472 95.0383 95.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 6.4e-05 1024 90 525 194560 40.3292 13.4817 233.319 417.724 705.075 705.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 3.2e-05 2048 480 1815 539520 101.632 56.1696 2473.01 1675.18 4306.17 4306.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 360 0.000256 512 60 450 44800 4.72422 1.73309 12.6257 78.3472 97.6116 97.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 6.4e-05 1024 90 525 194560 40.6245 13.6765 227.232 419.104 700.849 701.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 3.2e-05 2048 480 1815 539136 101.437 56.1804 2452.43 1674.93 4285.16 4285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 360 0.000256 512 60 450 43008 4.70451 1.70576 12.0715 77.233 95.8967 96.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 6.4e-05 1024 90 525 193536 40.2422 13.4674 129.267 416.477 599.667 599.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 3.2e-05 2048 480 1815 539392 101.615 56.2036 2516.05 1675.03 4349.06 4349.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 360 0.000256 512 60 450 43008 4.73366 1.71818 12.4476 77.3508 96.4329 96.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 6.4e-05 1024 90 525 193536 40.6871 14.6258 133.182 418.438 607.143 607.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 3.2e-05 2048 480 1815 539648 101.193 56.084 2570.32 1676.83 4404.6 4404.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 360 0.000256 512 60 450 45056 4.684 1.72253 13.4263 77.7087 97.7271 97.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 6.4e-05 1024 90 525 192512 40.5973 13.4855 135.86 418.152 608.308 608.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 3.2e-05 2048 480 1815 539136 101.384 56.1967 2912.3 1674.4 4744.46 4744.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 360 0.000256 512 60 450 41472 4.72051 1.68966 14.1057 76.0088 96.7095 96.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 6.4e-05 1024 90 525 188928 40.674 13.3951 150.355 414.281 618.918 619.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 3.2e-05 2048 480 1815 538880 101.17 56.1836 2846.97 1675.49 4679.99 4680.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 360 0.000256 512 60 450 43520 4.68122 1.70682 14.444 77.5358 98.5501 98.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 6.4e-05 1024 90 525 194560 40.5107 13.5211 151.967 419.075 625.289 625.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 3.2e-05 2048 480 1815 537600 100.963 56.0884 3026.88 1672.99 4857.1 4857.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 360 0.000256 512 60 450 43008 4.70099 1.69814 15.2718 72.8826 94.7354 94.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 6.4e-05 1024 90 525 190464 40.0031 13.3302 158.995 412.271 624.819 624.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 3.2e-05 2048 480 1815 539200 101.335 56.1091 3004.43 1673.54 4835.59 4835.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 360 0.000256 512 60 450 41600 4.79347 1.70803 14.7149 74.9062 96.3039 96.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 6.4e-05 1024 90 525 185600 40.9351 13.4373 153.819 412.168 620.578 620.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 3.2e-05 2048 480 1815 537600 101.103 56.0694 3023.16 1674.41 4854.92 4855.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 360 0.000256 512 60 450 39424 4.75978 1.67542 14.0917 71.3052 92.0195 92.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 6.4e-05 1024 90 525 186368 40.9197 13.4292 155.716 414.014 624.299 624.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 3.2e-05 2048 480 1815 537600 101.398 56.0647 2969.61 1674.09 4801.34 4801.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 360 0.000256 512 60 450 42240 4.75734 1.7079 14.8444 73.1189 94.611 94.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 6.4e-05 1024 90 525 184320 41.103 13.419 151.342 412.312 618.39 618.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 3.2e-05 2048 480 1815 538624 101.026 56.0306 2849.54 1676.77 4683.54 4683.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 360 0.000256 512 60 450 45056 4.69178 1.72458 15.1642 77.2614 99.0202 99.1576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 6.4e-05 1024 90 525 188416 41.2974 13.4918 147.323 418.086 620.41 620.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 3.2e-05 2048 480 1815 537600 101.037 55.9923 3325 1674.59 5156.8 5156.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 360 0.000256 512 60 450 36864 4.77309 1.64269 14.642 72.9363 94.1757 94.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 6.4e-05 1024 90 525 184320 41.0279 13.3183 169.635 412.738 636.932 637.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 3.2e-05 2048 480 1815 537600 101.352 56.0681 3327.39 1675.39 5160.37 5160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 360 0.000256 512 60 450 38400 4.97581 1.70778 15.3716 75.0911 97.3288 97.4602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 6.4e-05 1024 90 525 179200 41.8872 13.3499 164.817 412.63 632.899 633.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 3.2e-05 2048 480 1815 536576 100.974 55.9469 3042.56 1670.44 4870.09 4870.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 360 0.000256 512 60 450 40960 4.55187 1.64326 15.0313 71.6476 93.0593 93.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 6.4e-05 1024 90 525 180224 42.575 13.4913 152.255 417.929 626.463 626.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 3.2e-05 2048 480 1820 539648 101.195 56.1034 2325.5 1675.34 4158.31 4158.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 360 0.000256 512 60 440 45056 4.66864 1.72442 11.736 77.653 95.9689 96.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 6.4e-05 1024 90 520 186368 41.5886 13.7216 198.821 417.813 672.159 672.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 3.2e-05 2048 480 1820 539520 101.457 56.1976 2615.64 1676.56 4450.03 4450.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 360 0.000256 512 60 440 44800 4.72352 1.73238 13.2691 77.8179 97.724 97.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 6.4e-05 1024 90 520 186880 41.8028 13.527 132.369 419.428 607.337 607.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 3.2e-05 2048 480 1820 539136 101.399 56.0968 2433.82 1676.13 4267.62 4267.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 360 0.000256 512 60 440 43008 4.70141 1.70189 11.8735 77.0541 95.5114 95.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 6.4e-05 1024 90 520 184320 41.6773 13.6425 121.765 416.761 594.064 594.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 3.2e-05 2048 480 1820 539392 101.525 56.12 2471.22 1676.67 4305.71 4305.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 360 0.000256 512 60 440 43008 4.74077 1.71622 12.1983 77.2196 96.0592 96.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 6.4e-05 1024 90 520 186368 41.8208 13.5242 126.122 418.929 600.608 600.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 3.2e-05 2048 480 1820 539648 101.126 56.0763 2501.5 1675.44 4334.31 4334.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 360 0.000256 512 60 440 45056 4.68115 1.72557 12.903 77.2145 96.7096 96.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 6.4e-05 1024 90 520 184320 41.8773 13.4882 125.275 417.872 598.73 598.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 3.2e-05 2048 480 1820 539136 101.317 56.1032 3073.3 1676.54 4907.44 4907.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 360 0.000256 512 60 440 41472 4.72666 1.69379 14.7154 76.6557 97.9734 98.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 6.4e-05 1024 90 520 184320 41.4243 13.3944 154.975 415.459 625.468 625.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 3.2e-05 2048 480 1820 539136 101.044 56.0946 2136.96 1675.21 3969.48 3969.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 360 0.000256 512 60 440 36864 4.77206 1.63942 9.38819 71.9685 87.9531 88.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 6.4e-05 1024 90 520 175104 41.7669 13.2536 102.787 408.353 566.375 566.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 3.2e-05 2048 480 1820 538880 101.131 56.061 2960.54 1675.48 4793.38 4793.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 360 0.000256 512 60 440 43520 4.68406 1.70406 14.8488 77.3959 98.8141 98.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 6.4e-05 1024 90 520 184320 42.139 13.5195 149.336 419.143 624.35 624.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 3.2e-05 2048 480 1820 537600 100.994 56.0737 2064.8 1676.93 3898.96 3899.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 360 0.000256 512 60 440 40960 4.82045 1.7064 10.0762 75.1845 91.9701 92.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 6.4e-05 1024 90 520 174080 42.6152 13.3222 98.6768 412.708 567.531 567.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 3.2e-05 2048 480 1820 537600 101.005 55.908 2769.04 1673.03 4599.15 4599.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 360 0.000256 512 60 440 43008 4.70429 1.70381 13.8515 76.3367 96.7777 96.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 6.4e-05 1024 90 520 178176 41.8529 13.3349 133.94 412.416 601.757 601.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 3.2e-05 2048 480 1820 537600 101.021 55.9269 1979.16 1673.03 3809.31 3809.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 360 0.000256 512 60 440 36864 4.77821 1.64659 8.7503 74.9879 90.3438 90.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 6.4e-05 1024 90 520 172032 42.8806 13.3217 93.5932 412.479 562.482 562.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 3.2e-05 2048 480 1820 539200 101.341 56.2415 2897.72 1675.01 4730.49 4730.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 360 0.000256 512 60 440 41600 4.79616 1.70605 13.9973 76.0769 96.7598 96.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 6.4e-05 1024 90 520 179200 41.851 13.3512 142.363 412.666 610.445 610.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 3.2e-05 2048 480 1820 537600 101.327 56.0822 2036.44 1675.78 3869.8 3869.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 360 0.000256 512 60 440 38400 4.97933 1.70861 9.36896 75.1051 91.3452 91.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 6.4e-05 1024 90 520 179200 41.8413 13.3468 100.256 412.848 568.503 568.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 3.2e-05 2048 480 1820 537600 101.106 56.0751 3682.77 1673.1 5513.23 5513.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 360 0.000256 512 60 440 39424 4.76541 1.67139 16.9096 71.7652 95.2932 95.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 6.4e-05 1024 90 520 179200 41.987 13.3632 181.003 413.684 650.252 650.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 3.2e-05 2048 480 1820 537600 100.874 55.9738 2401.79 1674.98 4233.79 4233.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 360 0.000256 512 60 440 35840 4.63616 1.60166 10.35 71.5899 88.3601 88.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 6.4e-05 1024 90 520 172032 41.601 13.2287 113.875 404.67 573.581 573.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 3.2e-05 2048 480 1820 537600 101.374 56.131 3525.81 1673.87 5357.35 5357.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 360 0.000256 512 60 440 42240 4.75754 1.7088 17.4233 77.0263 101.098 101.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 6.4e-05 1024 90 520 176640 42.3195 13.3428 171.187 412.257 639.315 639.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 3.2e-05 2048 480 1820 533760 101.213 55.9257 2370.49 1670.61 4198.41 4198.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 360 0.000256 512 60 440 38400 4.96934 1.71008 10.8738 75.7158 93.4586 93.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 6.4e-05 1024 90 520 168960 43.4067 13.368 111.204 412.929 581.131 581.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 3.2e-05 2048 480 1820 538624 101.001 56.1402 3431 1676.88 5265.19 5265.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 360 0.000256 512 60 440 45056 4.68317 1.72419 18.0396 75.1838 99.8124 99.9504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 6.4e-05 1024 90 520 180224 42.5358 13.6106 169.563 418.076 643.999 644.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 3.2e-05 2048 480 1820 536576 100.973 55.9808 2299.39 1672 4128.51 4128.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 360 0.000256 512 60 440 40960 4.55971 1.64243 11.2101 73.8015 91.3996 91.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 6.4e-05 1024 90 520 180224 42.554 14.1327 114.578 418.45 589.929 590.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 3.2e-05 2048 480 1820 537600 100.986 55.9478 3006.96 1672.85 4836.92 4837.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 360 0.000256 512 60 440 36864 4.77155 1.64061 13.1535 71.8337 91.5847 91.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 6.4e-05 1024 90 520 172032 42.9224 13.5721 140.755 412.31 609.78 609.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 3.2e-05 2048 480 1820 534528 100.558 56.1548 2091.04 1666.69 3914.61 3914.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 360 0.000256 512 60 440 36864 4.78986 1.64995 9.47542 74.7145 90.8118 90.9461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 6.4e-05 1024 90 520 147456 43.703 13.1943 85.7444 396.561 539.416 539.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 3.2e-05 2048 480 1820 537600 101.403 56.2205 3094.83 1675.24 4927.87 4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 360 0.000256 512 60 440 38400 4.97658 1.70598 14.1274 75.0974 96.09 96.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 6.4e-05 1024 90 520 179200 41.881 13.3531 152.54 413.177 621.166 621.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 3.2e-05 2048 480 1820 531200 101.288 55.7751 2180.39 1667.19 4004.82 4004.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 360 0.000256 512 60 440 38400 4.97926 1.71338 10.3039 75.5768 92.7555 92.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 6.4e-05 1024 90 520 179200 41.8177 13.353 108.611 413.043 577.044 577.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 3.2e-05 2048 480 1824 538112 101.17 56.0107 2296.36 1674.96 4128.68 4128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 360 0.000256 512 60 456 45056 4.67427 1.72381 11.8076 78.5085 96.9095 97.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 6.4e-05 1024 90 528 186368 41.6114 13.4881 194.289 417.656 667.266 667.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 3.2e-05 2048 480 1824 538240 101.598 56.1826 2433.78 1676.78 4268.52 4268.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 360 0.000256 512 60 456 44800 4.7207 1.73456 12.5214 76.5937 95.7563 95.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 6.4e-05 1024 90 528 186880 41.8253 14.2396 123.487 419.498 599.268 599.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 3.2e-05 2048 480 1824 537600 101.323 56.0641 2396.39 1674.48 4228.43 4228.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 360 0.000256 512 60 456 44544 4.6121 1.70643 12.4269 77.5246 96.4542 96.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 6.4e-05 1024 90 528 184320 41.6503 13.4519 120.362 416.428 592.106 592.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 3.2e-05 2048 480 1824 536064 101.136 56.0115 1541.83 1674.37 3373.53 3373.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 360 0.000256 512 60 456 43008 4.70211 1.70605 8.02931 76.3913 91.0136 91.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 6.4e-05 1024 90 528 178176 41.8626 13.3203 75.2644 412.743 543.404 543.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 3.2e-05 2048 480 1824 537600 101.417 56.1093 2767.79 1676.67 4602.15 4602.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 360 0.000256 512 60 456 44800 4.63376 1.71008 14.5377 72.0968 93.166 93.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 6.4e-05 1024 90 528 186368 41.7943 13.527 141.634 419.289 616.457 616.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 3.2e-05 2048 480 1824 535808 101.258 56.0192 1747.91 1674.16 3579.51 3579.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 360 0.000256 512 60 456 43008 4.56528 1.67392 9.02858 74.9446 90.3993 90.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 6.4e-05 1024 90 528 179200 41.9691 13.3631 87.063 414.034 556.64 556.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 3.2e-05 2048 480 1824 537600 101.118 56.0783 2682.73 1676.99 4517.09 4517.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 360 0.000256 512 60 456 45056 4.68755 1.72237 14.083 72.769 93.4468 93.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 6.4e-05 1024 90 528 184320 41.9056 13.4906 136.278 418.063 609.955 610.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 3.2e-05 2048 480 1824 536576 101.263 56.1649 1767.1 1675.18 3599.86 3599.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 360 0.000256 512 60 456 45056 4.6927 1.72054 9.71507 76.843 93.152 93.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 6.4e-05 1024 90 528 180224 42.5388 13.4861 89.3665 417.822 563.423 563.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 3.2e-05 2048 480 1824 537984 101.307 56.2408 2942.95 1675.93 4776.61 4776.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 360 0.000256 512 60 456 43776 4.59667 1.6881 15.1038 76.7075 98.2795 98.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 6.4e-05 1024 90 528 179712 42.0583 13.4012 143.853 414.66 614.187 614.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 3.2e-05 2048 480 1824 536832 101.259 56.1438 2057.74 1674.51 3889.82 3889.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 360 0.000256 512 60 456 41472 4.51299 1.64496 10.2834 74.0478 90.674 90.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 6.4e-05 1024 90 528 175104 41.7708 13.3178 98.8823 408.168 562.355 562.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 3.2e-05 2048 480 1824 537600 101.162 56.1703 2798.26 1675.11 4630.86 4630.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 360 0.000256 512 60 456 43520 4.6791 1.70803 14.249 77.4947 98.3168 98.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 6.4e-05 1024 90 528 184320 42.1286 13.514 139.604 419.107 614.568 614.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 3.2e-05 2048 480 1824 537600 100.979 56.1149 2004.07 1677.08 3838.42 3838.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 360 0.000256 512 60 456 40960 4.81498 1.70563 9.91389 74.1355 90.7557 90.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 6.4e-05 1024 90 528 174080 42.6193 14.5296 95.5459 412.753 565.661 565.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 3.2e-05 2048 480 1824 536064 101.014 55.9612 3572.77 1672.79 5402.7 5402.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 360 0.000256 512 60 456 43008 4.69917 1.70259 18.1588 76.9679 101.715 101.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 6.4e-05 1024 90 528 178176 41.8553 13.3196 175.173 412.795 643.363 643.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 3.2e-05 2048 480 1824 534528 101.304 56.1111 2281.35 1674.71 4113.65 4113.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 360 0.000256 512 60 456 36864 4.77168 1.64429 10.3111 73.9899 90.8982 91.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 6.4e-05 1024 90 528 172032 42.8984 13.3194 108.895 412.842 578.177 578.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 3.2e-05 2048 480 1824 537600 101.387 56.1499 3520.61 1673.8 5352.13 5352.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 360 0.000256 512 60 456 41600 4.79331 1.71043 17.4404 75.9602 100.083 100.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 6.4e-05 1024 90 528 179200 41.8276 13.3591 173.385 412.239 641.022 641.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 3.2e-05 2048 480 1824 537600 101.337 56.1029 2385.67 1675.12 4218.39 4218.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 360 0.000256 512 60 456 38400 4.97498 1.71392 10.9916 77.1922 95.0512 95.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 6.4e-05 1024 90 528 179200 41.8608 13.3448 117.691 412.742 585.85 586.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 3.2e-05 2048 480 1824 535808 101.255 56.0528 3448.75 1673.04 5279.28 5279.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 360 0.000256 512 60 456 43008 4.56205 1.67117 17.6 74.9135 98.9355 99.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 6.4e-05 1024 90 528 179200 41.9778 13.3612 170.676 413.68 639.915 640.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 3.2e-05 2048 480 1824 534016 101.323 55.9465 2267.42 1673.35 4098.21 4098.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 360 0.000256 512 60 456 35840 4.63786 1.60077 10.0221 70.5944 87.0389 87.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 6.4e-05 1024 90 528 172032 41.5906 13.2367 108.257 404.361 567.659 567.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 3.2e-05 2048 480 1824 537600 101.376 56.067 3348.53 1673.82 5179.97 5180.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 360 0.000256 512 60 456 42240 4.75712 1.71069 16.8414 75.976 99.4709 99.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 6.4e-05 1024 90 528 176640 42.3309 13.3613 163.014 412.869 631.796 631.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 3.2e-05 2048 480 1824 533760 101.165 55.9452 2145.14 1669.27 3971.69 3971.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 360 0.000256 512 60 456 38400 4.96042 1.71213 10.2385 72.522 89.6151 89.7511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 6.4e-05 1024 90 528 168960 43.4064 13.336 101.106 412.584 570.647 570.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 3.2e-05 2048 480 1824 536576 101.232 56.0906 3197.42 1676.82 5031.74 5031.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 360 0.000256 512 60 456 45056 4.68736 1.72624 17.1685 76.8934 100.658 100.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 6.4e-05 1024 90 528 180224 42.5708 13.4945 158.785 418.058 633.438 633.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 3.2e-05 2048 480 1824 532480 101.459 55.9246 2139.06 1672.11 3968.73 3968.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 360 0.000256 512 60 456 40960 4.55114 1.64454 10.8669 71.6966 88.9468 89.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 6.4e-05 1024 90 528 180224 42.5531 13.8112 107.27 418.941 582.785 582.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 3.2e-05 2048 480 1825 539136 101.101 56.107 2611.51 1675.59 4444.49 4444.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 360 0.000256 512 60 450 45056 4.67219 1.7279 13.4057 73.5533 93.5427 93.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 6.4e-05 1024 90 525 186368 41.5956 13.4851 220.021 417.783 693.111 693.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 3.2e-05 2048 480 1825 538880 101.572 56.2715 2346.09 1675.19 4179.29 4179.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 360 0.000256 512 60 450 44800 4.72314 1.73053 12.0191 77.9562 96.6141 96.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 6.4e-05 1024 90 525 186880 41.817 13.5411 120.126 419.05 594.748 594.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 3.2e-05 2048 480 1825 538880 101.189 56.0868 1516.53 1675.48 3349.45 3349.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 360 0.000256 512 60 450 43520 4.68419 1.71098 7.76701 76.6794 91.0247 91.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 6.4e-05 1024 90 525 184320 42.2336 13.7967 180.237 419.192 655.68 655.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 3.2e-05 2048 480 1825 539136 101.321 56.2622 2496.37 1674.97 4329.11 4329.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 360 0.000256 512 60 450 43008 4.70483 1.7071 12.3832 75.7065 94.686 94.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 6.4e-05 1024 90 525 184320 41.6707 13.4533 125.443 416.511 597.298 597.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 3.2e-05 2048 480 1825 537600 101.013 55.9336 1610.27 1672.95 3440.34 3440.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 360 0.000256 512 60 450 43008 4.7023 1.70378 8.2503 73.2046 88.0439 88.1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 6.4e-05 1024 90 525 178176 41.8572 13.3153 78.8938 412.4 546.683 546.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 3.2e-05 2048 480 1825 538496 101.35 56.1088 2666.06 1674.65 4498.34 4498.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 360 0.000256 512 60 450 43008 4.73651 1.71254 13.379 73.54 93.5581 93.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 6.4e-05 1024 90 525 186368 41.7758 13.5226 136.541 418.972 611.02 611.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 3.2e-05 2048 480 1825 537600 101.135 56.0444 1687.43 1674.21 3518.99 3519.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 360 0.000256 512 60 450 39424 4.75984 1.67402 8.0207 70.7477 85.3887 85.5238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 6.4e-05 1024 90 525 179200 41.9984 13.365 84.5886 414.079 554.244 554.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 3.2e-05 2048 480 1825 538624 101.029 56.0275 2780.64 1675.7 4613.57 4613.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 360 0.000256 512 60 450 45056 4.68128 1.72262 14.5842 76.1531 97.3307 97.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 6.4e-05 1024 90 525 184320 41.8547 13.4836 141.085 417.735 614.369 614.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 3.2e-05 2048 480 1825 538624 101.013 56.1647 1838.49 1675.84 3671.68 3671.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 360 0.000256 512 60 450 45056 4.68854 1.72685 9.97603 77.9181 94.4886 94.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 6.4e-05 1024 90 525 180224 42.5577 13.4821 92.424 417.933 566.614 566.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 3.2e-05 2048 480 1825 539136 101.408 56.3323 2949.92 1674.92 4782.76 4782.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 360 0.000256 512 60 450 41472 4.72602 1.69235 14.2518 70.5725 91.4279 91.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 6.4e-05 1024 90 525 179712 42.0899 13.4472 145.644 414.244 615.639 615.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 3.2e-05 2048 480 1825 539136 101.089 56.0734 2116.68 1676.14 3950.16 3950.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 360 0.000256 512 60 450 36864 4.77299 1.64454 9.37965 74.1014 90.0858 90.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 6.4e-05 1024 90 525 175104 41.7895 13.2588 103.056 408.52 566.845 567.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 3.2e-05 2048 480 1825 538880 101.054 56.1087 2868.7 1676.9 4702.94 4703.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 360 0.000256 512 60 450 43520 4.6785 1.70451 14.577 71.2339 92.3794 92.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 6.4e-05 1024 90 525 184320 42.1222 13.5132 145.999 419.504 621.352 621.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 3.2e-05 2048 480 1825 537600 100.973 56.0108 2014.33 1677.29 3848.77 3848.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 360 0.000256 512 60 450 40960 4.82112 1.70432 9.96346 72.0415 88.7171 88.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 6.4e-05 1024 90 525 174080 42.6064 13.3188 96.6073 412.803 565.546 565.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 3.2e-05 2048 480 1825 537600 100.897 55.9657 3486.49 1674.02 5317.54 5317.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 360 0.000256 512 60 450 43008 4.70166 1.70272 17.6921 75.9639 100.244 100.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 6.4e-05 1024 90 525 178176 41.831 13.355 171.552 412.534 639.491 639.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 3.2e-05 2048 480 1825 537600 100.981 55.9774 2338.81 1674.43 4170.37 4170.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 360 0.000256 512 60 450 36864 4.7792 1.64714 10.4003 75.035 92.0447 92.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 6.4e-05 1024 90 525 172032 42.8865 13.3448 111.215 412.828 580.487 580.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 3.2e-05 2048 480 1825 537600 101.395 56.4308 3480.4 1673.41 5311.81 5311.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 360 0.000256 512 60 450 41600 4.79357 1.7103 17.2389 72.7977 96.7244 96.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 6.4e-05 1024 90 525 179200 41.8741 13.5027 172.391 412.133 640.113 640.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 3.2e-05 2048 480 1825 537600 101.321 56.1534 2339.25 1674.07 4170.97 4171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 360 0.000256 512 60 450 38400 4.97712 1.70931 10.8608 74.0098 91.7381 91.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 6.4e-05 1024 90 525 179200 41.8465 13.3464 115.987 412.49 583.885 584.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 3.2e-05 2048 480 1825 537600 101.118 56.0441 3387.36 1674.38 5219.08 5219.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 360 0.000256 512 60 450 39424 4.76163 1.6753 15.831 73.9037 96.3518 96.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 6.4e-05 1024 90 525 179200 41.9812 13.3639 168.525 413.97 638.049 638.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 3.2e-05 2048 480 1825 537600 100.89 55.9343 2219.33 1673.13 4049.46 4049.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 360 0.000256 512 60 450 35840 4.63731 1.59949 9.7288 71.546 87.6956 87.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 6.4e-05 1024 90 525 172032 41.5819 13.2321 105.981 404.304 565.316 565.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 3.2e-05 2048 480 1825 537600 101.37 56.0952 3276.41 1673.86 5107.91 5108.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 360 0.000256 512 60 450 42240 4.75853 1.70803 16.3948 71.7739 94.8186 94.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 6.4e-05 1024 90 525 176640 42.2967 13.3628 160.371 412.25 628.497 628.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 3.2e-05 2048 480 1825 533760 101.2 56.1781 2159.79 1670.46 3987.8 3987.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 360 0.000256 512 60 450 38400 4.96515 1.71008 10.3051 74.6553 91.8217 91.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 6.4e-05 1024 90 525 168960 43.4102 13.3369 101.773 412.901 571.638 571.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 3.2e-05 2048 480 1825 538624 101.006 56.0262 3136 1675.6 4968.81 4968.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 360 0.000256 512 60 450 45056 4.6904 1.72774 16.7888 75.8063 99.1969 99.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 6.4e-05 1024 90 525 180224 42.7164 13.4896 155.919 417.764 630.111 630.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 3.2e-05 2048 480 1825 536576 100.947 55.9642 2209.2 1670.5 4036.8 4036.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 360 0.000256 512 60 450 40960 4.55779 1.6416 11.0926 69.5495 87.0263 87.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 6.4e-05 1024 90 525 180224 42.5628 13.4912 109.849 418.053 584.169 584.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 3.2e-05 2048 480 1824 538624 101.078 56.1766 2276.47 1676.93 4110.82 4110.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 360 0.000256 512 60 448 44032 4.73059 1.72272 11.6161 78.9332 97.1852 97.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 6.4e-05 1024 90 544 192512 40.6518 13.4823 197.065 418.16 669.566 669.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 3.2e-05 2048 480 1824 538624 101.082 55.9892 1467.57 1675.23 3300.04 3300.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 360 0.000256 512 60 448 43008 4.78909 1.72371 7.56592 76.0993 90.3653 90.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 470 6.4e-05 1024 90 544 192512 40.7003 13.783 204.008 417.758 676.473 676.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 3.2e-05 2048 480 1824 538880 101.527 56.141 2325.73 1675.27 4158.83 4158.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 360 0.000256 512 60 448 44800 4.71971 1.73066 12.2081 80.0216 98.8649 98.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 6.4e-05 1024 90 544 192000 40.9918 13.525 125.242 419.183 599.158 599.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 3.2e-05 2048 480 1824 538880 101.189 56.1213 1501.54 1676.74 3335.76 3335.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 360 0.000256 512 60 448 43520 4.6919 1.7103 7.8137 76.4284 90.8296 90.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 6.4e-05 1024 90 544 189440 41.4203 13.5168 190.808 419.442 665.403 665.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 3.2e-05 2048 480 1824 538368 101.17 56.0588 2523.91 1674.95 4356.26 4356.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 360 0.000256 512 60 448 43008 4.71117 1.70675 12.7762 76.3969 95.7738 95.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 6.4e-05 1024 90 544 190464 40.6966 13.4615 134.799 416.439 605.611 605.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 3.2e-05 2048 480 1824 537600 100.913 55.9221 1614.33 1672.68 3444.01 3444.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 360 0.000256 512 60 448 43008 4.70323 1.7048 8.44019 74.8671 89.8967 90.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 6.4e-05 1024 90 544 184320 40.956 14.2234 84.6035 412.332 552.324 552.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 3.2e-05 2048 480 1824 538496 101.387 56.1152 2481.71 1675.06 4314.44 4314.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 360 0.000256 512 60 448 43008 4.73562 1.71629 12.573 77.6271 96.8339 96.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 6.4e-05 1024 90 544 189952 41.2419 13.525 133.54 418.544 607.062 607.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 3.2e-05 2048 480 1824 537600 101.088 56.023 1581.72 1674.26 3413.24 3413.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 360 0.000256 512 60 448 39424 4.76326 1.67322 7.62166 76.0027 90.2433 90.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 6.4e-05 1024 90 544 186368 40.8878 13.3582 84.5504 414.082 553.088 553.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 3.2e-05 2048 480 1824 537600 101.296 56.0596 1298.01 1674.53 3130.07 3130.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 360 0.000256 512 60 448 37632 4.87862 1.67578 6.19744 71.8902 84.8275 84.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 6.4e-05 1024 90 544 182784 42.3758 14.2877 68.9733 419.011 544.859 545.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 3.2e-05 2048 480 1824 538624 101.075 55.9923 2510.72 1675.68 4343.65 4343.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 360 0.000256 512 60 448 43008 4.79069 1.72758 12.8905 77.126 96.7176 96.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 6.4e-05 1024 90 544 192512 40.5848 13.4848 137.028 417.845 609.162 609.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 3.2e-05 2048 480 1824 538624 100.995 55.9882 1687.07 1676.89 3521.12 3521.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 360 0.000256 512 60 448 40960 4.90909 1.72675 8.6248 75.8498 91.298 91.4297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 6.4e-05 1024 90 544 188416 41.287 13.486 91.3737 418.192 564.545 564.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 3.2e-05 2048 480 1824 537600 100.928 56.1134 1394.5 1673.03 3224.74 3224.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 360 0.000256 512 60 448 36864 4.77568 1.64451 6.68013 73.9402 87.2326 87.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 6.4e-05 1024 90 544 184320 41 13.3186 74.9532 412.611 542.094 542.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 3.2e-05 2048 480 1824 537984 101.358 56.2483 3579 1676.46 5413.24 5413.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 360 0.000256 512 60 448 41472 4.72595 1.69546 17.5614 75.5958 99.7622 99.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 6.4e-05 1024 90 544 188928 40.6906 13.3962 190.465 414.647 659.415 659.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 3.2e-05 2048 480 1824 536832 101.176 56.105 2243.68 1676.16 4077.29 4077.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 360 0.000256 512 60 448 36864 4.76989 1.64659 10.4272 71.0768 88.1008 88.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 6.4e-05 1024 90 544 184320 40.3895 14.3244 118.206 408.561 581.693 581.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 3.2e-05 2048 480 1824 535680 101.125 56.0476 1852.16 1670.55 3680.05 3680.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 360 0.000256 512 60 448 41472 4.7297 1.69738 9.84086 68.8305 85.2855 85.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 6.4e-05 1024 90 544 179712 41.2104 13.573 95.5161 408.659 559.176 559.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 3.2e-05 2048 480 1824 538880 101.093 56.2156 3345.05 1675.74 5178.27 5178.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 360 0.000256 512 60 448 43520 4.68208 1.70803 17.432 76.1485 100.155 100.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 6.4e-05 1024 90 544 189440 41.3348 13.5125 178.91 419.137 653.101 653.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 3.2e-05 2048 480 1824 537600 100.899 56.0925 2243.11 1677.27 4077.55 4077.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 360 0.000256 512 60 448 40960 4.81939 1.7015 11.2216 76.3604 94.2879 94.4171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 6.4e-05 1024 90 544 184320 40.9503 14.5019 117.014 412.793 585.469 585.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 3.2e-05 2048 480 1824 533760 101.16 55.934 1864.49 1670.1 3691.85 3691.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 360 0.000256 512 60 448 38400 4.96826 1.71152 9.15763 75.6529 91.6755 91.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 6.4e-05 1024 90 544 184320 41.0299 13.3358 98.59 412.678 565.843 566.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 3.2e-05 2048 480 1824 537600 100.921 56.0787 3167.6 1673.01 4997.78 4997.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 360 0.000256 512 60 448 43008 4.70246 1.70378 16.2178 72.7766 95.584 95.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 6.4e-05 1024 90 544 184320 40.9655 13.3181 165.612 412.294 632.405 632.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 3.2e-05 2048 480 1824 537600 101.023 56.0005 2058.95 1673.47 3889.63 3889.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 360 0.000256 512 60 448 36864 4.77587 1.64272 9.62698 73.9466 90.173 90.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 6.4e-05 1024 90 544 184320 41.029 13.3226 108.163 412.514 575.243 575.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 3.2e-05 2048 480 1824 534528 100.889 56.0918 1777.16 1669.45 3603.76 3603.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 360 0.000256 512 60 448 36864 4.77693 1.6409 8.24307 69.4516 84.2981 84.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 6.4e-05 1024 90 544 165888 41.0669 13.1647 84.5719 396.065 535.083 535.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 3.2e-05 2048 480 1824 537600 101.378 56.116 3112.32 1675.24 4945.23 4945.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 360 0.000256 512 60 448 41600 4.7945 1.71005 15.6648 71.8082 94.1584 94.2875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 6.4e-05 1024 90 544 185600 40.9099 13.3556 163.536 412.587 630.599 630.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 3.2e-05 2048 480 1824 537600 101.297 56.2365 2167.22 1673.99 3998.92 3999.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 360 0.000256 512 60 448 38400 4.97651 1.70755 10.557 77.2612 94.6833 94.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 6.4e-05 1024 90 544 179200 41.8885 14.4343 109.92 412.47 578.919 579.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 3.2e-05 2048 480 1824 537600 101.389 56.1374 1797.52 1675.58 3630.79 3630.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 360 0.000256 512 60 448 38400 4.98746 1.71517 8.75629 75.1119 90.7543 90.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 6.4e-05 1024 90 544 172800 43.0309 13.3612 88.7603 412.797 558.161 558.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 3.2e-05 2048 480 1824 537600 101.115 56.0112 3045.09 1674.05 4876.45 4876.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 360 0.000256 512 60 448 39424 4.764 1.6769 14.4548 74.9521 96.0331 96.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 6.4e-05 1024 90 544 186368 40.9087 13.7669 160.525 413.928 629.345 629.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 3.2e-05 2048 480 1824 537600 100.974 56.0355 2119.8 1673.1 3950.09 3950.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 360 0.000256 512 60 448 35840 4.6407 1.60198 9.57818 72.5995 88.6057 88.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 6.4e-05 1024 90 544 172032 41.6005 14.047 103.311 404.257 563.429 563.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 3.2e-05 2048 480 1824 537600 101.066 56.0321 1738.2 1672.99 3568.48 3568.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 360 0.000256 512 60 448 32256 5.18624 1.67811 7.47206 71.8784 86.3952 86.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 6.4e-05 1024 90 544 172032 41.6684 13.239 86.2567 404.199 545.58 545.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 3.2e-05 2048 480 1824 537600 101.362 56.0763 2972.82 1675.21 4805.65 4805.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 360 0.000256 512 60 448 42240 4.75424 1.70893 15.1857 76.0186 97.8494 97.9822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 6.4e-05 1024 90 544 184320 41.1086 13.3482 155.272 412.586 622.528 622.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 3.2e-05 2048 480 1824 533760 101.242 55.9166 2112.38 1668.61 3938.33 3938.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 360 0.000256 512 60 448 38400 4.96752 1.71213 10.1881 72.5095 89.5577 89.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 6.4e-05 1024 90 544 184320 41.0488 13.3348 111.69 412.999 579.29 579.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 3.2e-05 2048 480 1824 535680 101.176 56.1028 1748.54 1670.53 3576.51 3576.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 360 0.000256 512 60 448 34560 4.50528 1.5535 8.03971 70.6579 84.9391 85.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 6.4e-05 1024 90 544 161280 42.9838 13.2263 81.5822 402.558 540.565 540.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 3.2e-05 2048 480 1824 538624 100.987 56.0006 2998.95 1675.84 4831.96 4832.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 360 0.000256 512 60 448 40960 4.9184 1.73197 14.8762 75.8119 97.5282 97.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 6.4e-05 1024 90 544 188416 41.2996 13.8619 160.146 417.819 633.349 633.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 3.2e-05 2048 480 1824 536576 100.954 55.8817 2023.54 1670.43 3850.98 3851.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 360 0.000256 512 60 448 32768 5.0015 1.64653 8.31942 74.803 89.95 90.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 6.4e-05 1024 90 544 180224 42.5769 13.5386 103.887 430.771 590.985 591.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 3.2e-05 2048 480 1824 534528 100.493 55.725 1820.04 1665.12 3641.55 3641.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 360 0.000256 512 60 448 36864 4.7927 1.64758 8.85437 71.2612 86.7348 86.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 6.4e-05 1024 90 544 172032 40.1845 13.161 89.9392 396.084 539.577 539.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 3.2e-05 2048 480 1840 538624 101.079 56.062 2331.94 1675.38 4164.64 4164.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 360 0.000256 512 60 440 40960 4.8927 1.72038 11.157 77.2521 95.2059 95.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 6.4e-05 1024 90 520 184320 41.892 13.4861 185.513 417.749 658.859 659.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 3.2e-05 2048 480 1840 538624 101.174 55.9944 1500.43 1676.8 3334.57 3334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 360 0.000256 512 60 440 40960 4.90205 1.72547 7.36518 77.1699 91.3461 91.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 6.4e-05 1024 90 520 184320 41.9838 13.484 174.208 418.125 648.012 648.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 3.2e-05 2048 480 1840 538240 101.38 56.1807 2625.85 1676.74 4460.32 4460.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 360 0.000256 512 60 440 40960 4.92906 1.73056 12.7555 77.105 96.7054 96.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 6.4e-05 1024 90 520 186880 41.8059 13.525 134.959 419.362 609.865 610.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 3.2e-05 2048 480 1840 537600 101.15 56.2156 1683.8 1676.64 3517.97 3518.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 360 0.000256 512 60 440 38400 4.95696 1.7111 7.89907 76.1813 90.9261 91.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 6.4e-05 1024 90 520 184320 42.1439 13.5129 85.7211 420.005 561.596 561.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 3.2e-05 2048 480 1840 537600 101.296 56.1029 1376.42 1673.85 3207.85 3207.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 360 0.000256 512 60 440 38400 4.96886 1.7079 6.57738 74.9226 88.3616 88.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 6.4e-05 1024 90 520 176640 42.3438 13.6807 187.642 412.384 656.266 656.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 3.2e-05 2048 480 1840 538368 101.149 56.1494 2445.49 1676.11 4279.07 4279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 360 0.000256 512 60 440 39936 4.86259 1.70262 11.4358 76.3987 94.5821 94.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 6.4e-05 1024 90 520 184320 41.6459 13.458 121.823 416.76 593.903 594.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 3.2e-05 2048 480 1840 537600 100.923 55.9477 1597.81 1672.34 3427.2 3427.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 360 0.000256 512 60 440 39936 4.868 1.70794 7.75446 75.9095 90.4216 90.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 6.4e-05 1024 90 520 178176 41.8547 13.3221 77.8386 412.843 546.075 546.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 3.2e-05 2048 480 1840 536832 101.257 56.0818 1311.19 1676.15 3144.85 3144.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 360 0.000256 512 60 440 36864 4.77965 1.64262 6.13491 74.1001 86.8426 86.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 6.4e-05 1024 90 520 175104 41.7804 13.4154 63.3371 408.572 527.321 527.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 3.2e-05 2048 480 1840 538496 101.304 56.108 3504.19 1675.07 5336.85 5336.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 360 0.000256 512 60 440 39424 4.93504 1.71395 16.0336 76.2142 99.0836 99.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 6.4e-05 1024 90 520 186368 41.8167 13.5291 181.172 418.359 655.086 655.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 3.2e-05 2048 480 1840 537600 101.045 56.0716 2197.58 1672.83 4027.7 4027.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 360 0.000256 512 60 440 35840 4.95952 1.67491 9.47286 75.0511 91.3409 91.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 6.4e-05 1024 90 520 179200 41.9781 13.3632 108.604 414.367 578.522 578.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 3.2e-05 2048 480 1840 537600 101.175 56.2484 1785.32 1672.96 3615.87 3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 360 0.000256 512 60 440 37632 4.87581 1.67322 8.58182 74.899 90.2096 90.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 6.4e-05 1024 90 520 182784 42.422 13.5321 90.2743 418.496 564.941 565.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 3.2e-05 2048 480 1840 538624 101.012 55.984 3255.41 1675.42 5087.99 5088.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 360 0.000256 512 60 440 40960 4.90003 1.72266 15.7103 76.8132 99.3319 99.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 6.4e-05 1024 90 520 184320 41.8964 13.4926 166.145 417.672 639.423 639.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 3.2e-05 2048 480 1840 538624 101.033 55.9748 2074.8 1677.2 3909.19 3909.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 360 0.000256 512 60 440 40960 4.91021 1.72483 10.3321 76.993 94.1484 94.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 6.4e-05 1024 90 520 180224 42.5515 13.4833 103.6 418.281 578.132 578.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 3.2e-05 2048 480 1840 537600 100.962 55.9999 1682.91 1674.16 3514.2 3514.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 360 0.000256 512 60 440 36864 4.77661 1.63846 7.99536 72.8827 87.4679 87.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 6.4e-05 1024 90 520 172032 42.8831 13.3181 80.0771 412.624 549.113 549.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 3.2e-05 2048 480 1840 537984 101.363 56.2521 3339.01 1676.57 5173.37 5173.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 360 0.000256 512 60 440 39168 4.85098 1.69376 15.4187 74.5477 96.701 96.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 6.4e-05 1024 90 520 179712 42.0659 13.3985 164.862 414.646 635.187 635.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 3.2e-05 2048 480 1840 536832 101.198 56.0798 2163.6 1676.52 3997.57 3997.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 360 0.000256 512 60 440 36864 4.77533 1.64243 9.83325 73.058 89.4885 89.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 6.4e-05 1024 90 520 175104 41.7676 13.2772 104.051 408.665 567.976 568.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 3.2e-05 2048 480 1840 535680 101.117 55.9555 1902.39 1670.35 3729.99 3730.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 360 0.000256 512 60 440 34560 5.13392 1.69779 8.02621 73.0412 88.0792 88.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 6.4e-05 1024 90 520 165888 43.2855 13.3184 87.4213 408.6 552.845 553.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 3.2e-05 2048 480 1840 534528 100.843 55.8838 1686.6 1670.74 3514.23 3514.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 360 0.000256 512 60 440 36864 4.78202 1.64125 8.04269 73.698 88.3462 88.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 6.4e-05 1024 90 520 165888 41.0482 14.2469 78.4223 396.371 530.299 530.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 3.2e-05 2048 480 1840 537600 101.147 56.0869 3126.89 1677.05 4961.35 4961.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 360 0.000256 512 60 440 38400 4.95069 1.7065 14.342 76.1926 97.3753 97.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 6.4e-05 1024 90 520 184320 42.1366 13.5107 157.627 419.468 632.955 633.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 3.2e-05 2048 480 1840 537600 101.001 56.0148 2127.98 1675.7 3960.87 3961.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 360 0.000256 512 60 440 35840 5.10877 1.70394 9.69939 71.9895 88.6843 88.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 6.4e-05 1024 90 520 174080 42.6188 13.3202 101.367 412.642 570.156 570.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 3.2e-05 2048 480 1840 533760 101.167 56.0355 1769.37 1670.61 3597.36 3597.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 360 0.000256 512 60 440 38400 4.96957 1.70963 8.4265 69.3679 84.6562 84.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 6.4e-05 1024 90 520 168960 43.4043 13.3898 83.134 412.81 552.953 553.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 3.2e-05 2048 480 1840 537600 101.016 56.1379 1757.71 1677.88 3592.92 3593.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 360 0.000256 512 60 440 30720 4.93558 1.60413 6.87709 69.7826 83.3827 83.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 6.4e-05 1024 90 520 163840 44.1028 13.3285 79.2965 412.906 549.846 550.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 3.2e-05 2048 480 1840 537600 100.929 55.9165 2952.24 1674.18 4783.44 4783.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 360 0.000256 512 60 440 39936 4.86477 1.70602 14.2972 72.8124 93.8647 93.9989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 6.4e-05 1024 90 520 178176 41.8648 13.3204 143.526 413.298 612.225 612.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 3.2e-05 2048 480 1840 537600 101.059 55.9981 2101.07 1674.72 3933.02 3933.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 360 0.000256 512 60 440 36864 4.78221 1.64742 9.74262 69.7777 86.1328 86.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 6.4e-05 1024 90 520 172032 42.9088 13.6827 99.4166 412.829 569.059 569.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 3.2e-05 2048 480 1840 534528 100.897 55.9973 1722.15 1670.74 3549.96 3550.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 360 0.000256 512 60 440 36864 4.7816 1.6503 8.22752 73.743 88.585 88.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 6.4e-05 1024 90 520 165888 41.0589 13.244 79.891 396.468 530.879 531.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 3.2e-05 2048 480 1840 534528 100.451 55.6769 1617.12 1666.89 3440.32 3440.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 360 0.000256 512 60 440 36864 4.78906 1.6447 7.76726 72.3616 86.7434 86.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 6.4e-05 1024 90 520 147456 43.7208 13.1597 67.8656 396.515 521.477 521.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 3.2e-05 2048 480 1840 537600 101.371 56.3098 3062.6 1673.82 4894.28 4894.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 360 0.000256 512 60 440 38400 4.96419 1.70928 14.3359 75.9622 97.1512 97.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 6.4e-05 1024 90 520 179200 41.8391 13.4595 150.637 412.231 618.387 618.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 3.2e-05 2048 480 1840 537600 101.381 56.1248 2083.53 1675.31 3916.52 3916.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 360 0.000256 512 60 440 38400 4.98096 1.70925 10.0913 76.1501 93.1153 93.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 6.4e-05 1024 90 520 179200 41.882 13.4636 102.833 412.769 571.167 571.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 3.2e-05 2048 480 1840 537600 101.337 56.2746 1803.29 1675.92 3636.98 3637.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 360 0.000256 512 60 440 38400 4.99222 1.71565 8.97203 61.6733 77.5302 77.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 6.4e-05 1024 90 520 172800 43.0161 13.3632 86.5431 413 556.135 556.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 3.2e-05 2048 480 1840 531200 101.178 55.8598 1635.65 1666.27 3459.13 3459.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 360 0.000256 512 60 440 38400 4.98614 1.71245 8.28211 74.4514 89.6159 89.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 6.4e-05 1024 90 520 179200 41.8395 13.5945 82.9247 412.691 551.266 551.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 3.2e-05 2048 480 1824 536576 101.157 56.0598 2488.61 1675.57 4321.58 4321.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 360 0.000256 512 60 480 44032 4.72704 1.72346 13.6675 73.6571 93.9585 94.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 6.4e-05 1024 90 528 182272 42.2969 13.4917 199.04 417.685 672.731 672.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 3.2e-05 2048 480 1824 536576 101.25 55.9892 1606.83 1677.01 3441.25 3441.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 360 0.000256 512 60 480 43008 4.79312 1.72387 8.76851 75.8207 91.2887 91.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 6.4e-05 1024 90 528 180224 42.6312 13.4887 184.449 431.348 672.138 672.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 3.2e-05 2048 480 1824 534528 101.179 56.0171 1324.89 1674.4 3156.66 3156.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 360 0.000256 512 60 480 43008 4.70486 1.70493 7.45517 75.975 90.0243 90.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 470 6.4e-05 1024 90 528 178176 41.9184 13.3245 201.858 412.67 669.995 670.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 3.2e-05 2048 480 1824 536320 101.704 56.186 2419.85 1675.33 4253.25 4253.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 360 0.000256 512 60 480 43520 4.78854 1.73245 12.9391 77.2811 96.9279 97.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 6.4e-05 1024 90 528 184320 42.2012 13.5267 122.073 419.071 597.086 597.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 3.2e-05 2048 480 1824 536320 101.391 56.0886 1585.68 1677.08 3420.41 3420.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 360 0.000256 512 60 480 40960 4.82224 1.7095 8.34282 76.1958 91.2545 91.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 6.4e-05 1024 90 528 184320 42.1294 13.5158 80.6706 419.581 556.108 556.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 3.2e-05 2048 480 1824 535680 101.62 56.1181 1294.69 1673.74 3126.35 3126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 360 0.000256 512 60 480 42240 4.76458 1.70598 7.2752 74.92 88.854 88.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 6.4e-05 1024 90 528 176640 42.4042 13.3498 169.07 412.348 637.393 637.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 3.2e-05 2048 480 1824 536064 101.382 56.1623 3381.28 1674.69 5213.69 5213.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 360 0.000256 512 60 480 43008 4.71011 1.97632 17.8984 73.9414 98.7087 98.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 6.4e-05 1024 90 528 181248 42.1226 13.566 170.69 416.276 642.871 643.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 3.2e-05 2048 480 1824 534528 101.159 56.0005 2115.52 1673.89 3946.75 3946.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 360 0.000256 512 60 480 43008 4.70672 1.70765 11.7959 75.9797 94.3773 94.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 6.4e-05 1024 90 528 178176 41.8259 13.3201 105.083 412.602 573.043 573.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 3.2e-05 2048 480 1824 534528 101.399 56.1293 1705.72 1674.94 3538.37 3538.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 360 0.000256 512 60 480 36864 4.76835 1.64419 8.33123 72.9632 87.8889 88.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 6.4e-05 1024 90 528 175104 41.7646 13.5809 83.6335 408.17 547.369 547.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 3.2e-05 2048 480 1824 534528 101.269 55.9554 1444.37 1674.37 3276.13 3276.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 360 0.000256 512 60 480 36864 4.7743 1.6465 7.15306 72.8852 86.6393 86.7714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 6.4e-05 1024 90 528 172032 42.887 13.3167 69.7864 412.656 538.857 539.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 3.2e-05 2048 480 1824 536704 101.486 56.1018 3129.02 1675.28 4962.07 4962.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 360 0.000256 512 60 480 43008 4.73754 1.71542 16.739 76.2278 99.6023 99.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 6.4e-05 1024 90 528 182784 42.3901 13.5188 159.59 418.412 634.127 634.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 3.2e-05 2048 480 1824 535808 101.296 56.0857 1974.18 1673.98 3805.72 3805.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 360 0.000256 512 60 480 39424 4.76515 1.67536 10.3395 73.8945 90.861 90.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 6.4e-05 1024 90 528 179200 41.9666 13.4964 99.3391 414.359 569.38 569.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 3.2e-05 2048 480 1824 534912 101.556 56.107 1616.14 1672.91 3446.88 3447.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 360 0.000256 512 60 480 37632 4.87651 1.67904 8.18656 72.7995 87.7278 87.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 6.4e-05 1024 90 528 182784 42.4024 13.5355 82.7257 418.489 557.367 557.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 3.2e-05 2048 480 1824 534016 101.268 56.0765 1452.65 1673.08 3283.25 3283.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 360 0.000256 512 60 480 35840 4.63514 1.59949 7.20339 71.502 85.1275 85.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 6.4e-05 1024 90 528 172032 41.6037 13.2286 71.8373 404.151 531.031 531.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 3.2e-05 2048 480 1824 536576 101.211 56.0429 3032.39 1675.47 4865.29 4865.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 360 0.000256 512 60 480 43008 4.7929 1.72186 16.4401 73.6627 96.7974 96.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 6.4e-05 1024 90 528 180224 42.577 13.5578 152.184 417.676 626.205 626.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 3.2e-05 2048 480 1824 536576 101.278 55.9842 1962.32 1677.02 3796.78 3796.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 360 0.000256 512 60 480 40960 4.91078 1.72646 10.5099 72.8593 90.1927 90.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 6.4e-05 1024 90 528 180224 42.5529 13.484 98.2349 418.282 572.767 572.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 3.2e-05 2048 480 1824 534528 101.314 55.9756 1631.42 1674.27 3463.15 3463.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 360 0.000256 512 60 480 36864 4.77619 1.64234 8.02243 72.8818 87.5034 87.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 6.4e-05 1024 90 528 172032 42.9032 13.3202 79.2853 412.658 548.379 548.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 3.2e-05 2048 480 1824 532480 101.322 55.9846 1433.08 1671.84 3262.39 3262.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 360 0.000256 512 60 480 32768 5.01107 1.64602 6.3024 71.6445 84.7835 84.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 6.4e-05 1024 90 528 180224 42.5745 13.6689 73.1028 418.279 547.837 547.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 3.2e-05 2048 480 1824 535680 101.653 56.1975 2966.95 1674.77 4799.75 4799.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 360 0.000256 512 60 480 41472 4.72819 1.68982 15.7169 75.5498 97.8673 98.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 6.4e-05 1024 90 528 179712 42.1028 13.5781 147.517 414.255 617.666 617.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 3.2e-05 2048 480 1824 534528 101.477 56.0687 2051.88 1674.99 3884.59 3884.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 360 0.000256 512 60 480 36864 4.7712 1.64432 9.9543 73.0083 89.5568 89.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 6.4e-05 1024 90 528 175104 41.7669 13.2588 99.8634 420.815 575.918 576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 3.2e-05 2048 480 1824 532224 101.593 55.9674 1728.41 1670.39 3556.53 3556.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 360 0.000256 512 60 480 41472 4.73728 1.69574 9.56045 73.0332 89.2076 89.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 6.4e-05 1024 90 528 165888 43.2893 13.2789 80.9343 408.602 546.316 546.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 3.2e-05 2048 480 1824 529920 101.496 55.9391 1726.84 1670.79 3555.23 3555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 360 0.000256 512 60 480 36864 4.78154 1.64454 8.4561 72.638 87.7049 87.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 6.4e-05 1024 90 528 165888 41.0715 13.1584 81.7151 396.334 532.496 532.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 3.2e-05 2048 480 1824 536320 101.411 56.0912 2938.23 1676.85 4772.76 4772.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 360 0.000256 512 60 480 40960 4.81434 1.70541 15.4797 76.191 98.3741 98.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 6.4e-05 1024 90 528 184320 42.1511 13.5147 148.479 419.409 623.759 623.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 3.2e-05 2048 480 1824 535040 101.212 56.1951 2097.04 1675.71 3930.33 3930.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 360 0.000256 512 60 480 40960 4.81574 1.70685 11.1457 71.9927 89.8434 89.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 6.4e-05 1024 90 528 174080 42.6047 13.3195 100.901 412.42 569.464 569.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 3.2e-05 2048 480 1824 533760 101.182 55.9028 1722.07 1670.64 3549.96 3550.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 360 0.000256 512 60 480 38400 4.96867 1.7144 8.9825 75.6774 91.5249 91.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 6.4e-05 1024 90 528 168960 43.4027 13.3377 81.147 412.812 550.91 551.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 3.2e-05 2048 480 1824 532480 101.758 56.0994 1606.88 1676.12 3441.02 3441.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 360 0.000256 512 60 480 30720 4.9328 1.60323 7.09139 72.8898 86.6986 86.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 6.4e-05 1024 90 528 163840 44.0891 13.3243 74.7126 412.524 544.859 545.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 3.2e-05 2048 480 1850 536576 101.172 56.0026 2655.34 1675.6 4488.29 4488.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 360 0.000256 512 60 450 41984 4.83286 1.72205 13.1847 76.8998 96.8197 96.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 6.4e-05 1024 90 550 176128 43.1984 13.4817 204.996 417.692 679.584 679.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 3.2e-05 2048 480 1850 536576 101.27 56.0532 1694.79 1675.65 3527.94 3528.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 360 0.000256 512 60 450 40960 4.9081 1.71971 8.45264 75.7695 91.0324 91.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 6.4e-05 1024 90 550 176128 43.2716 13.4911 192.423 417.833 667.238 667.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 3.2e-05 2048 480 1850 534528 101.166 55.9698 1383.54 1674.02 3214.87 3215.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 360 0.000256 512 60 450 39936 4.86662 1.7065 7.08675 70.7011 84.5403 84.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 470 6.4e-05 1024 90 550 172032 42.8879 13.3218 205.463 412.651 674.555 674.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 3.2e-05 2048 480 1850 536960 101.496 56.1132 2484.16 1674.9 4316.84 4316.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 360 0.000256 512 60 450 42240 4.86646 1.73011 12.3481 76.3309 95.4585 95.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 6.4e-05 1024 90 550 176640 43.3808 13.6888 123.086 419.101 599.468 599.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 3.2e-05 2048 480 1850 536320 101.39 56.0916 1594.03 1676.88 3428.57 3428.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 360 0.000256 512 60 450 40960 4.81901 1.70659 7.99814 77.2333 91.9359 92.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 6.4e-05 1024 90 550 174080 43.6673 13.5196 78.4251 434.717 570.544 570.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 3.2e-05 2048 480 1850 535680 101.537 56.1238 1324.33 1673.87 3156.04 3156.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 360 0.000256 512 60 450 38400 4.97651 1.70803 6.49418 73.8933 87.2517 87.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 6.4e-05 1024 90 550 168960 43.5589 13.4358 167.357 412.355 636.921 637.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 3.2e-05 2048 480 1850 535040 101.22 56.1336 1138.2 1677.51 2973.24 2973.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 360 0.000256 512 60 450 40960 4.8199 1.70701 6.01587 74.1471 86.874 87.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 6.4e-05 1024 90 550 163840 44.1221 13.3202 157.224 412.811 627.698 627.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 3.2e-05 2048 480 1850 536064 101.388 56.2216 3388.95 1676.1 5222.83 5222.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 360 0.000256 512 60 450 41472 4.78192 1.70595 16.3575 76.0895 99.1192 99.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 6.4e-05 1024 90 550 175104 43.0621 13.4544 169.061 416.635 642.419 642.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 3.2e-05 2048 480 1850 534528 101.17 56.0698 2097.49 1672.79 3927.69 3927.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 360 0.000256 512 60 450 39936 4.86208 1.70634 10.4218 75.8794 93.05 93.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 6.4e-05 1024 90 550 172032 42.8307 13.3199 102.277 412.233 570.875 571.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 3.2e-05 2048 480 1850 534528 101.412 56.1514 1709.68 1676.58 3544 3544.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 360 0.000256 512 60 450 36864 4.77661 1.6424 7.84435 75.113 89.5575 89.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 6.4e-05 1024 90 550 165888 43.1906 13.2588 81.1912 408.564 546.421 546.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 3.2e-05 2048 480 1850 534528 101.299 56.0269 1456.38 1673.01 3286.89 3287.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 360 0.000256 512 60 450 36864 4.78192 1.6425 6.844 68.6334 82.0861 82.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 6.4e-05 1024 90 550 172032 42.9433 13.3174 71.9449 412.349 540.768 540.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 3.2e-05 2048 480 1850 536704 101.527 56.1541 3115.72 1676.66 4950.24 4950.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 360 0.000256 512 60 450 41216 4.83446 1.71216 15.2652 76.2713 98.2624 98.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 6.4e-05 1024 90 550 175616 43.5147 13.5534 157.199 418.753 633.229 633.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 3.2e-05 2048 480 1850 535808 101.222 56.228 1972.46 1674.42 3804.5 3804.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 360 0.000256 512 60 450 39424 4.77008 1.67251 9.86106 73.9074 90.3932 90.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 6.4e-05 1024 90 550 172032 43.1318 13.3853 97.6202 414.099 568.45 568.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 3.2e-05 2048 480 1850 534912 101.585 56.1163 1611.87 1672.53 3442.27 3442.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 360 0.000256 512 60 450 37632 4.87638 1.67731 7.81683 69.6362 84.1895 84.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 6.4e-05 1024 90 550 172032 44.0612 13.5828 80.2137 418.612 556.678 556.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 3.2e-05 2048 480 1850 534016 101.298 55.9616 1450.88 1674.54 3282.85 3282.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 360 0.000256 512 60 450 35840 4.64067 1.59859 6.89661 69.4327 82.754 82.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 6.4e-05 1024 90 550 157696 43.8057 13.2526 66.0008 404.45 527.719 527.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 3.2e-05 2048 480 1850 536576 101.265 56.0251 3085.8 1675.35 4918.61 4918.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 360 0.000256 512 60 450 40960 4.90678 1.72438 15.0964 76.8101 98.7224 98.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 6.4e-05 1024 90 550 176128 43.1916 13.4986 153.839 417.881 628.629 628.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 3.2e-05 2048 480 1850 536576 101.184 56.017 1996.99 1676.11 3830.47 3830.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 360 0.000256 512 60 450 40960 4.91725 1.72627 10.2719 77.918 95.0168 95.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 6.4e-05 1024 90 550 172032 43.7662 13.4862 97.5599 418.46 573.487 573.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 3.2e-05 2048 480 1850 534528 101.292 55.927 1679.77 1673.03 3510.19 3510.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 360 0.000256 512 60 450 36864 4.77558 1.64659 7.87005 73.9019 88.3735 88.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 6.4e-05 1024 90 550 172032 42.882 13.3208 83.757 412.349 552.526 552.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 3.2e-05 2048 480 1850 532480 101.346 56.1192 1483.06 1671.65 3312.34 3312.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 360 0.000256 512 60 450 32768 5.01549 1.6439 6.20358 72.6861 85.7322 85.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 6.4e-05 1024 90 550 163840 44.8789 13.5205 71.061 418.358 548.028 548.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 3.2e-05 2048 480 1850 535680 101.594 56.0827 3147.46 1675.06 4980.36 4980.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 360 0.000256 512 60 450 39168 4.85216 1.69334 14.7116 76.6094 98.05 98.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 6.4e-05 1024 90 550 175104 42.837 13.398 155.302 414.323 626.084 626.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 3.2e-05 2048 480 1850 534528 101.391 56.3708 2234.43 1676.36 4068.72 4068.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 360 0.000256 512 60 450 36864 4.77622 1.64403 10.1403 73.0587 89.8024 89.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 6.4e-05 1024 90 550 165888 43.1819 13.2526 105.251 408.627 570.523 570.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 3.2e-05 2048 480 1850 532224 101.593 56.0442 1827.77 1670.23 3655.81 3655.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 360 0.000256 512 60 450 34560 5.12998 1.69917 8.28045 74.0793 89.3772 89.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 6.4e-05 1024 90 550 165888 43.2848 13.2731 87.4051 409.051 553.228 553.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 3.2e-05 2048 480 1850 529920 101.47 55.9765 1732.45 1670.34 3560.4 3560.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 360 0.000256 512 60 450 36864 4.78627 1.6425 8.05421 70.5338 85.2018 85.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 6.4e-05 1024 90 550 147456 43.6749 13.1599 74.4924 396.284 527.82 527.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 3.2e-05 2048 480 1850 529920 101.935 55.9787 1583.53 1670.75 3412.36 3412.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 360 0.000256 512 60 450 23040 5.15123 1.55274 5.15078 69.615 81.6518 81.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 6.4e-05 1024 90 550 161280 43.0018 13.2369 75.4326 403.141 535.028 535.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 3.2e-05 2048 480 1850 536320 101.395 56.0869 3065.51 1677.05 4900.21 4900.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 360 0.000256 512 60 450 40960 4.81571 1.7055 15.1992 71.981 93.8833 94.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 6.4e-05 1024 90 550 174080 43.6901 13.515 150.468 419.409 627.298 627.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 3.2e-05 2048 480 1850 535040 101.312 56.0925 2098.22 1675.43 3931.22 3931.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 360 0.000256 512 60 450 40960 4.82157 1.70419 10.5308 75.136 92.3729 92.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 6.4e-05 1024 90 550 163840 44.0084 13.33 97.89 412.363 567.8 567.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 3.2e-05 2048 480 1850 533760 101.136 55.9911 1774.48 1669.06 3600.84 3600.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 360 0.000256 512 60 450 38400 4.96746 1.71197 8.87341 74.5672 90.3065 90.4389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 6.4e-05 1024 90 550 168960 43.4169 13.7765 85.1561 412.763 555.325 555.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 3.2e-05 2048 480 1850 532480 101.749 55.9981 1635.3 1676.37 3469.59 3469.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 360 0.000256 512 60 450 30720 4.93549 1.60291 6.72314 67.6344 81.0799 81.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 6.4e-05 1024 90 550 163840 44.0836 13.3223 77.6565 412.59 547.862 548.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 3.2e-05 2048 480 1850 531200 101.197 55.8072 1565.05 1667.22 3389.44 3389.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 360 0.000256 512 60 450 38400 4.9777 1.7153 8.01142 71.3293 86.2188 86.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 6.4e-05 1024 90 550 153600 45.4776 13.3463 70.9357 413.044 543.016 543.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 3.2e-05 2048 480 1860 537600 101.02 56.0906 2447.1 1676.59 4280.98 4281.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 360 0.000256 512 60 480 40960 4.90173 1.71856 12.3156 76.0832 95.2004 95.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 6.4e-05 1024 90 540 174080 43.5441 13.4861 183.249 417.994 658.489 658.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 3.2e-05 2048 480 1860 537600 101.067 55.9964 1603.54 1675.19 3435.96 3436.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 360 0.000256 512 60 480 40960 4.91053 1.7248 8.38154 77.8623 93.0659 93.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 6.4e-05 1024 90 540 172032 43.8298 13.484 168.582 418.101 644.214 644.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 3.2e-05 2048 480 1860 536064 101.013 56.1002 1292.68 1674.34 3124.31 3124.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 360 0.000256 512 60 480 39936 4.87661 1.70346 6.95962 74.9814 88.704 88.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 6.4e-05 1024 90 540 165888 43.9495 13.3202 159.675 412.717 629.873 630.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 3.2e-05 2048 480 1860 536576 101.184 56.0026 1120.51 1675.35 2953.21 2953.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 360 0.000256 512 60 480 40960 4.91283 1.72646 6.1881 75.7535 88.7685 88.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 470 6.4e-05 1024 90 540 172032 43.9155 13.4909 185.952 417.709 661.292 661.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 3.2e-05 2048 480 1860 537600 101.32 56.1316 3386.16 1676.79 5220.58 5220.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 360 0.000256 512 60 480 40960 4.92758 1.73021 16.7526 77.017 100.611 100.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 6.4e-05 1024 90 540 176640 43.3776 13.5296 172.312 419.369 648.803 648.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 3.2e-05 2048 480 1860 537600 101.109 56.0617 2101.85 1676.91 3936.1 3936.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 360 0.000256 512 60 480 38400 4.96304 1.70592 10.3447 74.1182 91.3137 91.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 6.4e-05 1024 90 540 174080 43.6838 13.519 104.063 419.558 581.04 581.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 3.2e-05 2048 480 1860 535680 101.538 56.1481 1708.01 1675.35 3541.22 3541.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 360 0.000256 512 60 480 38400 4.96656 1.71002 8.62717 73.8726 89.3588 89.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 6.4e-05 1024 90 540 168960 43.484 13.3488 83.6053 412.593 553.246 553.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 3.2e-05 2048 480 1860 537600 100.891 56.0594 1452.42 1675.9 3285.45 3285.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 360 0.000256 512 60 480 35840 5.1111 1.7039 7.03853 75.1069 89.1444 89.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 6.4e-05 1024 90 540 163840 44.0492 13.3164 203.454 412.377 673.416 673.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 3.2e-05 2048 480 1860 537600 101.108 56.115 3110.11 1674.79 4942.3 4942.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 360 0.000256 512 60 480 39936 4.86653 1.704 15.2216 75.1755 97.1463 97.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 6.4e-05 1024 90 540 172032 43.5603 14.3179 154.303 416.3 628.694 628.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 3.2e-05 2048 480 1860 536064 100.97 55.9108 1944.09 1674.17 3775.32 3775.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 360 0.000256 512 60 480 39936 4.86806 1.70598 10.3287 77.0185 94.1049 94.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 6.4e-05 1024 90 540 165888 43.8646 13.3161 93.142 412.691 563.231 563.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 3.2e-05 2048 480 1860 536832 101.137 56.0251 1595.85 1674.83 3428 3428.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 360 0.000256 512 60 480 36864 4.77722 1.64218 7.79946 71.9077 86.307 86.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 6.4e-05 1024 90 540 165888 43.1603 13.2488 76.6136 408.134 541.365 541.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 3.2e-05 2048 480 1860 534528 101.275 55.9736 1435.85 1672.69 3265.96 3266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 360 0.000256 512 60 480 36864 4.78093 1.64416 7.20173 74.9393 88.7495 88.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 6.4e-05 1024 90 540 159744 44.6456 13.4751 67.0245 412.272 537.63 537.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 3.2e-05 2048 480 1860 533760 101.142 55.9645 1242.36 1670.63 3070.26 3070.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 360 0.000256 512 60 480 38400 4.97024 1.71008 6.49507 75.6734 89.0328 89.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 6.4e-05 1024 90 540 168960 43.3997 13.3349 61.8733 412.81 531.631 531.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 3.2e-05 2048 480 1860 537600 101.391 56.3104 2966.86 1675.32 4800.05 4800.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 360 0.000256 512 60 480 39424 4.93606 1.71203 14.6168 76.2225 97.669 97.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 6.4e-05 1024 90 540 175616 43.5136 13.5227 149.754 418.411 625.412 625.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 3.2e-05 2048 480 1860 535808 101.287 56.0804 1876.39 1674.41 3708.35 3708.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 360 0.000256 512 60 480 35840 4.96544 1.67696 8.9193 74.9606 90.7093 90.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 6.4e-05 1024 90 540 172032 43.14 13.3652 93.6662 414.129 564.519 564.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 3.2e-05 2048 480 1860 534912 101.567 56.1982 1568.59 1673.14 3399.67 3399.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 360 0.000256 512 60 480 37632 4.87312 1.67635 7.97693 73.8529 88.5617 88.6935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 6.4e-05 1024 90 540 172032 44.0604 13.6856 79.7477 418.543 556.248 556.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 3.2e-05 2048 480 1860 534016 101.275 55.9746 1376.93 1673.29 3207.64 3207.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 360 0.000256 512 60 480 28672 5.03584 1.60189 5.54093 69.3962 81.7593 81.8934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 6.4e-05 1024 90 540 157696 43.8082 14.1931 64.5945 404.159 526.969 527.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 3.2e-05 2048 480 1860 533120 101.629 56.0292 1214.63 1672.23 3044.68 3044.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 360 0.000256 512 60 480 26880 5.16189 1.60163 5.12195 68.2329 80.2999 80.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 6.4e-05 1024 90 540 161280 44.0947 13.2881 59.1192 409.378 526.095 526.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 3.2e-05 2048 480 1860 537600 101.071 56.1152 2823.82 1676.56 4657.74 4657.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 360 0.000256 512 60 480 40960 4.90336 1.72419 14.81 78.9546 100.578 100.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 6.4e-05 1024 90 540 172032 43.729 13.4876 140.871 417.949 616.253 616.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 3.2e-05 2048 480 1860 536576 101.29 56.0235 1912.65 1675.61 3745.75 3745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 360 0.000256 512 60 480 40960 4.91338 1.72646 10.3125 73.7032 90.842 90.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 6.4e-05 1024 90 540 172032 43.7648 13.4801 95.6132 417.929 571.003 571.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 3.2e-05 2048 480 1860 534528 101.285 56.131 1577.4 1674.22 3409.21 3409.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 360 0.000256 512 60 480 36864 4.77686 1.64659 7.95565 74.1629 88.7284 88.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 6.4e-05 1024 90 540 159744 44.6558 13.3191 74.423 412.705 545.31 545.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 3.2e-05 2048 480 1860 532480 101.359 55.942 1452.94 1670.33 3280.74 3280.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 360 0.000256 512 60 480 32768 5.0143 1.64454 6.69658 73.7055 87.2429 87.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 6.4e-05 1024 90 540 163840 44.8643 13.7435 70.7459 417.895 547.465 547.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 3.2e-05 2048 480 1860 537600 101.036 56.1825 1339.53 1677.52 3174.44 3174.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 360 0.000256 512 60 480 30720 4.9336 1.60211 6.26694 71.8767 84.8702 85.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 6.4e-05 1024 90 540 163840 44.1123 13.325 65.2288 413.494 536.372 536.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 3.2e-05 2048 480 1856 538624 100.973 56.0417 2403.48 1676.57 4237.24 4237.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 360 0.000256 512 60 448 39936 4.94851 1.72342 11.2652 75.9099 94.0246 94.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 6.4e-05 1024 90 576 165888 44.6444 13.4875 174.973 418.013 651.332 651.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 3.2e-05 2048 480 1856 538624 101.014 56.1098 1543.14 1675.03 3375.46 3375.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 360 0.000256 512 60 448 38912 5.01606 1.72595 7.35347 76.8075 91.0879 91.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 6.4e-05 1024 90 576 163840 44.9633 13.4825 163.917 417.703 640.277 640.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 3.2e-05 2048 480 1856 537600 100.964 55.9911 1273.01 1674.35 3104.49 3104.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 360 0.000256 512 60 448 36864 5.04365 1.70688 6.06179 70.824 83.8178 83.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 6.4e-05 1024 90 576 159744 44.6794 13.5045 156.57 412.73 627.693 627.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 3.2e-05 2048 480 1856 538624 100.97 56.0653 1098.66 1677.23 2933.09 2933.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 360 0.000256 512 60 448 36864 5.1504 1.72646 5.38704 75.8916 88.3396 88.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 470 6.4e-05 1024 90 576 163840 44.9789 13.4902 175.987 418.264 652.943 653.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 3.2e-05 2048 480 1856 538240 101.34 56.2343 3239.82 1675.35 5072.93 5073.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 360 0.000256 512 60 448 39680 5.00506 1.73443 14.7801 76.9691 98.6713 98.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 6.4e-05 1024 90 576 166400 44.7682 13.527 159.234 419.012 636.763 636.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 3.2e-05 2048 480 1856 537600 101.086 56.2005 1973.22 1677.07 3807.76 3807.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 360 0.000256 512 60 448 38400 4.95386 1.70419 9.424 76.1917 92.4594 92.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 6.4e-05 1024 90 576 163840 45.0507 13.5168 96.2976 419.576 574.655 574.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 3.2e-05 2048 480 1856 537600 101.263 56.0819 1630.71 1675.43 3463.66 3463.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 360 0.000256 512 60 448 38400 4.9664 1.70813 7.84902 70.7239 85.4316 85.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 6.4e-05 1024 90 576 161280 44.5018 13.3452 78.1511 412.643 548.857 549.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 3.2e-05 2048 480 1856 537600 100.937 55.9984 1399.28 1675.96 3232.34 3232.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 360 0.000256 512 60 448 35840 5.10634 1.70378 6.55686 70.9012 84.4497 84.5824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 6.4e-05 1024 90 576 153600 45.4042 13.3347 192.412 412.906 664.274 664.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 3.2e-05 2048 480 1856 537600 101.32 56.1848 1279.08 1675.47 3112.23 3112.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 360 0.000256 512 60 448 38400 4.97962 1.70598 6.54816 74.0001 87.4188 87.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 6.4e-05 1024 90 576 153600 45.5789 13.3506 206.962 412.706 678.808 678.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 3.2e-05 2048 480 1856 538368 101.092 56.1123 2993.09 1676.23 4826.7 4826.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 360 0.000256 512 60 448 38400 4.95478 1.70448 13.3563 76.091 96.2917 96.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 6.4e-05 1024 90 576 165888 44.3777 13.5626 146.926 416.721 621.803 621.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 3.2e-05 2048 480 1856 537600 100.829 55.9616 1869.09 1672.34 3698.39 3698.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 360 0.000256 512 60 448 36864 5.03776 1.70394 8.85552 76.9538 92.7355 92.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 6.4e-05 1024 90 576 159744 44.5738 13.3147 89.1797 412.85 560.13 560.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 3.2e-05 2048 480 1856 536832 101.139 56.1132 1528.55 1674.47 3360.45 3360.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 360 0.000256 512 60 448 32256 5.03043 1.64531 6.41328 72.9578 86.2266 86.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 6.4e-05 1024 90 576 156672 44.4911 13.2726 70.8866 408.048 536.918 537.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 3.2e-05 2048 480 1856 537600 100.961 56.0171 1361.53 1674.61 3193.29 3193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 360 0.000256 512 60 448 30720 5.12256 1.64502 5.44995 72.8837 85.2878 85.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 6.4e-05 1024 90 576 159744 44.6333 13.3351 65.3147 412.748 536.253 536.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 3.2e-05 2048 480 1856 533760 101.171 55.9101 1188.94 1670.42 3016.61 3016.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 360 0.000256 512 60 448 38400 4.97363 1.71338 5.99226 72.515 85.3784 85.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 6.4e-05 1024 90 576 153600 45.462 13.3386 55.3822 412.763 527.156 527.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 3.2e-05 2048 480 1856 538496 101.334 56.1814 2808.18 1674.94 4640.82 4640.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 360 0.000256 512 60 448 39424 4.93949 1.71331 13.1755 75.1597 95.1744 95.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 6.4e-05 1024 90 576 164864 44.9277 13.5252 137.298 418.321 614.283 614.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 3.2e-05 2048 480 1856 537600 101.118 56.044 1778.76 1673.05 3609.15 3609.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 360 0.000256 512 60 448 35840 4.96794 1.67667 8.13568 74.9162 89.8737 90.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 6.4e-05 1024 90 576 157696 45.1518 13.365 83.9244 413.908 556.563 556.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 3.2e-05 2048 480 1856 537600 101.198 56.0526 1502.59 1672.6 3332.61 3332.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 360 0.000256 512 60 448 37632 4.87018 1.67702 7.30694 70.6817 84.7171 84.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 6.4e-05 1024 90 576 161280 45.3667 13.5265 73.4916 418.402 551 551.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 3.2e-05 2048 480 1856 537600 100.861 56.014 1320.61 1674.5 3152.16 3152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 360 0.000256 512 60 448 28672 5.03722 1.60154 5.20934 71.5449 83.5748 83.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 6.4e-05 1024 90 576 143360 45.7414 13.2283 57.7802 404.495 521.459 521.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 3.2e-05 2048 480 1856 533120 101.632 56.0345 1161.14 1672.28 2991.24 2991.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 360 0.000256 512 60 448 26880 5.16736 1.60154 4.70202 72.4373 84.0877 84.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 6.4e-05 1024 90 576 143360 46.5107 13.2856 51.9131 409.597 521.516 521.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 3.2e-05 2048 480 1856 538624 101.021 56.0111 2774.99 1675.7 4607.89 4608.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 360 0.000256 512 60 448 38912 5.0176 1.72253 13.2584 77.8768 98.0625 98.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 6.4e-05 1024 90 576 163840 44.8637 13.65 135.127 417.849 611.706 611.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 3.2e-05 2048 480 1856 538624 101.011 56.1166 1864.58 1675.63 3697.5 3697.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 360 0.000256 512 60 448 36864 5.14787 1.72493 8.80038 75.8046 91.656 91.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 6.4e-05 1024 90 576 163840 44.8833 13.4898 91.2915 417.874 567.749 567.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 3.2e-05 2048 480 1856 537600 100.943 55.9931 1539.9 1674.62 3371.62 3371.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 360 0.000256 512 60 448 30720 5.12557 1.64454 6.17616 72.8936 86.0222 86.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 6.4e-05 1024 90 576 159744 44.6388 13.3176 74.5243 412.747 545.437 545.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 3.2e-05 2048 480 1856 536576 100.909 55.9104 1412.2 1671.88 3241.07 3241.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 360 0.000256 512 60 448 32768 5.00995 1.64477 6.30454 72.7007 85.8449 85.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 6.4e-05 1024 90 576 163840 44.8846 13.4866 70.6655 418.283 547.538 547.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 3.2e-05 2048 480 1856 537600 100.997 56.2749 1306.4 1677.68 3141.53 3141.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 360 0.000256 512 60 448 30720 4.93645 1.60256 5.86963 70.8324 83.4244 83.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 6.4e-05 1024 90 576 143360 46.9408 13.3255 57.9918 412.913 531.383 531.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 3.2e-05 2048 480 1856 534528 100.475 55.7158 1227.18 1665.31 3048.85 3048.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 360 0.000256 512 60 448 24576 5.48669 1.64861 4.81677 72.3178 84.4509 84.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 6.4e-05 1024 90 576 147456 43.7543 13.2068 56.3095 396.126 509.605 509.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1770 3.2e-05 2048 480 1920 535040 102.029 56.1756 4182.71 1676 6017.09 6017.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 360 0.000256 512 60 512 36352 5.16006 1.72288 18.6796 77.2636 103.013 103.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 470 6.4e-05 1024 90 640 131072 50.0731 13.51 172.639 418.992 655.429 655.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 3.2e-05 2048 480 1920 534528 101.312 55.9841 2770.07 1675.59 4603.12 4603.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 360 0.000256 512 60 512 35840 5.19434 1.72237 13.5081 76.7979 97.4074 97.5432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 470 6.4e-05 1024 90 640 129024 49.8692 13.4968 163.386 417.793 644.762 644.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 3.2e-05 2048 480 1920 534528 101.429 56.0108 1792.34 1677.11 3627.07 3627.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 360 0.000256 512 60 512 34816 5.24893 1.72442 8.6655 74.7626 90.582 90.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 470 6.4e-05 1024 90 640 126976 50.322 13.4934 149.579 418.225 631.838 632.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 3.2e-05 2048 480 1920 532992 101.339 55.9801 1452.4 1674.35 3284.24 3284.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 360 0.000256 512 60 512 33792 5.21181 1.70598 7.44557 72.7775 87.3218 87.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 470 6.4e-05 1024 90 640 122880 49.9863 13.3386 141.888 412.616 618.039 618.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 3.2e-05 2048 480 1920 534528 101.324 56.026 1303.39 1675.57 3136.48 3136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 360 0.000256 512 60 512 32768 5.37984 1.72467 6.47469 73.6566 87.4177 87.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 470 6.4e-05 1024 90 640 122880 50.968 13.4848 139.804 417.757 622.231 622.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 3.2e-05 2048 480 1920 532480 101.606 56.0333 1190.11 1675.45 3023.37 3023.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 360 0.000256 512 60 512 30720 5.40317 1.70803 5.97002 72.9885 86.2554 86.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 470 6.4e-05 1024 90 640 122880 49.9602 13.3325 138.752 412.252 614.514 614.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 3.2e-05 2048 480 1920 531456 101.708 56.1426 1098.54 1674.62 2931.18 2931.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 360 0.000256 512 60 512 30720 5.11363 1.64461 5.89107 72.89 85.7219 85.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 470 6.4e-05 1024 90 640 122880 50.0373 13.3181 137.737 412.738 614.043 614.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 3.2e-05 2048 480 1920 530432 101.815 56.0551 1031.69 1674.51 2864.25 2864.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 360 0.000256 512 60 512 28672 5.04272 1.60358 5.07123 69.4372 81.336 81.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 470 6.4e-05 1024 90 640 114688 50.0875 13.2299 129.258 404.489 597.278 597.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1770 3.2e-05 2048 480 1920 532480 101.383 55.8959 983.364 1670.76 2811.57 2811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 360 0.000256 512 60 512 24576 5.48131 1.64454 4.69738 73.7106 85.7154 85.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 470 6.4e-05 1024 90 640 114688 52.3693 13.4878 144.458 418.001 628.541 628.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 3.2e-05 2048 480 1860 534016 102.028 56.01 3672.36 1674.34 5504.92 5505.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 360 0.000256 512 60 480 28672 5.03693 1.60266 13.4916 72.7141 93.0293 93.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 6.4e-05 1024 90 540 157696 43.9129 13.229 186.778 404.551 648.691 648.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 3.2e-05 2048 480 1856 537600 101.573 55.9772 3563.46 1674.34 5395.52 5395.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 360 0.000256 512 60 448 28672 5.03408 1.59792 12.4595 73.7746 93.0509 93.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 6.4e-05 1024 90 576 143360 45.8553 13.2356 169.431 404.577 633.316 633.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 3.2e-05 2048 480 1850 533120 102.456 56.0657 3772.18 1672.28 5603.16 5603.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 360 0.000256 512 60 450 35840 4.65994 1.60358 16.5008 68.373 91.3204 91.4555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 6.4e-05 1024 90 550 161280 44.188 13.2847 193.892 409.708 661.298 661.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 3.2e-05 2048 480 1824 533120 102.385 56.0092 3709.99 1671.1 5539.66 5539.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 360 0.000256 512 60 480 35840 4.65888 1.60746 17.1908 68.2936 91.9336 92.0656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 6.4e-05 1024 90 528 161280 44.1703 13.2966 186.99 409.269 653.941 654.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 3.2e-05 2048 480 1824 538624 101.944 56.031 3631.14 1676.82 5466.12 5466.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 360 0.000256 512 60 448 40960 4.92077 1.72813 17.7952 76.9664 101.598 101.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 6.4e-05 1024 90 544 188416 41.4456 24.1895 216.646 418.062 700.563 700.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 3.2e-05 2048 480 1824 529920 101.546 55.9871 1580.42 1669.93 3408.05 3408.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 360 0.000256 512 60 448 30720 5.41718 1.71008 6.61197 74.7779 88.6935 88.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 470 6.4e-05 1024 90 544 184320 41.0494 13.3464 260.577 413.42 728.608 728.772
