{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870274760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870274761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:31:14 2014 " "Processing started: Mon Apr 07 13:31:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870274761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870274761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870274761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1396870275125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1396870275662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396870275662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396870275662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SN_program_v01 " "Elaborating entity \"SN_program_v01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1396870275691 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "START_o SN_program_v01.vhd(10) " "VHDL Signal Declaration warning at SN_program_v01.vhd(10): used implicit default value for signal \"START_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870275692 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADDR_o SN_program_v01.vhd(11) " "VHDL Signal Declaration warning at SN_program_v01.vhd(11): used implicit default value for signal \"ADDR_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870275692 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "current_state SN_program_v01.vhd(12) " "VHDL Signal Declaration warning at SN_program_v01.vhd(12): used implicit default value for signal \"current_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870275693 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDS SN_program_v01.vhd(19) " "VHDL Signal Declaration warning at SN_program_v01.vhd(19): used implicit default value for signal \"LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870275693 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_seq SN_program_v01.vhd(50) " "VHDL Variable Declaration warning at SN_program_v01.vhd(50): used initial value expression for variable \"start_seq\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 50 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1396870275693 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "address SN_program_v01.vhd(51) " "VHDL Variable Declaration warning at SN_program_v01.vhd(51): used initial value expression for variable \"address\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1396870275694 "|SN_program_v01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[0\] GND " "Pin \"START_o\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[1\] GND " "Pin \"START_o\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[2\] GND " "Pin \"START_o\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[3\] GND " "Pin \"START_o\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[4\] GND " "Pin \"START_o\[4\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[5\] GND " "Pin \"START_o\[5\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[6\] GND " "Pin \"START_o\[6\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[7\] GND " "Pin \"START_o\[7\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|START_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[0\] GND " "Pin \"ADDR_o\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|ADDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[1\] GND " "Pin \"ADDR_o\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|ADDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[2\] GND " "Pin \"ADDR_o\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|ADDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[3\] GND " "Pin \"ADDR_o\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|ADDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[0\] GND " "Pin \"current_state\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|current_state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[1\] GND " "Pin \"current_state\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|current_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[2\] GND " "Pin \"current_state\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|current_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[3\] GND " "Pin \"current_state\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|current_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[3\] GND " "Pin \"LEDS\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870276206 "|SN_program_v01|LEDS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1396870276206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1396870276214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1396870276336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1396870276336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[0\] " "No output dependent on input pin \"RESPOND\[0\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[1\] " "No output dependent on input pin \"RESPOND\[1\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[2\] " "No output dependent on input pin \"RESPOND\[2\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[3\] " "No output dependent on input pin \"RESPOND\[3\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[4\] " "No output dependent on input pin \"RESPOND\[4\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[5\] " "No output dependent on input pin \"RESPOND\[5\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[6\] " "No output dependent on input pin \"RESPOND\[6\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[7\] " "No output dependent on input pin \"RESPOND\[7\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESPOND[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA " "No output dependent on input pin \"DATA\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870276372 "|SN_program_v01|DATA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1396870276372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1396870276373 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1396870276373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1396870276373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870276411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:31:16 2014 " "Processing ended: Mon Apr 07 13:31:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870276411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870276411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870276411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870276411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870277545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870277545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:31:17 2014 " "Processing started: Mon Apr 07 13:31:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870277545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870277545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870277545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1396870277676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SN_program_v01 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SN_program_v01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1396870277769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396870277806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396870277807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1396870277945 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396870278461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396870278461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1396870278461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396870278462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396870278462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396870278462 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1396870278462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[0\] " "Pin START_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[0] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[1\] " "Pin START_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[1] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[2\] " "Pin START_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[2] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[3\] " "Pin START_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[3] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[4\] " "Pin START_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[4] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[5\] " "Pin START_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[5] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[6\] " "Pin START_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[6] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_o\[7\] " "Pin START_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { START_o[7] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_o\[0\] " "Pin ADDR_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADDR_o[0] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_o\[1\] " "Pin ADDR_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADDR_o[1] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_o\[2\] " "Pin ADDR_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADDR_o[2] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_o\[3\] " "Pin ADDR_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADDR_o[3] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[0\] " "Pin current_state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { current_state[0] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[1\] " "Pin current_state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { current_state[1] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[2\] " "Pin current_state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { current_state[2] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[3\] " "Pin current_state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { current_state[3] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[0\] " "Pin RESPOND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[0] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[1\] " "Pin RESPOND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[1] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[2\] " "Pin RESPOND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[2] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[3\] " "Pin RESPOND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[3] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[4\] " "Pin RESPOND\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[4] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[5\] " "Pin RESPOND\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[5] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[6\] " "Pin RESPOND\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[6] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESPOND\[7\] " "Pin RESPOND\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESPOND[7] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESPOND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDS\[0\] " "Pin LEDS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDS[0] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDS\[1\] " "Pin LEDS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDS[1] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDS\[2\] " "Pin LEDS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDS[2] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDS\[3\] " "Pin LEDS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDS[3] } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA " "Pin DATA not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DATA } } } { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396870278603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1396870278603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SN_program_v01.sdc " "Synopsys Design Constraints File file not found: 'SN_program_v01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1396870278660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1396870278661 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1396870278661 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1396870278661 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1396870278662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1396870278663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1396870278663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1396870278663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1396870278663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1396870278664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1396870278664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1396870278664 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1396870278664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1396870278664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1396870278664 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1396870278664 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 11 20 0 " "Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 11 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1396870278666 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1396870278666 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1396870278666 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396870278667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1396870278667 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1396870278667 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396870278694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1396870279900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396870279929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1396870279931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1396870280108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396870280109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1396870280602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_program_v01/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1396870281276 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1396870281276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396870281382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1396870281384 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1396870281384 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1396870281384 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396870281394 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[0\] 0 " "Pin \"START_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[1\] 0 " "Pin \"START_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[2\] 0 " "Pin \"START_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[3\] 0 " "Pin \"START_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[4\] 0 " "Pin \"START_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[5\] 0 " "Pin \"START_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[6\] 0 " "Pin \"START_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "START_o\[7\] 0 " "Pin \"START_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_o\[0\] 0 " "Pin \"ADDR_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_o\[1\] 0 " "Pin \"ADDR_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_o\[2\] 0 " "Pin \"ADDR_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_o\[3\] 0 " "Pin \"ADDR_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[0\] 0 " "Pin \"current_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[1\] 0 " "Pin \"current_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[2\] 0 " "Pin \"current_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[3\] 0 " "Pin \"current_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[0\] 0 " "Pin \"LEDS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[1\] 0 " "Pin \"LEDS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[2\] 0 " "Pin \"LEDS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[3\] 0 " "Pin \"LEDS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1396870281396 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1396870281396 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1396870281492 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396870281496 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1396870281591 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396870281957 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1396870282092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Bachelor/Code/VHDL/SN_program_v01/output_files/SN_program_v01.fit.smsg " "Generated suppressed messages file C:/Bachelor/Code/VHDL/SN_program_v01/output_files/SN_program_v01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1396870282184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870282302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:31:22 2014 " "Processing ended: Mon Apr 07 13:31:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870282302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870282302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870282302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870282302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870283537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870283537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:31:23 2014 " "Processing started: Mon Apr 07 13:31:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870283537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870283537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870283538 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1396870285468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1396870285597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870286367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:31:26 2014 " "Processing ended: Mon Apr 07 13:31:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870286367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870286367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870286367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870286367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1396870287119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870288025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870288026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:31:27 2014 " "Processing started: Mon Apr 07 13:31:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870288026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870288026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SN_program_v01 -c SN_program_v01 " "Command: quartus_sta SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870288026 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1396870288121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1396870288395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396870288501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396870288501 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SN_program_v01.sdc " "Synopsys Design Constraints File file not found: 'SN_program_v01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1396870288696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1396870288697 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1396870288697 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1396870288698 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1396870288699 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1396870288711 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1396870288716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288736 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1396870288746 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1396870288748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1396870288761 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1396870288761 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1396870288761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1396870288812 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1396870288827 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1396870288855 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1396870288856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870288941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:31:28 2014 " "Processing ended: Mon Apr 07 13:31:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870288941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870288941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870288941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870288941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870290833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870290833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:31:29 2014 " "Processing started: Mon Apr 07 13:31:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870290833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870290833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870290834 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SN_program_v01.vho\", \"SN_program_v01_fast.vho SN_program_v01_vhd.sdo SN_program_v01_vhd_fast.sdo C:/Bachelor/Code/VHDL/SN_program_v01/simulation/modelsim/ simulation " "Generated files \"SN_program_v01.vho\", \"SN_program_v01_fast.vho\", \"SN_program_v01_vhd.sdo\" and \"SN_program_v01_vhd_fast.sdo\" in directory \"C:/Bachelor/Code/VHDL/SN_program_v01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1396870291614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870291679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:31:31 2014 " "Processing ended: Mon Apr 07 13:31:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870291679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870291679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870291679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870291679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870292407 ""}
