Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 16:23:22 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_1_1_timing_summary_routed.rpt -pb lab8_1_1_timing_summary_routed.pb -rpx lab8_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.314        0.000                      0                   65        0.130        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz        192.314        0.000                      0                   65        0.447        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz_1      192.342        0.000                      0                   65        0.447        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_5Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5Mhz_1  clk_out1_clk_5Mhz        192.314        0.000                      0                   65        0.130        0.000                      0                   65  
clk_out1_clk_5Mhz    clk_out1_clk_5Mhz_1      192.314        0.000                      0                   65        0.130        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.357%)  route 0.296ns (53.643%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.033 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.033    PULSE/count_reg[0]_i_2_n_7
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.249ns (44.973%)  route 0.305ns (55.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.305    -0.142    PULSE/count_reg[31]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.034 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    PULSE/count_reg[28]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.482    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.640%)  route 0.296ns (50.360%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.003 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.003    PULSE/count_reg[0]_i_2_n_6
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.249ns (40.818%)  route 0.361ns (59.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.083    PULSE/count_reg[3]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.025 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.025    PULSE/count_reg[0]_i_2_n_4
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.249ns (40.683%)  route 0.363ns (59.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.363    -0.081    PULSE/count_reg[11]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.027 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[8]_i_1_n_4
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 PULSE/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.249ns (39.872%)  route 0.375ns (60.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[7]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[7]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.039 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.039    PULSE/count_reg[4]_i_1_n_4
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.249ns (39.866%)  route 0.376ns (60.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[23]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.038 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.038    PULSE/count_reg[20]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.070    PULSE/count_reg[25]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.040 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    PULSE/count_reg[24]_i_1_n_6
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[9]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.041 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[8]_i_1_n_6
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 PULSE/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.252ns (40.142%)  route 0.376ns (59.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[22]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[22]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.041 r  PULSE/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[20]_i_1_n_5
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y6       PULSE/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y0       PULSE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y2       PULSE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y2       PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y0       PULSE/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y0       PULSE/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y5       PULSE/count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz
  To Clock:  clkfbout_clk_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.342ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.342    

Slack (MET) :             192.342ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.342    

Slack (MET) :             192.342ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.342    

Slack (MET) :             192.342ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.342    

Slack (MET) :             192.343ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.343    

Slack (MET) :             192.343ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.343    

Slack (MET) :             192.343ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.343    

Slack (MET) :             192.343ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.343    

Slack (MET) :             192.481ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.481    

Slack (MET) :             192.481ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.384    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.357%)  route 0.296ns (53.643%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.033 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.033    PULSE/count_reg[0]_i_2_n_7
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.249ns (44.973%)  route 0.305ns (55.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.305    -0.142    PULSE/count_reg[31]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.034 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    PULSE/count_reg[28]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.482    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.640%)  route 0.296ns (50.360%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.003 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.003    PULSE/count_reg[0]_i_2_n_6
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.249ns (40.818%)  route 0.361ns (59.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.083    PULSE/count_reg[3]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.025 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.025    PULSE/count_reg[0]_i_2_n_4
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.249ns (40.683%)  route 0.363ns (59.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.363    -0.081    PULSE/count_reg[11]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.027 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[8]_i_1_n_4
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 PULSE/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.249ns (39.872%)  route 0.375ns (60.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[7]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[7]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.039 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.039    PULSE/count_reg[4]_i_1_n_4
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.249ns (39.866%)  route 0.376ns (60.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[23]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.038 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.038    PULSE/count_reg[20]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.070    PULSE/count_reg[25]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.040 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    PULSE/count_reg[24]_i_1_n_6
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[9]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.041 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[8]_i_1_n_6
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 PULSE/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.252ns (40.142%)  route 0.376ns (59.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[22]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[22]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.041 r  PULSE/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[20]_i_1_n_5
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y6       PULSE/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y0       PULSE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y2       PULSE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y2       PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y3       PULSE/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y7       PULSE/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y0       PULSE/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y0       PULSE/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y3       PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y4       PULSE/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y5       PULSE/count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz_1
  To Clock:  clkfbout_clk_5Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.357%)  route 0.296ns (53.643%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.033 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.033    PULSE/count_reg[0]_i_2_n_7
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.249ns (44.973%)  route 0.305ns (55.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.305    -0.142    PULSE/count_reg[31]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.034 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    PULSE/count_reg[28]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.165    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.640%)  route 0.296ns (50.360%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.003 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.003    PULSE/count_reg[0]_i_2_n_6
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.249ns (40.818%)  route 0.361ns (59.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.083    PULSE/count_reg[3]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.025 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.025    PULSE/count_reg[0]_i_2_n_4
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.249ns (40.683%)  route 0.363ns (59.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.363    -0.081    PULSE/count_reg[11]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.027 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[8]_i_1_n_4
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PULSE/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.249ns (39.872%)  route 0.375ns (60.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[7]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[7]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.039 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.039    PULSE/count_reg[4]_i_1_n_4
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.249ns (39.866%)  route 0.376ns (60.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[23]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.038 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.038    PULSE/count_reg[20]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.070    PULSE/count_reg[25]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.040 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    PULSE/count_reg[24]_i_1_n_6
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[9]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.041 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[8]_i_1_n_6
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PULSE/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.252ns (40.142%)  route 0.376ns (59.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[22]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[22]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.041 r  PULSE/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[20]_i_1_n_5
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.067ns (29.895%)  route 4.847ns (70.105%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.362     6.042    PULSE/count[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y1           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.314ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.067ns (29.901%)  route 4.846ns (70.099%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.361     6.040    PULSE/count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                192.314    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    

Slack (MET) :             192.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.067ns (30.505%)  route 4.709ns (69.495%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.157     0.740    PULSE/count_reg[8]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.240 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.240    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.357    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  PULSE/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.474    PULSE/count_reg[0]_i_17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.797 r  PULSE/count_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.994     2.792    PULSE/p_0_in[18]
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.306     3.098 f  PULSE/count[0]_i_11/O
                         net (fo=1, routed)           0.371     3.469    PULSE/count[0]_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     3.593 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.963     4.556    PULSE/count[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124     4.680 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          1.224     5.903    PULSE/count[0]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X3Y0           FDRE (Setup_fdre_C_R)       -0.429   198.356    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                192.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.357%)  route 0.296ns (53.643%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.033 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.033    PULSE/count_reg[0]_i_2_n_7
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.249ns (44.973%)  route 0.305ns (55.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.305    -0.142    PULSE/count_reg[31]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.034 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    PULSE/count_reg[28]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    PULSE/clk_out1
    SLICE_X3Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.165    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.640%)  route 0.296ns (50.360%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.296    -0.148    PULSE/count_reg[0]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.103 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    PULSE/p_0_in[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.003 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.003    PULSE/count_reg[0]_i_2_n_6
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.249ns (40.818%)  route 0.361ns (59.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.083    PULSE/count_reg[3]
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.025 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.025    PULSE/count_reg[0]_i_2_n_4
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y0           FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.249ns (40.683%)  route 0.363ns (59.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.363    -0.081    PULSE/count_reg[11]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.027 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[8]_i_1_n_4
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PULSE/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.249ns (39.872%)  route 0.375ns (60.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[7]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[7]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.039 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.039    PULSE/count_reg[4]_i_1_n_4
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y1           FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.249ns (39.866%)  route 0.376ns (60.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[23]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.038 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.038    PULSE/count_reg[20]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.070    PULSE/count_reg[25]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.040 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    PULSE/count_reg[24]_i_1_n_6
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.375    -0.069    PULSE/count_reg[9]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.041 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[8]_i_1_n_6
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X3Y2           FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PULSE/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.252ns (40.142%)  route 0.376ns (59.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[22]/Q
                         net (fo=2, routed)           0.376    -0.070    PULSE/count_reg[22]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.041 r  PULSE/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.041    PULSE/count_reg[20]_i_1_n_5
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X3Y5           FDRE                                         r  PULSE/count_reg[22]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.205    





