Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  1 16:44:17 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      6           
TIMING-20  Warning           Non-clocked latch                                                 3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (113)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: buttonCenter (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonDown (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonLeft (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonRight (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonUp (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (113)
--------------------------------
 There are 113 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.539        0.000                      0                  126        0.074        0.000                      0                  126        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.539        0.000                      0                  126        0.171        0.000                      0                  126       19.500        0.000                       0                   115  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.542        0.000                      0                  126        0.171        0.000                      0                  126       19.500        0.000                       0                   115  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.539        0.000                      0                  126        0.074        0.000                      0                  126  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.539        0.000                      0                  126        0.074        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.496%)  route 3.250ns (78.504%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.617    -0.895    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  Switch2Debouncer/counter_reg[13]/Q
                         net (fo=3, routed)           0.850     0.473    Switch2Debouncer/counter_reg_n_0_[13]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  Switch2Debouncer/counter[17]_i_2__0/O
                         net (fo=19, routed)          1.241     1.839    Switch2Debouncer/counter[17]_i_2__0_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.963 r  Switch2Debouncer/out_P_i_2__0/O
                         net (fo=2, routed)           0.544     2.507    Switch2Debouncer/out_P_i_2__0_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.124     2.631 r  Switch2Debouncer/out_P_i_1__0/O
                         net (fo=1, routed)           0.615     3.246    Switch2Debouncer/out_P_i_1__0_n_0
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.506    38.511    Switch2Debouncer/clk_out1
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y20          FDPE (Setup_fdpe_C_CE)      -0.205    38.785    Switch2Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.919%)  route 3.130ns (79.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.034     3.069    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.853ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.037     3.072    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    38.925    Display/vgaColor_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 35.853    

Slack (MET) :             36.027ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.027    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.828ns (21.930%)  route 2.948ns (78.070%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.851     2.886    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.047ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.047    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 2.055ns (53.642%)  route 1.776ns (46.358%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.621    -0.891    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  Switch2Debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.789     0.417    Switch2Debouncer/counter_reg_n_0_[2]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.091 r  Switch2Debouncer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.091    Switch2Debouncer/counter0_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.205 r  Switch2Debouncer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.205    Switch2Debouncer/counter0_carry__0_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.319 r  Switch2Debouncer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.319    Switch2Debouncer/counter0_carry__1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.433 r  Switch2Debouncer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     1.442    Switch2Debouncer/counter0_carry__2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.664 r  Switch2Debouncer/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.978     2.641    Switch2Debouncer/counter0_carry__3_n_7
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     2.940 r  Switch2Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.940    Switch2Debouncer/counter[17]_i_1__0_n_0
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.507    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X6Y23          FDCE (Setup_fdce_C_D)        0.079    39.065    Switch2Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.154ns  (required time - arrival time)
  Source:                 Switch1Debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.828ns (23.276%)  route 2.729ns (76.724%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X11Y21         FDCE                                         r  Switch1Debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/counter_reg[8]/Q
                         net (fo=2, routed)           0.871     0.371    Switch1Debouncer/counter[8]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     0.495 r  Switch1Debouncer/counter[17]_i_4/O
                         net (fo=19, routed)          0.793     1.288    Switch1Debouncer/counter[17]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  Switch1Debouncer/out_P_i_2/O
                         net (fo=2, routed)           0.586     1.998    Switch1Debouncer/out_P_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     2.122 r  Switch1Debouncer/out_P_i_1/O
                         net (fo=1, routed)           0.479     2.601    Switch1Debouncer/out_P_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.439    38.444    Switch1Debouncer/clk_out1
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_CE)      -0.169    38.755    Switch1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 36.154    

Slack (MET) :             36.227ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.232%)  route 2.736ns (76.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.640     2.674    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 36.227    

Slack (MET) :             36.236ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.194%)  route 2.742ns (76.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.646     2.680    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 36.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VGASync/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.606%)  route 0.089ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[0]/Q
                         net (fo=13, routed)          0.089    -0.365    VGASync/vgaX[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  VGASync/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    VGASync/x[5]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    VGASync/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGASync/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y27          FDCE                                         r  VGASync/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[5]/Q
                         net (fo=8, routed)           0.072    -0.360    VGASync/vgaY[5]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  VGASync/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    VGASync/y[6]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.092    -0.491    VGASync/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGASync/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[8]/Q
                         net (fo=8, routed)           0.132    -0.322    VGASync/vgaX[8]
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.277 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    VGASync/x[10]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.156    -0.299    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    VGASync/x[9]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.155    -0.300    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  VGASync/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGASync/x[8]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    VGASync/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.584    -0.597    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           0.171    -0.285    VGASync/vgaX[2]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.046    -0.239 r  VGASync/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGASync/x[4]
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.107    -0.477    VGASync/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.187    -0.269    VGASync/vgaY[9]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  VGASync/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.224    VGASync/vsync_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
                         clock pessimism              0.252    -0.583    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.462    VGASync/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.158    -0.297    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  VGASync/y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VGASync/y[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092    -0.493    VGASync/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.157    -0.298    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  VGASync/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    VGASync/y[2]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.091    -0.494    VGASync/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.063%)  route 0.165ns (46.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.165    -0.291    VGASync/vgaY[9]
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  VGASync/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGASync/y[3]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091    -0.492    VGASync/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      ButtonDebouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.542ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.496%)  route 3.250ns (78.504%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.617    -0.895    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  Switch2Debouncer/counter_reg[13]/Q
                         net (fo=3, routed)           0.850     0.473    Switch2Debouncer/counter_reg_n_0_[13]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  Switch2Debouncer/counter[17]_i_2__0/O
                         net (fo=19, routed)          1.241     1.839    Switch2Debouncer/counter[17]_i_2__0_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.963 r  Switch2Debouncer/out_P_i_2__0/O
                         net (fo=2, routed)           0.544     2.507    Switch2Debouncer/out_P_i_2__0_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.124     2.631 r  Switch2Debouncer/out_P_i_1__0/O
                         net (fo=1, routed)           0.615     3.246    Switch2Debouncer/out_P_i_1__0_n_0
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.506    38.511    Switch2Debouncer/clk_out1
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y20          FDPE (Setup_fdpe_C_CE)      -0.205    38.788    Switch2Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                 35.542    

Slack (MET) :             35.850ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.919%)  route 3.130ns (79.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.034     3.069    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067    38.919    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.850    

Slack (MET) :             35.857ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.037     3.072    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    38.928    Display/vgaColor_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 35.857    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.081    38.905    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.039ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.828ns (21.930%)  route 2.948ns (78.070%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.851     2.886    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.061    38.925    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 36.039    

Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    38.925    Display/vgaColor_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.050    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 2.055ns (53.642%)  route 1.776ns (46.358%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.621    -0.891    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  Switch2Debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.789     0.417    Switch2Debouncer/counter_reg_n_0_[2]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.091 r  Switch2Debouncer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.091    Switch2Debouncer/counter0_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.205 r  Switch2Debouncer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.205    Switch2Debouncer/counter0_carry__0_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.319 r  Switch2Debouncer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.319    Switch2Debouncer/counter0_carry__1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.433 r  Switch2Debouncer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     1.442    Switch2Debouncer/counter0_carry__2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.664 r  Switch2Debouncer/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.978     2.641    Switch2Debouncer/counter0_carry__3_n_7
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     2.940 r  Switch2Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.940    Switch2Debouncer/counter[17]_i_1__0_n_0
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.507    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X6Y23          FDCE (Setup_fdce_C_D)        0.079    39.068    Switch2Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.157ns  (required time - arrival time)
  Source:                 Switch1Debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.828ns (23.276%)  route 2.729ns (76.724%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X11Y21         FDCE                                         r  Switch1Debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/counter_reg[8]/Q
                         net (fo=2, routed)           0.871     0.371    Switch1Debouncer/counter[8]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     0.495 r  Switch1Debouncer/counter[17]_i_4/O
                         net (fo=19, routed)          0.793     1.288    Switch1Debouncer/counter[17]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  Switch1Debouncer/out_P_i_2/O
                         net (fo=2, routed)           0.586     1.998    Switch1Debouncer/out_P_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     2.122 r  Switch1Debouncer/out_P_i_1/O
                         net (fo=1, routed)           0.479     2.601    Switch1Debouncer/out_P_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.439    38.444    Switch1Debouncer/clk_out1
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.094    38.927    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_CE)      -0.169    38.758    Switch1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 36.157    

Slack (MET) :             36.231ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.232%)  route 2.736ns (76.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.640     2.674    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.905    Display/vgaColor_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 36.231    

Slack (MET) :             36.239ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.194%)  route 2.742ns (76.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.646     2.680    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.919    Display/vgaColor_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 36.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VGASync/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.606%)  route 0.089ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[0]/Q
                         net (fo=13, routed)          0.089    -0.365    VGASync/vgaX[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  VGASync/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    VGASync/x[5]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    VGASync/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGASync/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y27          FDCE                                         r  VGASync/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[5]/Q
                         net (fo=8, routed)           0.072    -0.360    VGASync/vgaY[5]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  VGASync/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    VGASync/y[6]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.092    -0.491    VGASync/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGASync/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[8]/Q
                         net (fo=8, routed)           0.132    -0.322    VGASync/vgaX[8]
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.277 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    VGASync/x[10]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.156    -0.299    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    VGASync/x[9]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.155    -0.300    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  VGASync/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGASync/x[8]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    VGASync/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.584    -0.597    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           0.171    -0.285    VGASync/vgaX[2]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.046    -0.239 r  VGASync/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGASync/x[4]
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.107    -0.477    VGASync/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.187    -0.269    VGASync/vgaY[9]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  VGASync/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.224    VGASync/vsync_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
                         clock pessimism              0.252    -0.583    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.462    VGASync/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.158    -0.297    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  VGASync/y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VGASync/y[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092    -0.493    VGASync/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.157    -0.298    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  VGASync/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    VGASync/y[2]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.091    -0.494    VGASync/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.063%)  route 0.165ns (46.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.165    -0.291    VGASync/vgaY[9]
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  VGASync/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGASync/y[3]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091    -0.492    VGASync/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y25      ButtonDebouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      ButtonDebouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y22      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25      ButtonDebouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.496%)  route 3.250ns (78.504%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.617    -0.895    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  Switch2Debouncer/counter_reg[13]/Q
                         net (fo=3, routed)           0.850     0.473    Switch2Debouncer/counter_reg_n_0_[13]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  Switch2Debouncer/counter[17]_i_2__0/O
                         net (fo=19, routed)          1.241     1.839    Switch2Debouncer/counter[17]_i_2__0_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.963 r  Switch2Debouncer/out_P_i_2__0/O
                         net (fo=2, routed)           0.544     2.507    Switch2Debouncer/out_P_i_2__0_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.124     2.631 r  Switch2Debouncer/out_P_i_1__0/O
                         net (fo=1, routed)           0.615     3.246    Switch2Debouncer/out_P_i_1__0_n_0
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.506    38.511    Switch2Debouncer/clk_out1
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y20          FDPE (Setup_fdpe_C_CE)      -0.205    38.785    Switch2Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.919%)  route 3.130ns (79.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.034     3.069    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.853ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.037     3.072    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    38.925    Display/vgaColor_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 35.853    

Slack (MET) :             36.027ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.027    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.828ns (21.930%)  route 2.948ns (78.070%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.851     2.886    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.047ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.047    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 2.055ns (53.642%)  route 1.776ns (46.358%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.621    -0.891    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  Switch2Debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.789     0.417    Switch2Debouncer/counter_reg_n_0_[2]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.091 r  Switch2Debouncer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.091    Switch2Debouncer/counter0_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.205 r  Switch2Debouncer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.205    Switch2Debouncer/counter0_carry__0_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.319 r  Switch2Debouncer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.319    Switch2Debouncer/counter0_carry__1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.433 r  Switch2Debouncer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     1.442    Switch2Debouncer/counter0_carry__2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.664 r  Switch2Debouncer/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.978     2.641    Switch2Debouncer/counter0_carry__3_n_7
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     2.940 r  Switch2Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.940    Switch2Debouncer/counter[17]_i_1__0_n_0
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.507    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X6Y23          FDCE (Setup_fdce_C_D)        0.079    39.065    Switch2Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.154ns  (required time - arrival time)
  Source:                 Switch1Debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.828ns (23.276%)  route 2.729ns (76.724%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X11Y21         FDCE                                         r  Switch1Debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/counter_reg[8]/Q
                         net (fo=2, routed)           0.871     0.371    Switch1Debouncer/counter[8]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     0.495 r  Switch1Debouncer/counter[17]_i_4/O
                         net (fo=19, routed)          0.793     1.288    Switch1Debouncer/counter[17]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  Switch1Debouncer/out_P_i_2/O
                         net (fo=2, routed)           0.586     1.998    Switch1Debouncer/out_P_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     2.122 r  Switch1Debouncer/out_P_i_1/O
                         net (fo=1, routed)           0.479     2.601    Switch1Debouncer/out_P_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.439    38.444    Switch1Debouncer/clk_out1
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_CE)      -0.169    38.755    Switch1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 36.154    

Slack (MET) :             36.227ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.232%)  route 2.736ns (76.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.640     2.674    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 36.227    

Slack (MET) :             36.236ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.194%)  route 2.742ns (76.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.646     2.680    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 36.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VGASync/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.606%)  route 0.089ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[0]/Q
                         net (fo=13, routed)          0.089    -0.365    VGASync/vgaX[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  VGASync/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    VGASync/x[5]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091    -0.394    VGASync/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGASync/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y27          FDCE                                         r  VGASync/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[5]/Q
                         net (fo=8, routed)           0.072    -0.360    VGASync/vgaY[5]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  VGASync/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    VGASync/y[6]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.092    -0.394    VGASync/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGASync/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[8]/Q
                         net (fo=8, routed)           0.132    -0.322    VGASync/vgaX[8]
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.277 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    VGASync/x[10]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.156    -0.299    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    VGASync/x[9]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.155    -0.300    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  VGASync/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGASync/x[8]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.394    VGASync/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.584    -0.597    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           0.171    -0.285    VGASync/vgaX[2]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.046    -0.239 r  VGASync/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGASync/x[4]
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.107    -0.380    VGASync/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.187    -0.269    VGASync/vgaY[9]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  VGASync/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.224    VGASync/vsync_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.365    VGASync/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.158    -0.297    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  VGASync/y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VGASync/y[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092    -0.396    VGASync/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.157    -0.298    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  VGASync/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    VGASync/y[2]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.091    -0.397    VGASync/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.063%)  route 0.165ns (46.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.165    -0.291    VGASync/vgaY[9]
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  VGASync/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGASync/y[3]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091    -0.395    VGASync/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.496%)  route 3.250ns (78.504%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.617    -0.895    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  Switch2Debouncer/counter_reg[13]/Q
                         net (fo=3, routed)           0.850     0.473    Switch2Debouncer/counter_reg_n_0_[13]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  Switch2Debouncer/counter[17]_i_2__0/O
                         net (fo=19, routed)          1.241     1.839    Switch2Debouncer/counter[17]_i_2__0_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.963 r  Switch2Debouncer/out_P_i_2__0/O
                         net (fo=2, routed)           0.544     2.507    Switch2Debouncer/out_P_i_2__0_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.124     2.631 r  Switch2Debouncer/out_P_i_1__0/O
                         net (fo=1, routed)           0.615     3.246    Switch2Debouncer/out_P_i_1__0_n_0
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.506    38.511    Switch2Debouncer/clk_out1
    SLICE_X5Y20          FDPE                                         r  Switch2Debouncer/out_reg_P/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y20          FDPE (Setup_fdpe_C_CE)      -0.205    38.785    Switch2Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.919%)  route 3.130ns (79.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.034     3.069    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.853ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           1.037     3.072    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    38.925    Display/vgaColor_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 35.853    

Slack (MET) :             36.027ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.027    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.828ns (21.930%)  route 2.948ns (78.070%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.851     2.886    Display/vgaColor_reg[11]_0
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.047ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.995%)  route 2.937ns (78.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.840     2.875    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                 36.047    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 Switch2Debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 2.055ns (53.642%)  route 1.776ns (46.358%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.621    -0.891    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  Switch2Debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.789     0.417    Switch2Debouncer/counter_reg_n_0_[2]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.091 r  Switch2Debouncer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.091    Switch2Debouncer/counter0_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.205 r  Switch2Debouncer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.205    Switch2Debouncer/counter0_carry__0_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.319 r  Switch2Debouncer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.319    Switch2Debouncer/counter0_carry__1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.433 r  Switch2Debouncer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     1.442    Switch2Debouncer/counter0_carry__2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.664 r  Switch2Debouncer/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.978     2.641    Switch2Debouncer/counter0_carry__3_n_7
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     2.940 r  Switch2Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.940    Switch2Debouncer/counter[17]_i_1__0_n_0
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.507    Switch2Debouncer/clk_out1
    SLICE_X6Y23          FDCE                                         r  Switch2Debouncer/counter_reg[17]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X6Y23          FDCE (Setup_fdce_C_D)        0.079    39.065    Switch2Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.154ns  (required time - arrival time)
  Source:                 Switch1Debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/out_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.828ns (23.276%)  route 2.729ns (76.724%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X11Y21         FDCE                                         r  Switch1Debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/counter_reg[8]/Q
                         net (fo=2, routed)           0.871     0.371    Switch1Debouncer/counter[8]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     0.495 r  Switch1Debouncer/counter[17]_i_4/O
                         net (fo=19, routed)          0.793     1.288    Switch1Debouncer/counter[17]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  Switch1Debouncer/out_P_i_2/O
                         net (fo=2, routed)           0.586     1.998    Switch1Debouncer/out_P_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     2.122 r  Switch1Debouncer/out_P_i_1/O
                         net (fo=1, routed)           0.479     2.601    Switch1Debouncer/out_P_i_1_n_0
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.439    38.444    Switch1Debouncer/clk_out1
    SLICE_X10Y21         FDPE                                         r  Switch1Debouncer/out_reg_P/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_CE)      -0.169    38.755    Switch1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 36.154    

Slack (MET) :             36.227ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.232%)  route 2.736ns (76.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.640     2.674    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 36.227    

Slack (MET) :             36.236ns  (required time - arrival time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.194%)  route 2.742ns (76.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           1.007     0.574    VGASync/vgaX[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.698 r  VGASync/vgaColor[11]_i_4/O
                         net (fo=1, routed)           0.667     1.365    VGASync/vgaColor[11]_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.489 r  VGASync/vgaColor[11]_i_2/O
                         net (fo=1, routed)           0.422     1.911    VGASync/vgaColor[11]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.035 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=8, routed)           0.646     2.680    Display/vgaColor_reg[11]_0
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 36.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VGASync/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.606%)  route 0.089ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[0]/Q
                         net (fo=13, routed)          0.089    -0.365    VGASync/vgaX[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  VGASync/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    VGASync/x[5]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091    -0.394    VGASync/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGASync/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y27          FDCE                                         r  VGASync/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[5]/Q
                         net (fo=8, routed)           0.072    -0.360    VGASync/vgaY[5]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  VGASync/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    VGASync/y[6]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.092    -0.394    VGASync/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGASync/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[8]/Q
                         net (fo=8, routed)           0.132    -0.322    VGASync/vgaX[8]
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.277 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    VGASync/x[10]
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.156    -0.299    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    VGASync/x[9]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGASync/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X1Y29          FDCE                                         r  VGASync/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGASync/x_reg[5]/Q
                         net (fo=12, routed)          0.155    -0.300    VGASync/vgaX[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  VGASync/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGASync/x[8]
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    VGASync/clk_out1
    SLICE_X0Y29          FDCE                                         r  VGASync/x_reg[8]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.394    VGASync/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGASync/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.584    -0.597    VGASync/clk_out1
    SLICE_X4Y29          FDCE                                         r  VGASync/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGASync/x_reg[2]/Q
                         net (fo=8, routed)           0.171    -0.285    VGASync/vgaX[2]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.046    -0.239 r  VGASync/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGASync/x[4]
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X5Y29          FDCE                                         r  VGASync/x_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.107    -0.380    VGASync/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.187    -0.269    VGASync/vgaY[9]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  VGASync/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.224    VGASync/vsync_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.365    VGASync/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.158    -0.297    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  VGASync/y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VGASync/y[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092    -0.396    VGASync/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGASync/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[3]/Q
                         net (fo=10, routed)          0.157    -0.298    VGASync/vgaY[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  VGASync/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    VGASync/y[2]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    VGASync/clk_out1
    SLICE_X3Y26          FDCE                                         r  VGASync/y_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.091    -0.397    VGASync/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.063%)  route 0.165ns (46.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X3Y28          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  VGASync/y_reg[9]/Q
                         net (fo=7, routed)           0.165    -0.291    VGASync/vgaY[9]
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  VGASync/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGASync/y[3]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    VGASync/clk_out1
    SLICE_X3Y27          FDCE                                         r  VGASync/y_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091    -0.395    VGASync/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.149    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 5.314ns (52.557%)  route 4.797ns (47.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          2.779     6.403    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708    10.111 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.111    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonLeft
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.736ns  (logic 4.981ns (64.383%)  route 2.755ns (35.617%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttonLeft (IN)
                         net (fo=0)                   0.000     0.000    buttonLeft
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttonLeft_IBUF_inst/O
                         net (fo=5, routed)           2.755     4.207    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.736 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.736    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 4.250ns (55.745%)  route 3.374ns (44.255%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y21          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=1, routed)           0.671     1.296    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y21          LUT3 (Prop_lut3_I1_O)        0.124     1.420 r  Switch1Debouncer/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.703     4.123    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.623 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.623    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.197ns (56.599%)  route 3.219ns (43.401%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y19          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=1, routed)           0.947     1.506    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.630 r  ButtonDebouncer/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.272     3.902    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.416 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.416    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.946ns (67.705%)  route 2.359ns (32.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           2.359     3.801    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.305 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.305    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.389ns (61.002%)  route 2.806ns (38.998%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X4Y20          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=1, routed)           0.510     1.271    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.395 r  Switch2Debouncer/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.296     3.691    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.195 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.195    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 4.962ns (70.422%)  route 2.084ns (29.578%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.084     3.538    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.047 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.047    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonRight
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.960ns (70.412%)  route 2.084ns (29.588%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttonRight (IN)
                         net (fo=0)                   0.000     0.000    buttonRight
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttonRight_IBUF_inst/O
                         net (fo=5, routed)           2.084     3.535    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.044 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.044    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.953ns (71.249%)  route 1.999ns (28.751%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=5, routed)           1.999     3.451    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.952 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.952    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.852ns  (logic 1.585ns (41.159%)  route 2.266ns (58.841%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          1.591     3.052    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.176 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.675     3.852    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X4Y20          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.255ns (28.682%)  route 0.633ns (71.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.456     0.665    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.710 f  ButtonDebouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.177     0.887    ButtonDebouncer/out_reg_LDC_i_2_n_0
    SLICE_X0Y19          LDCE                                         f  ButtonDebouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.125ns  (logic 0.266ns (23.640%)  route 0.859ns (76.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.547     0.768    Switch1Debouncer/switches_IBUF[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I0_O)        0.045     0.813 f  Switch1Debouncer/out_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.312     1.125    Switch1Debouncer/out_reg_LDC_i_2__0_n_0
    SLICE_X8Y21          LDCE                                         f  Switch1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.274ns (23.535%)  route 0.891ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.661     0.890    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.935 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.230     1.166    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X4Y20          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.423ns (77.890%)  route 0.404ns (22.110%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  buttonDown_IBUF_inst/O
                         net (fo=5, routed)           0.404     0.624    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.827 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.827    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonRight
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.429ns (76.697%)  route 0.434ns (23.303%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttonRight (IN)
                         net (fo=0)                   0.000     0.000    buttonRight
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttonRight_IBUF_inst/O
                         net (fo=5, routed)           0.434     0.654    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.864 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.864    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.432ns (76.726%)  route 0.434ns (23.274%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           0.434     0.656    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.866 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.866    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.415ns (68.787%)  route 0.642ns (31.213%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.642     0.852    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.058 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.058    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonLeft
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.450ns (66.226%)  route 0.739ns (33.774%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttonLeft (IN)
                         net (fo=0)                   0.000     0.000    buttonLeft
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttonLeft_IBUF_inst/O
                         net (fo=5, routed)           0.739     0.959    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.189 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.189    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.470ns (65.516%)  route 0.774ns (34.484%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X4Y20          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=1, routed)           0.173     0.393    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045     0.438 r  Switch2Debouncer/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.601     1.039    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.244 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.244    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.419ns (60.589%)  route 0.923ns (39.411%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y19          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=1, routed)           0.343     0.501    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.045     0.546 r  ButtonDebouncer/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.126    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.341 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.341    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.316ns (48.533%)  route 4.577ns (51.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.879     0.439    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.154     0.593 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.698     4.290    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.996 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.996    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.334ns (49.703%)  route 4.386ns (50.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.150     0.591 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.505     4.095    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.823 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.823    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.111ns (48.354%)  route 4.391ns (51.646%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.510     4.075    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.606 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.606    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.090ns (48.359%)  route 4.368ns (51.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.879     0.439    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     0.563 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.489     4.051    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.562 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.562    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 4.217ns (51.139%)  route 4.029ns (48.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.478 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.498     0.020    SevenSegmentDisplay/currentDigit[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.299     0.319 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.531     3.851    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.350 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.350    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.084ns (50.225%)  route 4.048ns (49.775%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.167     3.731    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.236 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.236    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.444ns (55.023%)  route 3.633ns (44.977%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.478 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.498     0.020    SevenSegmentDisplay/currentDigit[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.294     0.314 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.135     3.449    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.180 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.180    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.116ns (52.334%)  route 3.749ns (47.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.867     3.432    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.968 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.968    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 4.081ns (53.400%)  route 3.561ns (46.600%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X9Y21          FDCE                                         r  Switch1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.858     0.358    Switch1Debouncer/out_reg_C_n_0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.482 r  Switch1Debouncer/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.703     3.185    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.685 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.685    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.146ns (57.238%)  route 3.098ns (42.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    Switch2Debouncer/clk_out1
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518    -0.372 r  Switch2Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.801     0.430    Switch2Debouncer/out_reg_C_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.124     0.554 r  Switch2Debouncer/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.296     2.850    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.354 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.354    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.345ns (82.455%)  route 0.286ns (17.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.588    -0.593    Display/clk_out1
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.286    -0.166    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.037 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.037    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.362ns (80.684%)  route 0.326ns (19.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X2Y29          FDRE                                         r  VGASync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGASync/hsync_reg/Q
                         net (fo=1, routed)           0.326    -0.105    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.092 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.092    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.368ns (80.777%)  route 0.326ns (19.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGASync/vsync_reg/Q
                         net (fo=1, routed)           0.326    -0.107    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.098 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.098    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.363ns (79.214%)  route 0.358ns (20.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.358    -0.093    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.129 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.129    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.366ns (79.325%)  route 0.356ns (20.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           0.356    -0.094    lopt_6
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.130 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.130    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.348ns (76.484%)  route 0.414ns (23.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.414    -0.036    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.171 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.171    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.371ns (76.874%)  route 0.412ns (23.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.412    -0.038    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.192 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.192    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.366ns (76.188%)  route 0.427ns (23.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           0.427    -0.024    lopt_4
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.201 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.201    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.361ns (73.195%)  route 0.499ns (26.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           0.499     0.048    lopt_5
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.268 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.268    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.372ns (72.459%)  route 0.522ns (27.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           0.522     0.071    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.303 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.303    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.316ns (48.533%)  route 4.577ns (51.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.879     0.439    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.154     0.593 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.698     4.290    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.996 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.996    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.334ns (49.703%)  route 4.386ns (50.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.150     0.591 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.505     4.095    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.823 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.823    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.111ns (48.354%)  route 4.391ns (51.646%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.510     4.075    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.606 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.606    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.090ns (48.359%)  route 4.368ns (51.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.879     0.439    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     0.563 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.489     4.051    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.562 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.562    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 4.217ns (51.139%)  route 4.029ns (48.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.478 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.498     0.020    SevenSegmentDisplay/currentDigit[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.299     0.319 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.531     3.851    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.350 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.350    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.084ns (50.225%)  route 4.048ns (49.775%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.167     3.731    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.236 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.236    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.444ns (55.023%)  route 3.633ns (44.977%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.478 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.498     0.020    SevenSegmentDisplay/currentDigit[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.294     0.314 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.135     3.449    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.180 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.180    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.116ns (52.334%)  route 3.749ns (47.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    SevenSegmentDisplay/clk_out1
    SLICE_X7Y24          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.881     0.441    SevenSegmentDisplay/currentDigit[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.867     3.432    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.968 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.968    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 4.081ns (53.400%)  route 3.561ns (46.600%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.555    -0.957    Switch1Debouncer/clk_out1
    SLICE_X9Y21          FDCE                                         r  Switch1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  Switch1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.858     0.358    Switch1Debouncer/out_reg_C_n_0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.482 r  Switch1Debouncer/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.703     3.185    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.685 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.685    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.146ns (57.238%)  route 3.098ns (42.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.622    -0.890    Switch2Debouncer/clk_out1
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518    -0.372 r  Switch2Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.801     0.430    Switch2Debouncer/out_reg_C_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.124     0.554 r  Switch2Debouncer/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.296     2.850    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.354 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.354    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.345ns (82.455%)  route 0.286ns (17.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.588    -0.593    Display/clk_out1
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.286    -0.166    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.037 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.037    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.362ns (80.684%)  route 0.326ns (19.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    VGASync/clk_out1
    SLICE_X2Y29          FDRE                                         r  VGASync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGASync/hsync_reg/Q
                         net (fo=1, routed)           0.326    -0.105    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.092 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.092    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.368ns (80.777%)  route 0.326ns (19.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y28          FDRE                                         r  VGASync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGASync/vsync_reg/Q
                         net (fo=1, routed)           0.326    -0.107    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.098 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.098    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.363ns (79.214%)  route 0.358ns (20.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.358    -0.093    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.129 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.129    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.366ns (79.325%)  route 0.356ns (20.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           0.356    -0.094    lopt_6
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.130 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.130    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.348ns (76.484%)  route 0.414ns (23.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.414    -0.036    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.171 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.171    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.371ns (76.874%)  route 0.412ns (23.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X1Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.412    -0.038    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.192 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.192    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.366ns (76.188%)  route 0.427ns (23.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           0.427    -0.024    lopt_4
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.201 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.201    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.361ns (73.195%)  route 0.499ns (26.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           0.499     0.048    lopt_5
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.268 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.268    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.372ns (72.459%)  route 0.522ns (27.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    Display/clk_out1
    SLICE_X0Y33          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Display/vgaColor_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           0.522     0.071    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.303 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.303    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.932ns (35.049%)  route 3.580ns (64.951%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.562     5.186    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.512 r  ButtonDebouncer/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     5.512    ButtonDebouncer/counter[15]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[15]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.932ns (35.415%)  route 3.523ns (64.585%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.505     5.129    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.455 r  ButtonDebouncer/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.455    ButtonDebouncer/counter[9]_i_1__1_n_0
    SLICE_X2Y24          FDCE                                         r  ButtonDebouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y24          FDCE                                         r  ButtonDebouncer/counter_reg[9]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.932ns (36.288%)  route 3.392ns (63.712%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.374     4.997    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.323 r  ButtonDebouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     5.323    ButtonDebouncer/counter[12]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[12]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.932ns (36.424%)  route 3.372ns (63.576%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.354     4.978    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.304 r  ButtonDebouncer/counter[16]_i_1__1/O
                         net (fo=1, routed)           0.000     5.304    ButtonDebouncer/counter[16]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[16]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.932ns (37.439%)  route 3.228ns (62.561%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.210     4.834    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.160 r  ButtonDebouncer/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.160    ButtonDebouncer/counter[10]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[10]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.932ns (37.717%)  route 3.190ns (62.283%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.172     4.796    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.122 r  ButtonDebouncer/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.122    ButtonDebouncer/counter[14]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[14]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.118ns  (logic 1.932ns (37.747%)  route 3.186ns (62.253%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.168     4.792    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.118 r  ButtonDebouncer/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     5.118    ButtonDebouncer/counter[13]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[13]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 1.932ns (37.815%)  route 3.177ns (62.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.159     4.782    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.326     5.108 r  ButtonDebouncer/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.108    ButtonDebouncer/counter[8]_i_1__1_n_0
    SLICE_X2Y23          FDCE                                         r  ButtonDebouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.504    -1.491    ButtonDebouncer/clk_out1
    SLICE_X2Y23          FDCE                                         r  ButtonDebouncer/counter_reg[8]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.932ns (38.113%)  route 3.137ns (61.887%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.119     4.743    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.069 r  ButtonDebouncer/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     5.069    ButtonDebouncer/counter[17]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[17]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.932ns (39.012%)  route 3.020ns (60.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.002     4.626    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.326     4.952 r  ButtonDebouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.952    ButtonDebouncer/counter[2]_i_1__1_n_0
    SLICE_X0Y22          FDCE                                         r  ButtonDebouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.505    -1.490    ButtonDebouncer/clk_out1
    SLICE_X0Y22          FDCE                                         r  ButtonDebouncer/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.229ns (28.517%)  route 0.575ns (71.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.575     0.804    Switch2Debouncer/switches_IBUF[0]
    SLICE_X5Y21          FDCE                                         r  Switch2Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X5Y21          FDCE                                         r  Switch2Debouncer/state_reg/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/out_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.255ns (29.801%)  route 0.600ns (70.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.442     0.652    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.697 f  ButtonDebouncer/out_reg_LDC_i_1/O
                         net (fo=2, routed)           0.157     0.854    ButtonDebouncer/out_reg_LDC_i_1_n_0
    SLICE_X1Y20          FDPE                                         f  ButtonDebouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X1Y20          FDPE                                         r  ButtonDebouncer/out_reg_P/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.255ns (29.791%)  route 0.600ns (70.209%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.441     0.651    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.696 r  ButtonDebouncer/state_i_1__1/O
                         net (fo=1, routed)           0.159     0.854    ButtonDebouncer/state_i_1__1_n_0
    SLICE_X2Y20          FDCE                                         r  ButtonDebouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X2Y20          FDCE                                         r  ButtonDebouncer/state_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.753%)  route 0.672ns (75.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.672     0.893    Switch1Debouncer/switches_IBUF[0]
    SLICE_X9Y22          FDCE                                         r  Switch1Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.823    -0.867    Switch1Debouncer/clk_out1
    SLICE_X9Y22          FDCE                                         r  Switch1Debouncer/state_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.266ns (29.400%)  route 0.639ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.639     0.860    Switch1Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.905 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.905    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.825    -0.865    Switch1Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/out_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.255ns (27.779%)  route 0.662ns (72.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.456     0.665    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.710 f  ButtonDebouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.206     0.916    ButtonDebouncer/out_reg_LDC_i_2_n_0
    SLICE_X0Y20          FDCE                                         f  ButtonDebouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X0Y20          FDCE                                         r  ButtonDebouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.274ns (29.054%)  route 0.670ns (70.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.670     0.899    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  Switch2Debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.944    Switch2Debouncer/counter[4]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[4]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.266ns (27.265%)  route 0.709ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.709     0.930    Switch1Debouncer/switches_IBUF[0]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  Switch1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.975    Switch1Debouncer/counter[3]_i_1_n_0
    SLICE_X11Y20         FDCE                                         r  Switch1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.825    -0.865    Switch1Debouncer/clk_out1
    SLICE_X11Y20         FDCE                                         r  Switch1Debouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.274ns (27.904%)  route 0.709ns (72.096%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.709     0.938    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.983 r  Switch2Debouncer/out_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.983    Switch2Debouncer/out_C_i_1__0_n_0
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    Switch2Debouncer/clk_out1
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.274ns (26.687%)  route 0.754ns (73.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.754     0.983    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.028 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.028    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y22          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    Switch2Debouncer/clk_out1
    SLICE_X6Y22          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.932ns (35.049%)  route 3.580ns (64.951%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.562     5.186    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.512 r  ButtonDebouncer/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     5.512    ButtonDebouncer/counter[15]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[15]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.932ns (35.415%)  route 3.523ns (64.585%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.505     5.129    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.455 r  ButtonDebouncer/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.455    ButtonDebouncer/counter[9]_i_1__1_n_0
    SLICE_X2Y24          FDCE                                         r  ButtonDebouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y24          FDCE                                         r  ButtonDebouncer/counter_reg[9]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.932ns (36.288%)  route 3.392ns (63.712%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.374     4.997    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.323 r  ButtonDebouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     5.323    ButtonDebouncer/counter[12]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[12]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.932ns (36.424%)  route 3.372ns (63.576%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.354     4.978    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.304 r  ButtonDebouncer/counter[16]_i_1__1/O
                         net (fo=1, routed)           0.000     5.304    ButtonDebouncer/counter[16]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[16]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.932ns (37.439%)  route 3.228ns (62.561%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.210     4.834    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.160 r  ButtonDebouncer/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.160    ButtonDebouncer/counter[10]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y24          FDCE                                         r  ButtonDebouncer/counter_reg[10]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.932ns (37.717%)  route 3.190ns (62.283%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.172     4.796    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.122 r  ButtonDebouncer/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.122    ButtonDebouncer/counter[14]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[14]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.118ns  (logic 1.932ns (37.747%)  route 3.186ns (62.253%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.168     4.792    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.118 r  ButtonDebouncer/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     5.118    ButtonDebouncer/counter[13]_i_1__1_n_0
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X0Y25          FDCE                                         r  ButtonDebouncer/counter_reg[13]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 1.932ns (37.815%)  route 3.177ns (62.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.159     4.782    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.326     5.108 r  ButtonDebouncer/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.108    ButtonDebouncer/counter[8]_i_1__1_n_0
    SLICE_X2Y23          FDCE                                         r  ButtonDebouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.504    -1.491    ButtonDebouncer/clk_out1
    SLICE_X2Y23          FDCE                                         r  ButtonDebouncer/counter_reg[8]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.932ns (38.113%)  route 3.137ns (61.887%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.119     4.743    ButtonDebouncer/leds_OBUF[1]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.326     5.069 r  ButtonDebouncer/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     5.069    ButtonDebouncer/counter[17]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    -1.493    ButtonDebouncer/clk_out1
    SLICE_X2Y25          FDCE                                         r  ButtonDebouncer/counter_reg[17]/C

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.932ns (39.012%)  route 3.020ns (60.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.472    ButtonDebouncer/out_reg_P_0[4]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  ButtonDebouncer/leds_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          1.002     4.626    ButtonDebouncer/leds_OBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.326     4.952 r  ButtonDebouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.952    ButtonDebouncer/counter[2]_i_1__1_n_0
    SLICE_X0Y22          FDCE                                         r  ButtonDebouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         1.505    -1.490    ButtonDebouncer/clk_out1
    SLICE_X0Y22          FDCE                                         r  ButtonDebouncer/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.229ns (28.517%)  route 0.575ns (71.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.575     0.804    Switch2Debouncer/switches_IBUF[0]
    SLICE_X5Y21          FDCE                                         r  Switch2Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X5Y21          FDCE                                         r  Switch2Debouncer/state_reg/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/out_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.255ns (29.801%)  route 0.600ns (70.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.442     0.652    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.697 f  ButtonDebouncer/out_reg_LDC_i_1/O
                         net (fo=2, routed)           0.157     0.854    ButtonDebouncer/out_reg_LDC_i_1_n_0
    SLICE_X1Y20          FDPE                                         f  ButtonDebouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X1Y20          FDPE                                         r  ButtonDebouncer/out_reg_P/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.255ns (29.791%)  route 0.600ns (70.209%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.441     0.651    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.696 r  ButtonDebouncer/state_i_1__1/O
                         net (fo=1, routed)           0.159     0.854    ButtonDebouncer/state_i_1__1_n_0
    SLICE_X2Y20          FDCE                                         r  ButtonDebouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X2Y20          FDCE                                         r  ButtonDebouncer/state_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.753%)  route 0.672ns (75.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.672     0.893    Switch1Debouncer/switches_IBUF[0]
    SLICE_X9Y22          FDCE                                         r  Switch1Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.823    -0.867    Switch1Debouncer/clk_out1
    SLICE_X9Y22          FDCE                                         r  Switch1Debouncer/state_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.266ns (29.400%)  route 0.639ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.639     0.860    Switch1Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.905 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.905    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.825    -0.865    Switch1Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            ButtonDebouncer/out_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.255ns (27.779%)  route 0.662ns (72.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=5, routed)           0.456     0.665    ButtonDebouncer/out_reg_P_0[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.710 f  ButtonDebouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.206     0.916    ButtonDebouncer/out_reg_LDC_i_2_n_0
    SLICE_X0Y20          FDCE                                         f  ButtonDebouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    ButtonDebouncer/clk_out1
    SLICE_X0Y20          FDCE                                         r  ButtonDebouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.274ns (29.054%)  route 0.670ns (70.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.670     0.899    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  Switch2Debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.944    Switch2Debouncer/counter[4]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[4]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.266ns (27.265%)  route 0.709ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=24, routed)          0.709     0.930    Switch1Debouncer/switches_IBUF[0]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  Switch1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.975    Switch1Debouncer/counter[3]_i_1_n_0
    SLICE_X11Y20         FDCE                                         r  Switch1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.825    -0.865    Switch1Debouncer/clk_out1
    SLICE_X11Y20         FDCE                                         r  Switch1Debouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.274ns (27.904%)  route 0.709ns (72.096%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.709     0.938    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.983 r  Switch2Debouncer/out_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.983    Switch2Debouncer/out_C_i_1__0_n_0
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.853    -0.837    Switch2Debouncer/clk_out1
    SLICE_X6Y20          FDCE                                         r  Switch2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.274ns (26.687%)  route 0.754ns (73.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=24, routed)          0.754     0.983    Switch2Debouncer/switches_IBUF[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.028 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.028    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y22          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=113, routed)         0.851    -0.839    Switch2Debouncer/clk_out1
    SLICE_X6Y22          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C





