// Seed: 3130689917
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  time id_2;
endmodule
`timescale 1 ps / 1ps
`define pp_19 0
`define pp_20 0
module module_1 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    output id_9,
    output id_10
    , id_19,
    input logic id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    output logic id_15,
    input id_16
    , id_20,
    input id_17,
    input tri1 id_18
);
  assign id_0 = id_18[1];
endmodule
`timescale 1ps / 1ps
module module_2;
  logic id_19;
  logic id_20;
  assign id_15 = 1;
  type_23 id_21 (
      .id_0(id_11 == 1),
      .id_1(1'b0),
      .id_2(id_18),
      .id_3(1),
      .id_4(id_14)
  );
  assign id_8[1'b0] = 1;
endmodule
