{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688068481515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688068481516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 20:54:41 2023 " "Processing started: Thu Jun 29 20:54:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688068481516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068481516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068481516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688068482082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688068482082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494715 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494717 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494720 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494722 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494724 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494726 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/usbport/usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/usbport/usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494729 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/slcdc/slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/slcdc/slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arc_slcdc " "Found design unit 1: SLCDC-arc_slcdc" {  } { { "../Projeto/Entrega Final/SLCDC/SLCDC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SLCDC/SLCDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494731 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "../Projeto/Entrega Final/SLCDC/SLCDC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SLCDC/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/shiftregister/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/shiftregister/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-arc_sr " "Found design unit 1: ShiftRegister-arc_sr" {  } { { "../Projeto/Entrega Final/ShiftRegister/ShiftRegister.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/ShiftRegister/ShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494733 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../Projeto/Entrega Final/ShiftRegister/ShiftRegister.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/ShiftRegister/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/serialreceiver/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/serialreceiver/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-arc_sr " "Found design unit 1: SerialReceiver-arc_sr" {  } { { "../Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494735 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "../Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/serialcontrol/serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/serialcontrol/serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-arc_sc " "Found design unit 1: SerialControl-arc_sc" {  } { { "../Projeto/Entrega Final/SerialControl/SerialControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialControl/SerialControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494737 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "../Projeto/Entrega Final/SerialControl/SerialControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialControl/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/sdc/sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/sdc/sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arc " "Found design unit 1: SDC-arc" {  } { { "../Projeto/Entrega Final/SDC/SDC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SDC/SDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494739 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "../Projeto/Entrega Final/SDC/SDC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SDC/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/sca/sca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/sca/sca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCA-arc_sca " "Found design unit 1: SCA-arc_sca" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCA " "Found entity 1: SCA" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ringbuffercontrol/ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ringbuffercontrol/ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-arc " "Found design unit 1: RingBufferControl-arc" {  } { { "../Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494744 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "../Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ringbuffer/ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer-arc " "Found design unit 1: RingBuffer-arc" {  } { { "../Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494746 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer " "Found entity 1: RingBuffer" {  } { { "../Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/registry/registry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/registry/registry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-arc_reg " "Found design unit 1: Registry-arc_reg" {  } { { "../Projeto/Entrega Final/Registry/Registry.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Registry/Registry.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Found entity 1: Registry" {  } { { "../Projeto/Entrega Final/Registry/Registry.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Registry/Registry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "../Projeto/Entrega Final/RAM/RAM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RAM/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494751 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Projeto/Entrega Final/RAM/RAM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RAM/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/outputbuffer/outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/outputbuffer/outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-arc " "Found design unit 1: OutputBuffer-arc" {  } { { "../Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494753 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "../Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mux4x1/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mux4x1/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-arc_mux " "Found design unit 1: MUX4x1-arc_mux" {  } { { "../Projeto/Entrega Final/MUX4x1/MUX4x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MUX4x1/MUX4x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494755 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Found entity 1: MUX4x1" {  } { { "../Projeto/Entrega Final/MUX4x1/MUX4x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MUX4x1/MUX4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mux2x1/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mux2x1/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arc_mux " "Found design unit 1: MUX2x1-arc_mux" {  } { { "../Projeto/Entrega Final/MUX2x1/MUX2x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MUX2x1/MUX2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494757 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "../Projeto/Entrega Final/MUX2x1/MUX2x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MUX2x1/MUX2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mac/memoryaddresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/mac/memoryaddresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAddressControl-arc " "Found design unit 1: MemoryAddressControl-arc" {  } { { "../Projeto/Entrega Final/MAC/MemoryAddressControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MAC/MemoryAddressControl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494759 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAddressControl " "Found entity 1: MemoryAddressControl" {  } { { "../Projeto/Entrega Final/MAC/MemoryAddressControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/MAC/MemoryAddressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/lcddispatcher/lcddispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/lcddispatcher/lcddispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDispatcher-arc_lcdd " "Found design unit 1: LCDDispatcher-arc_lcdd" {  } { { "../Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494762 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDispatcher " "Found entity 1: LCDDispatcher" {  } { { "../Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keyscan/keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keyscan/keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-arc_Keyscan " "Found design unit 1: KeyScan-arc_Keyscan" {  } { { "../Projeto/Entrega Final/KeyScan/KeyScan.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyScan/KeyScan.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494764 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "../Projeto/Entrega Final/KeyScan/KeyScan.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyScan/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keydecode/keydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keydecode/keydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode-arc_kd " "Found design unit 1: KeyDecode-arc_kd" {  } { { "../Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494767 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode " "Found entity 1: KeyDecode" {  } { { "../Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keycontrol/keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keycontrol/keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-arcKC " "Found design unit 1: KeyControl-arcKC" {  } { { "../Projeto/Entrega Final/KeyControl/KeyControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyControl/KeyControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494769 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "../Projeto/Entrega Final/KeyControl/KeyControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyControl/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keyboardreader/keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/keyboardreader/keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader-kr " "Found design unit 1: KeyboardReader-kr" {  } { { "../Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494771 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader " "Found entity 1: KeyboardReader" {  } { { "../Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/full_adder/full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/full_adder/full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-arc_fa " "Found design unit 1: full_add-arc_fa" {  } { { "../Projeto/Entrega Final/full_adder/full_add.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/full_adder/full_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494774 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "../Projeto/Entrega Final/full_adder/full_add.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/full_adder/full_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-LogicFunction " "Found design unit 1: FFD-LogicFunction" {  } { { "../Projeto/Entrega Final/FFD/FFD.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/FFD/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494776 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../Projeto/Entrega Final/FFD/FFD.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/dispatcher/dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/dispatcher/dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-arc " "Found design unit 1: Dispatcher-arc" {  } { { "../Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "../Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc_dec " "Found design unit 1: Decoder-arc_dec" {  } { { "../Projeto/Entrega Final/Decoder/Decoder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Decoder/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../Projeto/Entrega Final/Decoder/Decoder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Decoder/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arc_cc " "Found design unit 1: Counter-arc_cc" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/clkdiv/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/clkdiv/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "../Projeto/Entrega Final/clkDIV/clkDIV.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/clkDIV/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494786 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "../Projeto/Entrega Final/clkDIV/clkDIV.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/clkDIV/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/buffercontrol/buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/buffercontrol/buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-arc " "Found design unit 1: BufferControl-arc" {  } { { "../Projeto/Entrega Final/BufferControl/BufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/BufferControl/BufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494788 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "../Projeto/Entrega Final/BufferControl/BufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/BufferControl/BufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arc_adder " "Found design unit 1: adder-arc_adder" {  } { { "../Projeto/Entrega Final/adder/adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/adder/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494790 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Projeto/Entrega Final/adder/adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/adder/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/terminal_count/terminal_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ammit/desktop/isel/2223/leic/s2/lic/lic/projeto/entrega final/terminal_count/terminal_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Terminal_Count-arc_tc " "Found design unit 1: Terminal_Count-arc_tc" {  } { { "../Projeto/Entrega Final/Terminal_Count/Terminal_Count.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Terminal_Count/Terminal_Count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494794 ""} { "Info" "ISGN_ENTITY_NAME" "1 Terminal_Count " "Found entity 1: Terminal_Count" {  } { { "../Projeto/Entrega Final/Terminal_Count/Terminal_Count.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Terminal_Count/Terminal_Count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068494794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068494794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCA " "Elaborating entity \"SCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688068494889 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "inputPort 1 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"inputPort\" has 1/8 unassociated elements" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1688068494893 "|SCA"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 3 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"outputPort\" has 3/8 unassociated elements" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1688068494893 "|SCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:dm " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:dm\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "dm" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:dm\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:dm\|CLKDIV:UCLK\"" {  } { { "DoorMechanism/door_mecanism.vhd" "UCLK" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:dm\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U6" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:dm\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\"" {  } { { "DoorMechanism/counter_pl.vhd" "U1" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "DoorMechanism/adder_rc.vhd" "\\SC:0:U1" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "DoorMechanism/counter_pl.vhd" "U2" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494971 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688068494971 "|SCA|door_mecanism:dm|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:dm\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U7" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "U1" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068494999 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688068495000 "|SCA|door_mecanism:dm|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:dm\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:dm\|door_emulation_seg:U0\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U0" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:ffperson " "Elaborating entity \"FFD\" for hierarchy \"FFD:ffperson\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "ffperson" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:serialDoorC " "Elaborating entity \"SDC\" for hierarchy \"SDC:serialDoorC\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "serialDoorC" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SDC:serialDoorC\|SerialReceiver:serialR " "Elaborating entity \"SerialReceiver\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\"" {  } { { "../Projeto/Entrega Final/SDC/SDC.vhd" "serialR" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SDC/SDC.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c " "Elaborating entity \"Counter\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\"" {  } { { "../Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" "c" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\"" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "ad" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1 " "Elaborating entity \"full_add\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1\"" {  } { { "../Projeto/Entrega Final/adder/adder.vhd" "fa1" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/adder/adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux " "Elaborating entity \"MUX2x1\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux\"" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "mux" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg " "Elaborating entity \"Registry\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg\"" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "reg" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terminal_Count SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc " "Elaborating entity \"Terminal_Count\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc\"" {  } { { "../Projeto/Entrega Final/Counter/Counter.vhd" "utc" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Counter/Counter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc " "Elaborating entity \"SerialControl\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc\"" {  } { { "../Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" "sc" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr " "Elaborating entity \"ShiftRegister\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr\"" {  } { { "../Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" "sr" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialReceiver/SerialReceiver.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doorcontroller.vhd 2 1 " "Using design file doorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-arc " "Found design unit 1: DoorController-arc" {  } { { "doorcontroller.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/doorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068495193 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "doorcontroller.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/doorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068495193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1688068495193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:serialDoorC\|DoorController:doorControl " "Elaborating entity \"DoorController\" for hierarchy \"SDC:serialDoorC\|DoorController:doorControl\"" {  } { { "../Projeto/Entrega Final/SDC/SDC.vhd" "doorControl" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SDC/SDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardReader KeyboardReader:kr " "Elaborating entity \"KeyboardReader\" for hierarchy \"KeyboardReader:kr\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "kr" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecode KeyboardReader:kr\|KeyDecode:kd " "Elaborating entity \"KeyDecode\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\"" {  } { { "../Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" "kd" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock " "Elaborating entity \"CLKDIV\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock\"" {  } { { "../Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" "clock" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\"" {  } { { "../Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" "scan" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec\"" {  } { { "../Projeto/Entrega Final/KeyScan/KeyScan.vhd" "dec" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyScan/KeyScan.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x1 KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux " "Elaborating entity \"MUX4x1\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux\"" {  } { { "../Projeto/Entrega Final/KeyScan/KeyScan.vhd" "mux" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyScan/KeyScan.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control " "Elaborating entity \"KeyControl\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control\"" {  } { { "../Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" "control" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyDecode/KeyDecode.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBuffer KeyboardReader:kr\|RingBuffer:rbuff " "Elaborating entity \"RingBuffer\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\"" {  } { { "../Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" "rbuff" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control " "Elaborating entity \"RingBufferControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control\"" {  } { { "../Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" "control" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAddressControl KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac " "Elaborating entity \"MemoryAddressControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac\"" {  } { { "../Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" "mac" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory\"" {  } { { "../Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" "memory" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBuffer/RingBuffer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Projeto/Entrega Final/RAM/RAM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RAM/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688068495348 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Projeto/Entrega Final/RAM/RAM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RAM/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688068495349 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer KeyboardReader:kr\|OutputBuffer:obuff " "Elaborating entity \"OutputBuffer\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\"" {  } { { "../Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" "obuff" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyboardReader/KeyboardReader.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control " "Elaborating entity \"BufferControl\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control\"" {  } { { "../Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" "control" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/OutputBuffer/OutputBuffer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState BufferControl.vhd(23) " "VHDL Process Statement warning at BufferControl.vhd(23): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Projeto/Entrega Final/BufferControl/BufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/BufferControl/BufferControl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688068495372 "|SCA|KeyboardReader:kr|OutputBuffer:obuff|BufferControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:sl " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:sl\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "sl" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDispatcher SLCDC:sl\|LCDDispatcher:lcdd " "Elaborating entity \"LCDDispatcher\" for hierarchy \"SLCDC:sl\|LCDDispatcher:lcdd\"" {  } { { "../Projeto/Entrega Final/SLCDC/SLCDC.vhd" "lcdd" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SLCDC/SLCDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dispatcher SLCDC:sl\|LCDDispatcher:lcdd\|Dispatcher:disp " "Elaborating entity \"Dispatcher\" for hierarchy \"SLCDC:sl\|LCDDispatcher:lcdd\|Dispatcher:disp\"" {  } { { "../Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" "disp" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/LCDDispatcher/LCDDispatcher.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:usb " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:usb\"" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "usb" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:usb\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\"" {  } { { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "b2v_inst" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:usb\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\"" {  } { { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:usb\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688068495487 ""}  } { { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688068495487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:usb\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:usb\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../Projeto/Entrega Final/UsbPort/UsbPort.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/UsbPort/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:usb\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068495844 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688068496243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.29.20:55:01 Progress: Loading sld4508bb82/alt_sld_fab_wrapper_hw.tcl " "2023.06.29.20:55:01 Progress: Loading sld4508bb82/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068501825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068505398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068505579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068509946 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688068510668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4508bb82/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4508bb82/alt_sld_fab.v" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068510975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068510975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068511094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068511097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068511193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068511322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/db/ip/sld4508bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688068511439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068511439 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|SLCDC:sl\|LCDDispatcher:lcdd\|Dispatcher:disp\|CurrentState " "State machine \"\|SCA\|SLCDC:sl\|LCDDispatcher:lcdd\|Dispatcher:disp\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/Dispatcher/Dispatcher.vhd" 13 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513078 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|SLCDC:sl\|SerialReceiver:sr\|SerialControl:sc\|CurrentState " "State machine \"\|SCA\|SLCDC:sl\|SerialReceiver:sr\|SerialControl:sc\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/SerialControl/SerialControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialControl/SerialControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513079 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control\|CurrentState " "State machine \"\|SCA\|KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/BufferControl/BufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/BufferControl/BufferControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513080 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control\|CurrentState " "State machine \"\|SCA\|KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/RingBufferControl/RingBufferControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513082 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control\|CurrentState " "State machine \"\|SCA\|KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/KeyControl/KeyControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/KeyControl/KeyControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513083 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|SDC:serialDoorC\|DoorController:doorControl\|CurrentState " "State machine \"\|SCA\|SDC:serialDoorC\|DoorController:doorControl\|CurrentState\" will be implemented as a safe state machine." {  } { { "doorcontroller.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/doorcontroller.vhd" 16 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513085 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SCA\|SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc\|CurrentState " "State machine \"\|SCA\|SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc\|CurrentState\" will be implemented as a safe state machine." {  } { { "../Projeto/Entrega Final/SerialControl/SerialControl.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SerialControl/SerialControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1688068513086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688068513379 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1688068513455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1688068513455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Projeto/Entrega Final/SCA/SCA.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega Final/SCA/SCA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688068513575 "|SCA|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688068513575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068513670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688068515556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688068515556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "531 " "Implemented 531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688068515673 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688068515673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688068515673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688068515673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688068515717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 20:55:15 2023 " "Processing ended: Thu Jun 29 20:55:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688068515717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688068515717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688068515717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688068515717 ""}
