
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000271c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080028ac  080028ac  000128ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800292c  0800292c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800292c  0800292c  0001292c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002934  08002934  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002934  08002934  00012934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002938  08002938  00012938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800293c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000001c0  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000228  20000228  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   000083ee  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000019e2  00000000  00000000  000284c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000750  00000000  00000000  00029eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000576  00000000  00000000  0002a600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021535  00000000  00000000  0002ab76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a7aa  00000000  00000000  0004c0ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c47a1  00000000  00000000  00056855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002320  00000000  00000000  0011aff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  0011d318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002894 	.word	0x08002894

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002894 	.word	0x08002894

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08c      	sub	sp, #48	; 0x30
 8000570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 031c 	add.w	r3, r7, #28
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	61bb      	str	r3, [r7, #24]
 8000586:	4b51      	ldr	r3, [pc, #324]	; (80006cc <MX_GPIO_Init+0x160>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a50      	ldr	r2, [pc, #320]	; (80006cc <MX_GPIO_Init+0x160>)
 800058c:	f043 0310 	orr.w	r3, r3, #16
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b4e      	ldr	r3, [pc, #312]	; (80006cc <MX_GPIO_Init+0x160>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0310 	and.w	r3, r3, #16
 800059a:	61bb      	str	r3, [r7, #24]
 800059c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	617b      	str	r3, [r7, #20]
 80005a2:	4b4a      	ldr	r3, [pc, #296]	; (80006cc <MX_GPIO_Init+0x160>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a49      	ldr	r2, [pc, #292]	; (80006cc <MX_GPIO_Init+0x160>)
 80005a8:	f043 0304 	orr.w	r3, r3, #4
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4b47      	ldr	r3, [pc, #284]	; (80006cc <MX_GPIO_Init+0x160>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0304 	and.w	r3, r3, #4
 80005b6:	617b      	str	r3, [r7, #20]
 80005b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	613b      	str	r3, [r7, #16]
 80005be:	4b43      	ldr	r3, [pc, #268]	; (80006cc <MX_GPIO_Init+0x160>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a42      	ldr	r2, [pc, #264]	; (80006cc <MX_GPIO_Init+0x160>)
 80005c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b40      	ldr	r3, [pc, #256]	; (80006cc <MX_GPIO_Init+0x160>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	60fb      	str	r3, [r7, #12]
 80005da:	4b3c      	ldr	r3, [pc, #240]	; (80006cc <MX_GPIO_Init+0x160>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a3b      	ldr	r2, [pc, #236]	; (80006cc <MX_GPIO_Init+0x160>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b39      	ldr	r3, [pc, #228]	; (80006cc <MX_GPIO_Init+0x160>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	4b35      	ldr	r3, [pc, #212]	; (80006cc <MX_GPIO_Init+0x160>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	4a34      	ldr	r2, [pc, #208]	; (80006cc <MX_GPIO_Init+0x160>)
 80005fc:	f043 0302 	orr.w	r3, r3, #2
 8000600:	6313      	str	r3, [r2, #48]	; 0x30
 8000602:	4b32      	ldr	r3, [pc, #200]	; (80006cc <MX_GPIO_Init+0x160>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	f003 0302 	and.w	r3, r3, #2
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	4b2e      	ldr	r3, [pc, #184]	; (80006cc <MX_GPIO_Init+0x160>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	4a2d      	ldr	r2, [pc, #180]	; (80006cc <MX_GPIO_Init+0x160>)
 8000618:	f043 0308 	orr.w	r3, r3, #8
 800061c:	6313      	str	r3, [r2, #48]	; 0x30
 800061e:	4b2b      	ldr	r3, [pc, #172]	; (80006cc <MX_GPIO_Init+0x160>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f003 0308 	and.w	r3, r3, #8
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800062a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800062e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000630:	2303      	movs	r3, #3
 8000632:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000638:	f107 031c 	add.w	r3, r7, #28
 800063c:	4619      	mov	r1, r3
 800063e:	4824      	ldr	r0, [pc, #144]	; (80006d0 <MX_GPIO_Init+0x164>)
 8000640:	f000 fbc2 	bl	8000dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8000644:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000648:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800064a:	2303      	movs	r3, #3
 800064c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064e:	2300      	movs	r3, #0
 8000650:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000652:	f107 031c 	add.w	r3, r7, #28
 8000656:	4619      	mov	r1, r3
 8000658:	481e      	ldr	r0, [pc, #120]	; (80006d4 <MX_GPIO_Init+0x168>)
 800065a:	f000 fbb5 	bl	8000dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800065e:	2303      	movs	r3, #3
 8000660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000662:	2303      	movs	r3, #3
 8000664:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	2300      	movs	r3, #0
 8000668:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	4619      	mov	r1, r3
 8000670:	4819      	ldr	r0, [pc, #100]	; (80006d8 <MX_GPIO_Init+0x16c>)
 8000672:	f000 fba9 	bl	8000dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000676:	f649 13ff 	movw	r3, #39423	; 0x99ff
 800067a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800067c:	2303      	movs	r3, #3
 800067e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	4814      	ldr	r0, [pc, #80]	; (80006dc <MX_GPIO_Init+0x170>)
 800068c:	f000 fb9c 	bl	8000dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000690:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000694:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000696:	2303      	movs	r3, #3
 8000698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	4619      	mov	r1, r3
 80006a4:	480e      	ldr	r0, [pc, #56]	; (80006e0 <MX_GPIO_Init+0x174>)
 80006a6:	f000 fb8f 	bl	8000dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006b0:	2303      	movs	r3, #3
 80006b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006b8:	f107 031c 	add.w	r3, r7, #28
 80006bc:	4619      	mov	r1, r3
 80006be:	4809      	ldr	r0, [pc, #36]	; (80006e4 <MX_GPIO_Init+0x178>)
 80006c0:	f000 fb82 	bl	8000dc8 <HAL_GPIO_Init>

}
 80006c4:	bf00      	nop
 80006c6:	3730      	adds	r7, #48	; 0x30
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40020800 	.word	0x40020800
 80006d8:	40021c00 	.word	0x40021c00
 80006dc:	40020000 	.word	0x40020000
 80006e0:	40020400 	.word	0x40020400
 80006e4:	40020c00 	.word	0x40020c00

080006e8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_IWDG_Init+0x2c>)
 80006ee:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <MX_IWDG_Init+0x30>)
 80006f0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <MX_IWDG_Init+0x2c>)
 80006f4:	2206      	movs	r2, #6
 80006f6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_IWDG_Init+0x2c>)
 80006fa:	f640 72ff 	movw	r2, #4095	; 0xfff
 80006fe:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	; (8000714 <MX_IWDG_Init+0x2c>)
 8000702:	f000 fcfd 	bl	8001100 <HAL_IWDG_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800070c:	f000 f876 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000084 	.word	0x20000084
 8000718:	40003000 	.word	0x40003000

0800071c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	b29a      	uxth	r2, r3
 800072c:	f04f 33ff 	mov.w	r3, #4294967295
 8000730:	68b9      	ldr	r1, [r7, #8]
 8000732:	4804      	ldr	r0, [pc, #16]	; (8000744 <_write+0x28>)
 8000734:	f000 fda7 	bl	8001286 <HAL_UART_Transmit>
    return len;
 8000738:	687b      	ldr	r3, [r7, #4]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000094 	.word	0x20000094

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  app_func_t app;
  uint32_t jump_addr, vt_offset, sp_addr;
  volatile config_t *config = (config_t *)BOOT_DATA_ADDRESS;
 800074e:	4b21      	ldr	r3, [pc, #132]	; (80007d4 <main+0x8c>)
 8000750:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000752:	f000 f9e1 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f7ff ff09 	bl	800056c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800075a:	f000 f941 	bl	80009e0 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800075e:	f7ff ffc3 	bl	80006e8 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  printf(VERSION);
 8000762:	481d      	ldr	r0, [pc, #116]	; (80007d8 <main+0x90>)
 8000764:	f001 fa2c 	bl	8001bc0 <puts>

  printf("Start application: ");
 8000768:	481c      	ldr	r0, [pc, #112]	; (80007dc <main+0x94>)
 800076a:	f001 f9c3 	bl	8001af4 <iprintf>
  /* Jump to user application */
  if (!config->active_image) {
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	2b00      	cmp	r3, #0
 8000776:	d10c      	bne.n	8000792 <main+0x4a>
      printf(" 0\r\n");
 8000778:	4819      	ldr	r0, [pc, #100]	; (80007e0 <main+0x98>)
 800077a:	f001 fa21 	bl	8001bc0 <puts>
      vt_offset = APP1_ADDRESS_OFFSET;
 800077e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000782:	613b      	str	r3, [r7, #16]
      jump_addr = *(__IO uint32_t *)(APP1_ADDRESS + 4);
 8000784:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <main+0x9c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	617b      	str	r3, [r7, #20]
      sp_addr = *(__IO uint32_t *)APP1_ADDRESS;
 800078a:	4b17      	ldr	r3, [pc, #92]	; (80007e8 <main+0xa0>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	e00b      	b.n	80007aa <main+0x62>
  } else {
      printf(" 1\r\n");
 8000792:	4816      	ldr	r0, [pc, #88]	; (80007ec <main+0xa4>)
 8000794:	f001 fa14 	bl	8001bc0 <puts>
      vt_offset = APP2_ADDRESS_OFFSET;
 8000798:	f44f 3308 	mov.w	r3, #139264	; 0x22000
 800079c:	613b      	str	r3, [r7, #16]
      jump_addr = *(__IO uint32_t *)(APP2_ADDRESS + 4);
 800079e:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <main+0xa8>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	617b      	str	r3, [r7, #20]
      sp_addr = *(__IO uint32_t *)APP2_ADDRESS;
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <main+0xac>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	60fb      	str	r3, [r7, #12]
  }

  // Relocate the vector table
  SCB->VTOR = FLASH_BASE | vt_offset;
 80007aa:	4a13      	ldr	r2, [pc, #76]	; (80007f8 <main+0xb0>)
 80007ac:	693b      	ldr	r3, [r7, #16]
 80007ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80007b2:	6093      	str	r3, [r2, #8]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	f383 8808 	msr	MSP, r3
}
 80007be:	bf00      	nop

  // Set the stack pointer
  __set_MSP(sp_addr);
  // Jump to the application
  app = (app_func_t)jump_addr;
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	607b      	str	r3, [r7, #4]
  app();
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4798      	blx	r3

  return 0;
 80007c8:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//  }
  /* USER CODE END 3 */
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3718      	adds	r7, #24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	08003800 	.word	0x08003800
 80007d8:	080028ac 	.word	0x080028ac
 80007dc:	080028d4 	.word	0x080028d4
 80007e0:	080028e8 	.word	0x080028e8
 80007e4:	08004004 	.word	0x08004004
 80007e8:	08004000 	.word	0x08004000
 80007ec:	080028ec 	.word	0x080028ec
 80007f0:	08022004 	.word	0x08022004
 80007f4:	08022000 	.word	0x08022000
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	e7fe      	b.n	8000804 <Error_Handler+0x8>
	...

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b10      	ldr	r3, [pc, #64]	; (8000854 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <HAL_MspInit+0x4c>)
 8000818:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800081c:	6453      	str	r3, [r2, #68]	; 0x44
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <HAL_MspInit+0x4c>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	; 0x40
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800085c:	e7fe      	b.n	800085c <NMI_Handler+0x4>

0800085e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <HardFault_Handler+0x4>

08000864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <MemManage_Handler+0x4>

0800086a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <BusFault_Handler+0x4>

08000870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <UsageFault_Handler+0x4>

08000876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a4:	f000 f98a 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b086      	sub	sp, #24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	e00a      	b.n	80008d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008be:	f3af 8000 	nop.w
 80008c2:	4601      	mov	r1, r0
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	1c5a      	adds	r2, r3, #1
 80008c8:	60ba      	str	r2, [r7, #8]
 80008ca:	b2ca      	uxtb	r2, r1
 80008cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	3301      	adds	r3, #1
 80008d2:	617b      	str	r3, [r7, #20]
 80008d4:	697a      	ldr	r2, [r7, #20]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	429a      	cmp	r2, r3
 80008da:	dbf0      	blt.n	80008be <_read+0x12>
  }

  return len;
 80008dc:	687b      	ldr	r3, [r7, #4]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80008e6:	b480      	push	{r7}
 80008e8:	b083      	sub	sp, #12
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
 8000906:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800090e:	605a      	str	r2, [r3, #4]
  return 0;
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <_isatty>:

int _isatty(int file)
{
 800091e:	b480      	push	{r7}
 8000920:	b083      	sub	sp, #12
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000926:	2301      	movs	r3, #1
}
 8000928:	4618      	mov	r0, r3
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr

08000934 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	3714      	adds	r7, #20
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
	...

08000950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000958:	4a14      	ldr	r2, [pc, #80]	; (80009ac <_sbrk+0x5c>)
 800095a:	4b15      	ldr	r3, [pc, #84]	; (80009b0 <_sbrk+0x60>)
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000964:	4b13      	ldr	r3, [pc, #76]	; (80009b4 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d102      	bne.n	8000972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800096c:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <_sbrk+0x64>)
 800096e:	4a12      	ldr	r2, [pc, #72]	; (80009b8 <_sbrk+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000972:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <_sbrk+0x64>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	429a      	cmp	r2, r3
 800097e:	d207      	bcs.n	8000990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000980:	f001 fa4c 	bl	8001e1c <__errno>
 8000984:	4603      	mov	r3, r0
 8000986:	220c      	movs	r2, #12
 8000988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
 800098e:	e009      	b.n	80009a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000996:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <_sbrk+0x64>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	4a05      	ldr	r2, [pc, #20]	; (80009b4 <_sbrk+0x64>)
 80009a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a2:	68fb      	ldr	r3, [r7, #12]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	2000c000 	.word	0x2000c000
 80009b0:	00000400 	.word	0x00000400
 80009b4:	20000090 	.word	0x20000090
 80009b8:	20000228 	.word	0x20000228

080009bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <SystemInit+0x20>)
 80009c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <SystemInit+0x20>)
 80009c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <MX_USART1_UART_Init+0x50>)
 80009e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a18:	f000 fbe8 	bl	80011ec <HAL_UART_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a22:	f7ff feeb 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000094 	.word	0x20000094
 8000a30:	40011000 	.word	0x40011000

08000a34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a19      	ldr	r2, [pc, #100]	; (8000ab8 <HAL_UART_MspInit+0x84>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d12c      	bne.n	8000ab0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	4a17      	ldr	r2, [pc, #92]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	6453      	str	r3, [r2, #68]	; 0x44
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	613b      	str	r3, [r7, #16]
 8000a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a10      	ldr	r2, [pc, #64]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_UART_MspInit+0x88>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <HAL_UART_MspInit+0x8c>)
 8000aac:	f000 f98c 	bl	8000dc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	3728      	adds	r7, #40	; 0x28
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40011000 	.word	0x40011000
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020000 	.word	0x40020000

08000ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000afc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ac8:	480d      	ldr	r0, [pc, #52]	; (8000b00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000aca:	490e      	ldr	r1, [pc, #56]	; (8000b04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000acc:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad0:	e002      	b.n	8000ad8 <LoopCopyDataInit>

08000ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ad6:	3304      	adds	r3, #4

08000ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000adc:	d3f9      	bcc.n	8000ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ae0:	4c0b      	ldr	r4, [pc, #44]	; (8000b10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae4:	e001      	b.n	8000aea <LoopFillZerobss>

08000ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae8:	3204      	adds	r2, #4

08000aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aec:	d3fb      	bcc.n	8000ae6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000aee:	f7ff ff65 	bl	80009bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af2:	f001 f999 	bl	8001e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000af6:	f7ff fe27 	bl	8000748 <main>
  bx  lr    
 8000afa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000afc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b08:	0800293c 	.word	0x0800293c
  ldr r2, =_sbss
 8000b0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b10:	20000228 	.word	0x20000228

08000b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <HAL_Init+0x40>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a0d      	ldr	r2, [pc, #52]	; (8000b58 <HAL_Init+0x40>)
 8000b22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b28:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <HAL_Init+0x40>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <HAL_Init+0x40>)
 8000b2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <HAL_Init+0x40>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <HAL_Init+0x40>)
 8000b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 f90d 	bl	8000d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	200f      	movs	r0, #15
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fe5c 	bl	8000808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40023c00 	.word	0x40023c00

08000b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 f917 	bl	8000dae <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f000 f8ed 	bl	8000d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	; (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000004 	.word	0x20000004

08000bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <HAL_IncTick+0x20>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_IncTick+0x24>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a04      	ldr	r2, [pc, #16]	; (8000be0 <HAL_IncTick+0x24>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	200000d8 	.word	0x200000d8

08000be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200000d8 	.word	0x200000d8

08000bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f003 0307 	and.w	r3, r3, #7
 8000c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <__NVIC_SetPriorityGrouping+0x44>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c2e:	4a04      	ldr	r2, [pc, #16]	; (8000c40 <__NVIC_SetPriorityGrouping+0x44>)
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	60d3      	str	r3, [r2, #12]
}
 8000c34:	bf00      	nop
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	e000ed00 	.word	0xe000ed00

08000c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c48:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <__NVIC_GetPriorityGrouping+0x18>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	0a1b      	lsrs	r3, r3, #8
 8000c4e:	f003 0307 	and.w	r3, r3, #7
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	6039      	str	r1, [r7, #0]
 8000c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db0a      	blt.n	8000c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	490c      	ldr	r1, [pc, #48]	; (8000cac <__NVIC_SetPriority+0x4c>)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	0112      	lsls	r2, r2, #4
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	440b      	add	r3, r1
 8000c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c88:	e00a      	b.n	8000ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4908      	ldr	r1, [pc, #32]	; (8000cb0 <__NVIC_SetPriority+0x50>)
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	f003 030f 	and.w	r3, r3, #15
 8000c96:	3b04      	subs	r3, #4
 8000c98:	0112      	lsls	r2, r2, #4
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	761a      	strb	r2, [r3, #24]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000e100 	.word	0xe000e100
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b089      	sub	sp, #36	; 0x24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	f1c3 0307 	rsb	r3, r3, #7
 8000cce:	2b04      	cmp	r3, #4
 8000cd0:	bf28      	it	cs
 8000cd2:	2304      	movcs	r3, #4
 8000cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3304      	adds	r3, #4
 8000cda:	2b06      	cmp	r3, #6
 8000cdc:	d902      	bls.n	8000ce4 <NVIC_EncodePriority+0x30>
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3b03      	subs	r3, #3
 8000ce2:	e000      	b.n	8000ce6 <NVIC_EncodePriority+0x32>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43da      	mvns	r2, r3
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	fa01 f303 	lsl.w	r3, r1, r3
 8000d06:	43d9      	mvns	r1, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	4313      	orrs	r3, r2
         );
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3724      	adds	r7, #36	; 0x24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d2c:	d301      	bcc.n	8000d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00f      	b.n	8000d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d32:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <SysTick_Config+0x40>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d3a:	210f      	movs	r1, #15
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d40:	f7ff ff8e 	bl	8000c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d44:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <SysTick_Config+0x40>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d4a:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <SysTick_Config+0x40>)
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	e000e010 	.word	0xe000e010

08000d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff ff47 	bl	8000bfc <__NVIC_SetPriorityGrouping>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b086      	sub	sp, #24
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	60b9      	str	r1, [r7, #8]
 8000d80:	607a      	str	r2, [r7, #4]
 8000d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d88:	f7ff ff5c 	bl	8000c44 <__NVIC_GetPriorityGrouping>
 8000d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	68b9      	ldr	r1, [r7, #8]
 8000d92:	6978      	ldr	r0, [r7, #20]
 8000d94:	f7ff ff8e 	bl	8000cb4 <NVIC_EncodePriority>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d9e:	4611      	mov	r1, r2
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff5d 	bl	8000c60 <__NVIC_SetPriority>
}
 8000da6:	bf00      	nop
 8000da8:	3718      	adds	r7, #24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ffb0 	bl	8000d1c <SysTick_Config>
 8000dbc:	4603      	mov	r3, r0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	; 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
 8000de2:	e16b      	b.n	80010bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000de4:	2201      	movs	r2, #1
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	f040 815a 	bne.w	80010b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0303 	and.w	r3, r3, #3
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d005      	beq.n	8000e1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d130      	bne.n	8000e7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2203      	movs	r2, #3
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e50:	2201      	movs	r2, #1
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	091b      	lsrs	r3, r3, #4
 8000e66:	f003 0201 	and.w	r2, r3, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 0303 	and.w	r3, r3, #3
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	d017      	beq.n	8000eb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	2203      	movs	r2, #3
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	689a      	ldr	r2, [r3, #8]
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f003 0303 	and.w	r3, r3, #3
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d123      	bne.n	8000f0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	08da      	lsrs	r2, r3, #3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3208      	adds	r2, #8
 8000ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	f003 0307 	and.w	r3, r3, #7
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	220f      	movs	r2, #15
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	691a      	ldr	r2, [r3, #16]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	08da      	lsrs	r2, r3, #3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3208      	adds	r2, #8
 8000f06:	69b9      	ldr	r1, [r7, #24]
 8000f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	2203      	movs	r2, #3
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4013      	ands	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0203 	and.w	r2, r3, #3
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 80b4 	beq.w	80010b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	4b60      	ldr	r3, [pc, #384]	; (80010d4 <HAL_GPIO_Init+0x30c>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	4a5f      	ldr	r2, [pc, #380]	; (80010d4 <HAL_GPIO_Init+0x30c>)
 8000f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f5e:	4b5d      	ldr	r3, [pc, #372]	; (80010d4 <HAL_GPIO_Init+0x30c>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f6a:	4a5b      	ldr	r2, [pc, #364]	; (80010d8 <HAL_GPIO_Init+0x310>)
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	3302      	adds	r3, #2
 8000f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f003 0303 	and.w	r3, r3, #3
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	220f      	movs	r2, #15
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a52      	ldr	r2, [pc, #328]	; (80010dc <HAL_GPIO_Init+0x314>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d02b      	beq.n	8000fee <HAL_GPIO_Init+0x226>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a51      	ldr	r2, [pc, #324]	; (80010e0 <HAL_GPIO_Init+0x318>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d025      	beq.n	8000fea <HAL_GPIO_Init+0x222>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a50      	ldr	r2, [pc, #320]	; (80010e4 <HAL_GPIO_Init+0x31c>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d01f      	beq.n	8000fe6 <HAL_GPIO_Init+0x21e>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4f      	ldr	r2, [pc, #316]	; (80010e8 <HAL_GPIO_Init+0x320>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <HAL_GPIO_Init+0x21a>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4e      	ldr	r2, [pc, #312]	; (80010ec <HAL_GPIO_Init+0x324>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d013      	beq.n	8000fde <HAL_GPIO_Init+0x216>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4d      	ldr	r2, [pc, #308]	; (80010f0 <HAL_GPIO_Init+0x328>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d00d      	beq.n	8000fda <HAL_GPIO_Init+0x212>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4c      	ldr	r2, [pc, #304]	; (80010f4 <HAL_GPIO_Init+0x32c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x20e>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4b      	ldr	r2, [pc, #300]	; (80010f8 <HAL_GPIO_Init+0x330>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <HAL_GPIO_Init+0x20a>
 8000fce:	2307      	movs	r3, #7
 8000fd0:	e00e      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fd2:	2308      	movs	r3, #8
 8000fd4:	e00c      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	e00a      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fda:	2305      	movs	r3, #5
 8000fdc:	e008      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fde:	2304      	movs	r3, #4
 8000fe0:	e006      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e004      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e002      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HAL_GPIO_Init+0x228>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	69fa      	ldr	r2, [r7, #28]
 8000ff2:	f002 0203 	and.w	r2, r2, #3
 8000ff6:	0092      	lsls	r2, r2, #2
 8000ff8:	4093      	lsls	r3, r2
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001000:	4935      	ldr	r1, [pc, #212]	; (80010d8 <HAL_GPIO_Init+0x310>)
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	089b      	lsrs	r3, r3, #2
 8001006:	3302      	adds	r3, #2
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800100e:	4b3b      	ldr	r3, [pc, #236]	; (80010fc <HAL_GPIO_Init+0x334>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001032:	4a32      	ldr	r2, [pc, #200]	; (80010fc <HAL_GPIO_Init+0x334>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001038:	4b30      	ldr	r3, [pc, #192]	; (80010fc <HAL_GPIO_Init+0x334>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800105c:	4a27      	ldr	r2, [pc, #156]	; (80010fc <HAL_GPIO_Init+0x334>)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001062:	4b26      	ldr	r3, [pc, #152]	; (80010fc <HAL_GPIO_Init+0x334>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	43db      	mvns	r3, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4013      	ands	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001086:	4a1d      	ldr	r2, [pc, #116]	; (80010fc <HAL_GPIO_Init+0x334>)
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <HAL_GPIO_Init+0x334>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b0:	4a12      	ldr	r2, [pc, #72]	; (80010fc <HAL_GPIO_Init+0x334>)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3301      	adds	r3, #1
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	2b0f      	cmp	r3, #15
 80010c0:	f67f ae90 	bls.w	8000de4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40013800 	.word	0x40013800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	40020400 	.word	0x40020400
 80010e4:	40020800 	.word	0x40020800
 80010e8:	40020c00 	.word	0x40020c00
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40021400 	.word	0x40021400
 80010f4:	40021800 	.word	0x40021800
 80010f8:	40021c00 	.word	0x40021c00
 80010fc:	40013c00 	.word	0x40013c00

08001100 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e034      	b.n	800117c <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800111a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f245 5255 	movw	r2, #21845	; 0x5555
 8001124:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6852      	ldr	r2, [r2, #4]
 800112e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	6892      	ldr	r2, [r2, #8]
 8001138:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800113a:	f7ff fd53 	bl	8000be4 <HAL_GetTick>
 800113e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001140:	e00f      	b.n	8001162 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001142:	f7ff fd4f 	bl	8000be4 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b31      	cmp	r3, #49	; 0x31
 800114e:	d908      	bls.n	8001162 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e00c      	b.n	800117c <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1e8      	bne.n	8001142 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001178:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <HAL_RCC_GetHCLKFreq+0x14>)
 800118a:	681b      	ldr	r3, [r3, #0]
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	20000000 	.word	0x20000000

0800119c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80011a0:	f7ff fff0 	bl	8001184 <HAL_RCC_GetHCLKFreq>
 80011a4:	4602      	mov	r2, r0
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	0a9b      	lsrs	r3, r3, #10
 80011ac:	f003 0307 	and.w	r3, r3, #7
 80011b0:	4903      	ldr	r1, [pc, #12]	; (80011c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80011b2:	5ccb      	ldrb	r3, [r1, r3]
 80011b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40023800 	.word	0x40023800
 80011c0:	080028f0 	.word	0x080028f0

080011c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80011c8:	f7ff ffdc 	bl	8001184 <HAL_RCC_GetHCLKFreq>
 80011cc:	4602      	mov	r2, r0
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	0b5b      	lsrs	r3, r3, #13
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	4903      	ldr	r1, [pc, #12]	; (80011e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011da:	5ccb      	ldrb	r3, [r1, r3]
 80011dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40023800 	.word	0x40023800
 80011e8:	080028f0 	.word	0x080028f0

080011ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e03f      	b.n	800127e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d106      	bne.n	8001218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fc0e 	bl	8000a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2224      	movs	r2, #36	; 0x24
 800121c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68da      	ldr	r2, [r3, #12]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800122e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 f929 	bl	8001488 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	691a      	ldr	r2, [r3, #16]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001244:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001254:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	68da      	ldr	r2, [r3, #12]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001264:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2220      	movs	r2, #32
 8001270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2220      	movs	r2, #32
 8001278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b08a      	sub	sp, #40	; 0x28
 800128a:	af02      	add	r7, sp, #8
 800128c:	60f8      	str	r0, [r7, #12]
 800128e:	60b9      	str	r1, [r7, #8]
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4613      	mov	r3, r2
 8001294:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b20      	cmp	r3, #32
 80012a4:	d17c      	bne.n	80013a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d002      	beq.n	80012b2 <HAL_UART_Transmit+0x2c>
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e075      	b.n	80013a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d101      	bne.n	80012c4 <HAL_UART_Transmit+0x3e>
 80012c0:	2302      	movs	r3, #2
 80012c2:	e06e      	b.n	80013a2 <HAL_UART_Transmit+0x11c>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2200      	movs	r2, #0
 80012d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2221      	movs	r2, #33	; 0x21
 80012d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80012da:	f7ff fc83 	bl	8000be4 <HAL_GetTick>
 80012de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	88fa      	ldrh	r2, [r7, #6]
 80012e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	88fa      	ldrh	r2, [r7, #6]
 80012ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012f4:	d108      	bne.n	8001308 <HAL_UART_Transmit+0x82>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	691b      	ldr	r3, [r3, #16]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d104      	bne.n	8001308 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	61bb      	str	r3, [r7, #24]
 8001306:	e003      	b.n	8001310 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001318:	e02a      	b.n	8001370 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	2200      	movs	r2, #0
 8001322:	2180      	movs	r1, #128	; 0x80
 8001324:	68f8      	ldr	r0, [r7, #12]
 8001326:	f000 f840 	bl	80013aa <UART_WaitOnFlagUntilTimeout>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e036      	b.n	80013a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10b      	bne.n	8001352 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001348:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	3302      	adds	r3, #2
 800134e:	61bb      	str	r3, [r7, #24]
 8001350:	e007      	b.n	8001362 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	781a      	ldrb	r2, [r3, #0]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	3301      	adds	r3, #1
 8001360:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001366:	b29b      	uxth	r3, r3
 8001368:	3b01      	subs	r3, #1
 800136a:	b29a      	uxth	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001374:	b29b      	uxth	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1cf      	bne.n	800131a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	2200      	movs	r2, #0
 8001382:	2140      	movs	r1, #64	; 0x40
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f000 f810 	bl	80013aa <UART_WaitOnFlagUntilTimeout>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e006      	b.n	80013a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2220      	movs	r2, #32
 8001398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	e000      	b.n	80013a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80013a0:	2302      	movs	r3, #2
  }
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b090      	sub	sp, #64	; 0x40
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	603b      	str	r3, [r7, #0]
 80013b6:	4613      	mov	r3, r2
 80013b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80013ba:	e050      	b.n	800145e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c2:	d04c      	beq.n	800145e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d007      	beq.n	80013da <UART_WaitOnFlagUntilTimeout+0x30>
 80013ca:	f7ff fc0b 	bl	8000be4 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d241      	bcs.n	800145e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	330c      	adds	r3, #12
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80013e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e4:	e853 3f00 	ldrex	r3, [r3]
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80013f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	330c      	adds	r3, #12
 80013f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80013fa:	637a      	str	r2, [r7, #52]	; 0x34
 80013fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80013fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001402:	e841 2300 	strex	r3, r2, [r1]
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1e5      	bne.n	80013da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	3314      	adds	r3, #20
 8001414:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	e853 3f00 	ldrex	r3, [r3]
 800141c:	613b      	str	r3, [r7, #16]
   return(result);
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	63bb      	str	r3, [r7, #56]	; 0x38
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	3314      	adds	r3, #20
 800142c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800142e:	623a      	str	r2, [r7, #32]
 8001430:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001432:	69f9      	ldr	r1, [r7, #28]
 8001434:	6a3a      	ldr	r2, [r7, #32]
 8001436:	e841 2300 	strex	r3, r2, [r1]
 800143a:	61bb      	str	r3, [r7, #24]
   return(result);
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1e5      	bne.n	800140e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2220      	movs	r2, #32
 8001446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2220      	movs	r2, #32
 800144e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2200      	movs	r2, #0
 8001456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e00f      	b.n	800147e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	4013      	ands	r3, r2
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	429a      	cmp	r2, r3
 800146c:	bf0c      	ite	eq
 800146e:	2301      	moveq	r3, #1
 8001470:	2300      	movne	r3, #0
 8001472:	b2db      	uxtb	r3, r3
 8001474:	461a      	mov	r2, r3
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	429a      	cmp	r2, r3
 800147a:	d09f      	beq.n	80013bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3740      	adds	r7, #64	; 0x40
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800148c:	b0c0      	sub	sp, #256	; 0x100
 800148e:	af00      	add	r7, sp, #0
 8001490:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80014a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014a4:	68d9      	ldr	r1, [r3, #12]
 80014a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	ea40 0301 	orr.w	r3, r0, r1
 80014b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80014b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014b6:	689a      	ldr	r2, [r3, #8]
 80014b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	431a      	orrs	r2, r3
 80014c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	431a      	orrs	r2, r3
 80014c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80014d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80014e0:	f021 010c 	bic.w	r1, r1, #12
 80014e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80014ee:	430b      	orrs	r3, r1
 80014f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80014fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001502:	6999      	ldr	r1, [r3, #24]
 8001504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	ea40 0301 	orr.w	r3, r0, r1
 800150e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	4b8f      	ldr	r3, [pc, #572]	; (8001754 <UART_SetConfig+0x2cc>)
 8001518:	429a      	cmp	r2, r3
 800151a:	d005      	beq.n	8001528 <UART_SetConfig+0xa0>
 800151c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	4b8d      	ldr	r3, [pc, #564]	; (8001758 <UART_SetConfig+0x2d0>)
 8001524:	429a      	cmp	r2, r3
 8001526:	d104      	bne.n	8001532 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001528:	f7ff fe4c 	bl	80011c4 <HAL_RCC_GetPCLK2Freq>
 800152c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001530:	e003      	b.n	800153a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001532:	f7ff fe33 	bl	800119c <HAL_RCC_GetPCLK1Freq>
 8001536:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800153a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800153e:	69db      	ldr	r3, [r3, #28]
 8001540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001544:	f040 810c 	bne.w	8001760 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800154c:	2200      	movs	r2, #0
 800154e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001552:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001556:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800155a:	4622      	mov	r2, r4
 800155c:	462b      	mov	r3, r5
 800155e:	1891      	adds	r1, r2, r2
 8001560:	65b9      	str	r1, [r7, #88]	; 0x58
 8001562:	415b      	adcs	r3, r3
 8001564:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001566:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800156a:	4621      	mov	r1, r4
 800156c:	eb12 0801 	adds.w	r8, r2, r1
 8001570:	4629      	mov	r1, r5
 8001572:	eb43 0901 	adc.w	r9, r3, r1
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001582:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001586:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800158a:	4690      	mov	r8, r2
 800158c:	4699      	mov	r9, r3
 800158e:	4623      	mov	r3, r4
 8001590:	eb18 0303 	adds.w	r3, r8, r3
 8001594:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001598:	462b      	mov	r3, r5
 800159a:	eb49 0303 	adc.w	r3, r9, r3
 800159e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80015a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80015ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80015b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80015b6:	460b      	mov	r3, r1
 80015b8:	18db      	adds	r3, r3, r3
 80015ba:	653b      	str	r3, [r7, #80]	; 0x50
 80015bc:	4613      	mov	r3, r2
 80015be:	eb42 0303 	adc.w	r3, r2, r3
 80015c2:	657b      	str	r3, [r7, #84]	; 0x54
 80015c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80015c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80015cc:	f7fe fe50 	bl	8000270 <__aeabi_uldivmod>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4b61      	ldr	r3, [pc, #388]	; (800175c <UART_SetConfig+0x2d4>)
 80015d6:	fba3 2302 	umull	r2, r3, r3, r2
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	011c      	lsls	r4, r3, #4
 80015de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80015e2:	2200      	movs	r2, #0
 80015e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80015e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80015ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80015f0:	4642      	mov	r2, r8
 80015f2:	464b      	mov	r3, r9
 80015f4:	1891      	adds	r1, r2, r2
 80015f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80015f8:	415b      	adcs	r3, r3
 80015fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001600:	4641      	mov	r1, r8
 8001602:	eb12 0a01 	adds.w	sl, r2, r1
 8001606:	4649      	mov	r1, r9
 8001608:	eb43 0b01 	adc.w	fp, r3, r1
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001618:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800161c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001620:	4692      	mov	sl, r2
 8001622:	469b      	mov	fp, r3
 8001624:	4643      	mov	r3, r8
 8001626:	eb1a 0303 	adds.w	r3, sl, r3
 800162a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800162e:	464b      	mov	r3, r9
 8001630:	eb4b 0303 	adc.w	r3, fp, r3
 8001634:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001644:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001648:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800164c:	460b      	mov	r3, r1
 800164e:	18db      	adds	r3, r3, r3
 8001650:	643b      	str	r3, [r7, #64]	; 0x40
 8001652:	4613      	mov	r3, r2
 8001654:	eb42 0303 	adc.w	r3, r2, r3
 8001658:	647b      	str	r3, [r7, #68]	; 0x44
 800165a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800165e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001662:	f7fe fe05 	bl	8000270 <__aeabi_uldivmod>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4611      	mov	r1, r2
 800166c:	4b3b      	ldr	r3, [pc, #236]	; (800175c <UART_SetConfig+0x2d4>)
 800166e:	fba3 2301 	umull	r2, r3, r3, r1
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	2264      	movs	r2, #100	; 0x64
 8001676:	fb02 f303 	mul.w	r3, r2, r3
 800167a:	1acb      	subs	r3, r1, r3
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001682:	4b36      	ldr	r3, [pc, #216]	; (800175c <UART_SetConfig+0x2d4>)
 8001684:	fba3 2302 	umull	r2, r3, r3, r2
 8001688:	095b      	lsrs	r3, r3, #5
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001690:	441c      	add	r4, r3
 8001692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001696:	2200      	movs	r2, #0
 8001698:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800169c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80016a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80016a4:	4642      	mov	r2, r8
 80016a6:	464b      	mov	r3, r9
 80016a8:	1891      	adds	r1, r2, r2
 80016aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80016ac:	415b      	adcs	r3, r3
 80016ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80016b4:	4641      	mov	r1, r8
 80016b6:	1851      	adds	r1, r2, r1
 80016b8:	6339      	str	r1, [r7, #48]	; 0x30
 80016ba:	4649      	mov	r1, r9
 80016bc:	414b      	adcs	r3, r1
 80016be:	637b      	str	r3, [r7, #52]	; 0x34
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80016cc:	4659      	mov	r1, fp
 80016ce:	00cb      	lsls	r3, r1, #3
 80016d0:	4651      	mov	r1, sl
 80016d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016d6:	4651      	mov	r1, sl
 80016d8:	00ca      	lsls	r2, r1, #3
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	4603      	mov	r3, r0
 80016e0:	4642      	mov	r2, r8
 80016e2:	189b      	adds	r3, r3, r2
 80016e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80016e8:	464b      	mov	r3, r9
 80016ea:	460a      	mov	r2, r1
 80016ec:	eb42 0303 	adc.w	r3, r2, r3
 80016f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80016f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001700:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001704:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001708:	460b      	mov	r3, r1
 800170a:	18db      	adds	r3, r3, r3
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
 800170e:	4613      	mov	r3, r2
 8001710:	eb42 0303 	adc.w	r3, r2, r3
 8001714:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001716:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800171a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800171e:	f7fe fda7 	bl	8000270 <__aeabi_uldivmod>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4b0d      	ldr	r3, [pc, #52]	; (800175c <UART_SetConfig+0x2d4>)
 8001728:	fba3 1302 	umull	r1, r3, r3, r2
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	2164      	movs	r1, #100	; 0x64
 8001730:	fb01 f303 	mul.w	r3, r1, r3
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	3332      	adds	r3, #50	; 0x32
 800173a:	4a08      	ldr	r2, [pc, #32]	; (800175c <UART_SetConfig+0x2d4>)
 800173c:	fba2 2303 	umull	r2, r3, r2, r3
 8001740:	095b      	lsrs	r3, r3, #5
 8001742:	f003 0207 	and.w	r2, r3, #7
 8001746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4422      	add	r2, r4
 800174e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001750:	e106      	b.n	8001960 <UART_SetConfig+0x4d8>
 8001752:	bf00      	nop
 8001754:	40011000 	.word	0x40011000
 8001758:	40011400 	.word	0x40011400
 800175c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001760:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001764:	2200      	movs	r2, #0
 8001766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800176a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800176e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001772:	4642      	mov	r2, r8
 8001774:	464b      	mov	r3, r9
 8001776:	1891      	adds	r1, r2, r2
 8001778:	6239      	str	r1, [r7, #32]
 800177a:	415b      	adcs	r3, r3
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
 800177e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001782:	4641      	mov	r1, r8
 8001784:	1854      	adds	r4, r2, r1
 8001786:	4649      	mov	r1, r9
 8001788:	eb43 0501 	adc.w	r5, r3, r1
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	00eb      	lsls	r3, r5, #3
 8001796:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800179a:	00e2      	lsls	r2, r4, #3
 800179c:	4614      	mov	r4, r2
 800179e:	461d      	mov	r5, r3
 80017a0:	4643      	mov	r3, r8
 80017a2:	18e3      	adds	r3, r4, r3
 80017a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80017a8:	464b      	mov	r3, r9
 80017aa:	eb45 0303 	adc.w	r3, r5, r3
 80017ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80017b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80017be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80017ce:	4629      	mov	r1, r5
 80017d0:	008b      	lsls	r3, r1, #2
 80017d2:	4621      	mov	r1, r4
 80017d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80017d8:	4621      	mov	r1, r4
 80017da:	008a      	lsls	r2, r1, #2
 80017dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80017e0:	f7fe fd46 	bl	8000270 <__aeabi_uldivmod>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4b60      	ldr	r3, [pc, #384]	; (800196c <UART_SetConfig+0x4e4>)
 80017ea:	fba3 2302 	umull	r2, r3, r3, r2
 80017ee:	095b      	lsrs	r3, r3, #5
 80017f0:	011c      	lsls	r4, r3, #4
 80017f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80017f6:	2200      	movs	r2, #0
 80017f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001800:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001804:	4642      	mov	r2, r8
 8001806:	464b      	mov	r3, r9
 8001808:	1891      	adds	r1, r2, r2
 800180a:	61b9      	str	r1, [r7, #24]
 800180c:	415b      	adcs	r3, r3
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001814:	4641      	mov	r1, r8
 8001816:	1851      	adds	r1, r2, r1
 8001818:	6139      	str	r1, [r7, #16]
 800181a:	4649      	mov	r1, r9
 800181c:	414b      	adcs	r3, r1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800182c:	4659      	mov	r1, fp
 800182e:	00cb      	lsls	r3, r1, #3
 8001830:	4651      	mov	r1, sl
 8001832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001836:	4651      	mov	r1, sl
 8001838:	00ca      	lsls	r2, r1, #3
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	4603      	mov	r3, r0
 8001840:	4642      	mov	r2, r8
 8001842:	189b      	adds	r3, r3, r2
 8001844:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001848:	464b      	mov	r3, r9
 800184a:	460a      	mov	r2, r1
 800184c:	eb42 0303 	adc.w	r3, r2, r3
 8001850:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	67bb      	str	r3, [r7, #120]	; 0x78
 800185e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800186c:	4649      	mov	r1, r9
 800186e:	008b      	lsls	r3, r1, #2
 8001870:	4641      	mov	r1, r8
 8001872:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001876:	4641      	mov	r1, r8
 8001878:	008a      	lsls	r2, r1, #2
 800187a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800187e:	f7fe fcf7 	bl	8000270 <__aeabi_uldivmod>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4611      	mov	r1, r2
 8001888:	4b38      	ldr	r3, [pc, #224]	; (800196c <UART_SetConfig+0x4e4>)
 800188a:	fba3 2301 	umull	r2, r3, r3, r1
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	2264      	movs	r2, #100	; 0x64
 8001892:	fb02 f303 	mul.w	r3, r2, r3
 8001896:	1acb      	subs	r3, r1, r3
 8001898:	011b      	lsls	r3, r3, #4
 800189a:	3332      	adds	r3, #50	; 0x32
 800189c:	4a33      	ldr	r2, [pc, #204]	; (800196c <UART_SetConfig+0x4e4>)
 800189e:	fba2 2303 	umull	r2, r3, r2, r3
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018a8:	441c      	add	r4, r3
 80018aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80018ae:	2200      	movs	r2, #0
 80018b0:	673b      	str	r3, [r7, #112]	; 0x70
 80018b2:	677a      	str	r2, [r7, #116]	; 0x74
 80018b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80018b8:	4642      	mov	r2, r8
 80018ba:	464b      	mov	r3, r9
 80018bc:	1891      	adds	r1, r2, r2
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	415b      	adcs	r3, r3
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018c8:	4641      	mov	r1, r8
 80018ca:	1851      	adds	r1, r2, r1
 80018cc:	6039      	str	r1, [r7, #0]
 80018ce:	4649      	mov	r1, r9
 80018d0:	414b      	adcs	r3, r1
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	f04f 0300 	mov.w	r3, #0
 80018dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80018e0:	4659      	mov	r1, fp
 80018e2:	00cb      	lsls	r3, r1, #3
 80018e4:	4651      	mov	r1, sl
 80018e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80018ea:	4651      	mov	r1, sl
 80018ec:	00ca      	lsls	r2, r1, #3
 80018ee:	4610      	mov	r0, r2
 80018f0:	4619      	mov	r1, r3
 80018f2:	4603      	mov	r3, r0
 80018f4:	4642      	mov	r2, r8
 80018f6:	189b      	adds	r3, r3, r2
 80018f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80018fa:	464b      	mov	r3, r9
 80018fc:	460a      	mov	r2, r1
 80018fe:	eb42 0303 	adc.w	r3, r2, r3
 8001902:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	663b      	str	r3, [r7, #96]	; 0x60
 800190e:	667a      	str	r2, [r7, #100]	; 0x64
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800191c:	4649      	mov	r1, r9
 800191e:	008b      	lsls	r3, r1, #2
 8001920:	4641      	mov	r1, r8
 8001922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001926:	4641      	mov	r1, r8
 8001928:	008a      	lsls	r2, r1, #2
 800192a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800192e:	f7fe fc9f 	bl	8000270 <__aeabi_uldivmod>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4b0d      	ldr	r3, [pc, #52]	; (800196c <UART_SetConfig+0x4e4>)
 8001938:	fba3 1302 	umull	r1, r3, r3, r2
 800193c:	095b      	lsrs	r3, r3, #5
 800193e:	2164      	movs	r1, #100	; 0x64
 8001940:	fb01 f303 	mul.w	r3, r1, r3
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	3332      	adds	r3, #50	; 0x32
 800194a:	4a08      	ldr	r2, [pc, #32]	; (800196c <UART_SetConfig+0x4e4>)
 800194c:	fba2 2303 	umull	r2, r3, r2, r3
 8001950:	095b      	lsrs	r3, r3, #5
 8001952:	f003 020f 	and.w	r2, r3, #15
 8001956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4422      	add	r2, r4
 800195e:	609a      	str	r2, [r3, #8]
}
 8001960:	bf00      	nop
 8001962:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001966:	46bd      	mov	sp, r7
 8001968:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800196c:	51eb851f 	.word	0x51eb851f

08001970 <std>:
 8001970:	2300      	movs	r3, #0
 8001972:	b510      	push	{r4, lr}
 8001974:	4604      	mov	r4, r0
 8001976:	e9c0 3300 	strd	r3, r3, [r0]
 800197a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800197e:	6083      	str	r3, [r0, #8]
 8001980:	8181      	strh	r1, [r0, #12]
 8001982:	6643      	str	r3, [r0, #100]	; 0x64
 8001984:	81c2      	strh	r2, [r0, #14]
 8001986:	6183      	str	r3, [r0, #24]
 8001988:	4619      	mov	r1, r3
 800198a:	2208      	movs	r2, #8
 800198c:	305c      	adds	r0, #92	; 0x5c
 800198e:	f000 f9f7 	bl	8001d80 <memset>
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <std+0x58>)
 8001994:	6263      	str	r3, [r4, #36]	; 0x24
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <std+0x5c>)
 8001998:	62a3      	str	r3, [r4, #40]	; 0x28
 800199a:	4b0d      	ldr	r3, [pc, #52]	; (80019d0 <std+0x60>)
 800199c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800199e:	4b0d      	ldr	r3, [pc, #52]	; (80019d4 <std+0x64>)
 80019a0:	6323      	str	r3, [r4, #48]	; 0x30
 80019a2:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <std+0x68>)
 80019a4:	6224      	str	r4, [r4, #32]
 80019a6:	429c      	cmp	r4, r3
 80019a8:	d006      	beq.n	80019b8 <std+0x48>
 80019aa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80019ae:	4294      	cmp	r4, r2
 80019b0:	d002      	beq.n	80019b8 <std+0x48>
 80019b2:	33d0      	adds	r3, #208	; 0xd0
 80019b4:	429c      	cmp	r4, r3
 80019b6:	d105      	bne.n	80019c4 <std+0x54>
 80019b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80019bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019c0:	f000 ba56 	b.w	8001e70 <__retarget_lock_init_recursive>
 80019c4:	bd10      	pop	{r4, pc}
 80019c6:	bf00      	nop
 80019c8:	08001bd1 	.word	0x08001bd1
 80019cc:	08001bf3 	.word	0x08001bf3
 80019d0:	08001c2b 	.word	0x08001c2b
 80019d4:	08001c4f 	.word	0x08001c4f
 80019d8:	200000dc 	.word	0x200000dc

080019dc <stdio_exit_handler>:
 80019dc:	4a02      	ldr	r2, [pc, #8]	; (80019e8 <stdio_exit_handler+0xc>)
 80019de:	4903      	ldr	r1, [pc, #12]	; (80019ec <stdio_exit_handler+0x10>)
 80019e0:	4803      	ldr	r0, [pc, #12]	; (80019f0 <stdio_exit_handler+0x14>)
 80019e2:	f000 b869 	b.w	8001ab8 <_fwalk_sglue>
 80019e6:	bf00      	nop
 80019e8:	2000000c 	.word	0x2000000c
 80019ec:	0800271d 	.word	0x0800271d
 80019f0:	20000018 	.word	0x20000018

080019f4 <cleanup_stdio>:
 80019f4:	6841      	ldr	r1, [r0, #4]
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <cleanup_stdio+0x34>)
 80019f8:	4299      	cmp	r1, r3
 80019fa:	b510      	push	{r4, lr}
 80019fc:	4604      	mov	r4, r0
 80019fe:	d001      	beq.n	8001a04 <cleanup_stdio+0x10>
 8001a00:	f000 fe8c 	bl	800271c <_fflush_r>
 8001a04:	68a1      	ldr	r1, [r4, #8]
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <cleanup_stdio+0x38>)
 8001a08:	4299      	cmp	r1, r3
 8001a0a:	d002      	beq.n	8001a12 <cleanup_stdio+0x1e>
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	f000 fe85 	bl	800271c <_fflush_r>
 8001a12:	68e1      	ldr	r1, [r4, #12]
 8001a14:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <cleanup_stdio+0x3c>)
 8001a16:	4299      	cmp	r1, r3
 8001a18:	d004      	beq.n	8001a24 <cleanup_stdio+0x30>
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a20:	f000 be7c 	b.w	800271c <_fflush_r>
 8001a24:	bd10      	pop	{r4, pc}
 8001a26:	bf00      	nop
 8001a28:	200000dc 	.word	0x200000dc
 8001a2c:	20000144 	.word	0x20000144
 8001a30:	200001ac 	.word	0x200001ac

08001a34 <global_stdio_init.part.0>:
 8001a34:	b510      	push	{r4, lr}
 8001a36:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <global_stdio_init.part.0+0x30>)
 8001a38:	4c0b      	ldr	r4, [pc, #44]	; (8001a68 <global_stdio_init.part.0+0x34>)
 8001a3a:	4a0c      	ldr	r2, [pc, #48]	; (8001a6c <global_stdio_init.part.0+0x38>)
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	4620      	mov	r0, r4
 8001a40:	2200      	movs	r2, #0
 8001a42:	2104      	movs	r1, #4
 8001a44:	f7ff ff94 	bl	8001970 <std>
 8001a48:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2109      	movs	r1, #9
 8001a50:	f7ff ff8e 	bl	8001970 <std>
 8001a54:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001a58:	2202      	movs	r2, #2
 8001a5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a5e:	2112      	movs	r1, #18
 8001a60:	f7ff bf86 	b.w	8001970 <std>
 8001a64:	20000214 	.word	0x20000214
 8001a68:	200000dc 	.word	0x200000dc
 8001a6c:	080019dd 	.word	0x080019dd

08001a70 <__sfp_lock_acquire>:
 8001a70:	4801      	ldr	r0, [pc, #4]	; (8001a78 <__sfp_lock_acquire+0x8>)
 8001a72:	f000 b9fe 	b.w	8001e72 <__retarget_lock_acquire_recursive>
 8001a76:	bf00      	nop
 8001a78:	2000021d 	.word	0x2000021d

08001a7c <__sfp_lock_release>:
 8001a7c:	4801      	ldr	r0, [pc, #4]	; (8001a84 <__sfp_lock_release+0x8>)
 8001a7e:	f000 b9f9 	b.w	8001e74 <__retarget_lock_release_recursive>
 8001a82:	bf00      	nop
 8001a84:	2000021d 	.word	0x2000021d

08001a88 <__sinit>:
 8001a88:	b510      	push	{r4, lr}
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	f7ff fff0 	bl	8001a70 <__sfp_lock_acquire>
 8001a90:	6a23      	ldr	r3, [r4, #32]
 8001a92:	b11b      	cbz	r3, 8001a9c <__sinit+0x14>
 8001a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a98:	f7ff bff0 	b.w	8001a7c <__sfp_lock_release>
 8001a9c:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <__sinit+0x28>)
 8001a9e:	6223      	str	r3, [r4, #32]
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <__sinit+0x2c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f5      	bne.n	8001a94 <__sinit+0xc>
 8001aa8:	f7ff ffc4 	bl	8001a34 <global_stdio_init.part.0>
 8001aac:	e7f2      	b.n	8001a94 <__sinit+0xc>
 8001aae:	bf00      	nop
 8001ab0:	080019f5 	.word	0x080019f5
 8001ab4:	20000214 	.word	0x20000214

08001ab8 <_fwalk_sglue>:
 8001ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001abc:	4607      	mov	r7, r0
 8001abe:	4688      	mov	r8, r1
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	2600      	movs	r6, #0
 8001ac4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001ac8:	f1b9 0901 	subs.w	r9, r9, #1
 8001acc:	d505      	bpl.n	8001ada <_fwalk_sglue+0x22>
 8001ace:	6824      	ldr	r4, [r4, #0]
 8001ad0:	2c00      	cmp	r4, #0
 8001ad2:	d1f7      	bne.n	8001ac4 <_fwalk_sglue+0xc>
 8001ad4:	4630      	mov	r0, r6
 8001ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ada:	89ab      	ldrh	r3, [r5, #12]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d907      	bls.n	8001af0 <_fwalk_sglue+0x38>
 8001ae0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	d003      	beq.n	8001af0 <_fwalk_sglue+0x38>
 8001ae8:	4629      	mov	r1, r5
 8001aea:	4638      	mov	r0, r7
 8001aec:	47c0      	blx	r8
 8001aee:	4306      	orrs	r6, r0
 8001af0:	3568      	adds	r5, #104	; 0x68
 8001af2:	e7e9      	b.n	8001ac8 <_fwalk_sglue+0x10>

08001af4 <iprintf>:
 8001af4:	b40f      	push	{r0, r1, r2, r3}
 8001af6:	b507      	push	{r0, r1, r2, lr}
 8001af8:	4906      	ldr	r1, [pc, #24]	; (8001b14 <iprintf+0x20>)
 8001afa:	ab04      	add	r3, sp, #16
 8001afc:	6808      	ldr	r0, [r1, #0]
 8001afe:	f853 2b04 	ldr.w	r2, [r3], #4
 8001b02:	6881      	ldr	r1, [r0, #8]
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	f000 fad9 	bl	80020bc <_vfiprintf_r>
 8001b0a:	b003      	add	sp, #12
 8001b0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b10:	b004      	add	sp, #16
 8001b12:	4770      	bx	lr
 8001b14:	20000064 	.word	0x20000064

08001b18 <_puts_r>:
 8001b18:	6a03      	ldr	r3, [r0, #32]
 8001b1a:	b570      	push	{r4, r5, r6, lr}
 8001b1c:	6884      	ldr	r4, [r0, #8]
 8001b1e:	4605      	mov	r5, r0
 8001b20:	460e      	mov	r6, r1
 8001b22:	b90b      	cbnz	r3, 8001b28 <_puts_r+0x10>
 8001b24:	f7ff ffb0 	bl	8001a88 <__sinit>
 8001b28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001b2a:	07db      	lsls	r3, r3, #31
 8001b2c:	d405      	bmi.n	8001b3a <_puts_r+0x22>
 8001b2e:	89a3      	ldrh	r3, [r4, #12]
 8001b30:	0598      	lsls	r0, r3, #22
 8001b32:	d402      	bmi.n	8001b3a <_puts_r+0x22>
 8001b34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001b36:	f000 f99c 	bl	8001e72 <__retarget_lock_acquire_recursive>
 8001b3a:	89a3      	ldrh	r3, [r4, #12]
 8001b3c:	0719      	lsls	r1, r3, #28
 8001b3e:	d513      	bpl.n	8001b68 <_puts_r+0x50>
 8001b40:	6923      	ldr	r3, [r4, #16]
 8001b42:	b18b      	cbz	r3, 8001b68 <_puts_r+0x50>
 8001b44:	3e01      	subs	r6, #1
 8001b46:	68a3      	ldr	r3, [r4, #8]
 8001b48:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	60a3      	str	r3, [r4, #8]
 8001b50:	b9e9      	cbnz	r1, 8001b8e <_puts_r+0x76>
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	da2e      	bge.n	8001bb4 <_puts_r+0x9c>
 8001b56:	4622      	mov	r2, r4
 8001b58:	210a      	movs	r1, #10
 8001b5a:	4628      	mov	r0, r5
 8001b5c:	f000 f87b 	bl	8001c56 <__swbuf_r>
 8001b60:	3001      	adds	r0, #1
 8001b62:	d007      	beq.n	8001b74 <_puts_r+0x5c>
 8001b64:	250a      	movs	r5, #10
 8001b66:	e007      	b.n	8001b78 <_puts_r+0x60>
 8001b68:	4621      	mov	r1, r4
 8001b6a:	4628      	mov	r0, r5
 8001b6c:	f000 f8b0 	bl	8001cd0 <__swsetup_r>
 8001b70:	2800      	cmp	r0, #0
 8001b72:	d0e7      	beq.n	8001b44 <_puts_r+0x2c>
 8001b74:	f04f 35ff 	mov.w	r5, #4294967295
 8001b78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001b7a:	07da      	lsls	r2, r3, #31
 8001b7c:	d405      	bmi.n	8001b8a <_puts_r+0x72>
 8001b7e:	89a3      	ldrh	r3, [r4, #12]
 8001b80:	059b      	lsls	r3, r3, #22
 8001b82:	d402      	bmi.n	8001b8a <_puts_r+0x72>
 8001b84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001b86:	f000 f975 	bl	8001e74 <__retarget_lock_release_recursive>
 8001b8a:	4628      	mov	r0, r5
 8001b8c:	bd70      	pop	{r4, r5, r6, pc}
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	da04      	bge.n	8001b9c <_puts_r+0x84>
 8001b92:	69a2      	ldr	r2, [r4, #24]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	dc06      	bgt.n	8001ba6 <_puts_r+0x8e>
 8001b98:	290a      	cmp	r1, #10
 8001b9a:	d004      	beq.n	8001ba6 <_puts_r+0x8e>
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	1c5a      	adds	r2, r3, #1
 8001ba0:	6022      	str	r2, [r4, #0]
 8001ba2:	7019      	strb	r1, [r3, #0]
 8001ba4:	e7cf      	b.n	8001b46 <_puts_r+0x2e>
 8001ba6:	4622      	mov	r2, r4
 8001ba8:	4628      	mov	r0, r5
 8001baa:	f000 f854 	bl	8001c56 <__swbuf_r>
 8001bae:	3001      	adds	r0, #1
 8001bb0:	d1c9      	bne.n	8001b46 <_puts_r+0x2e>
 8001bb2:	e7df      	b.n	8001b74 <_puts_r+0x5c>
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	250a      	movs	r5, #10
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	6022      	str	r2, [r4, #0]
 8001bbc:	701d      	strb	r5, [r3, #0]
 8001bbe:	e7db      	b.n	8001b78 <_puts_r+0x60>

08001bc0 <puts>:
 8001bc0:	4b02      	ldr	r3, [pc, #8]	; (8001bcc <puts+0xc>)
 8001bc2:	4601      	mov	r1, r0
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	f7ff bfa7 	b.w	8001b18 <_puts_r>
 8001bca:	bf00      	nop
 8001bcc:	20000064 	.word	0x20000064

08001bd0 <__sread>:
 8001bd0:	b510      	push	{r4, lr}
 8001bd2:	460c      	mov	r4, r1
 8001bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bd8:	f000 f8fc 	bl	8001dd4 <_read_r>
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	bfab      	itete	ge
 8001be0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001be2:	89a3      	ldrhlt	r3, [r4, #12]
 8001be4:	181b      	addge	r3, r3, r0
 8001be6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001bea:	bfac      	ite	ge
 8001bec:	6563      	strge	r3, [r4, #84]	; 0x54
 8001bee:	81a3      	strhlt	r3, [r4, #12]
 8001bf0:	bd10      	pop	{r4, pc}

08001bf2 <__swrite>:
 8001bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bf6:	461f      	mov	r7, r3
 8001bf8:	898b      	ldrh	r3, [r1, #12]
 8001bfa:	05db      	lsls	r3, r3, #23
 8001bfc:	4605      	mov	r5, r0
 8001bfe:	460c      	mov	r4, r1
 8001c00:	4616      	mov	r6, r2
 8001c02:	d505      	bpl.n	8001c10 <__swrite+0x1e>
 8001c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c08:	2302      	movs	r3, #2
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f000 f8d0 	bl	8001db0 <_lseek_r>
 8001c10:	89a3      	ldrh	r3, [r4, #12]
 8001c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c1a:	81a3      	strh	r3, [r4, #12]
 8001c1c:	4632      	mov	r2, r6
 8001c1e:	463b      	mov	r3, r7
 8001c20:	4628      	mov	r0, r5
 8001c22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c26:	f000 b8e7 	b.w	8001df8 <_write_r>

08001c2a <__sseek>:
 8001c2a:	b510      	push	{r4, lr}
 8001c2c:	460c      	mov	r4, r1
 8001c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c32:	f000 f8bd 	bl	8001db0 <_lseek_r>
 8001c36:	1c43      	adds	r3, r0, #1
 8001c38:	89a3      	ldrh	r3, [r4, #12]
 8001c3a:	bf15      	itete	ne
 8001c3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8001c3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001c42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001c46:	81a3      	strheq	r3, [r4, #12]
 8001c48:	bf18      	it	ne
 8001c4a:	81a3      	strhne	r3, [r4, #12]
 8001c4c:	bd10      	pop	{r4, pc}

08001c4e <__sclose>:
 8001c4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c52:	f000 b89d 	b.w	8001d90 <_close_r>

08001c56 <__swbuf_r>:
 8001c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c58:	460e      	mov	r6, r1
 8001c5a:	4614      	mov	r4, r2
 8001c5c:	4605      	mov	r5, r0
 8001c5e:	b118      	cbz	r0, 8001c68 <__swbuf_r+0x12>
 8001c60:	6a03      	ldr	r3, [r0, #32]
 8001c62:	b90b      	cbnz	r3, 8001c68 <__swbuf_r+0x12>
 8001c64:	f7ff ff10 	bl	8001a88 <__sinit>
 8001c68:	69a3      	ldr	r3, [r4, #24]
 8001c6a:	60a3      	str	r3, [r4, #8]
 8001c6c:	89a3      	ldrh	r3, [r4, #12]
 8001c6e:	071a      	lsls	r2, r3, #28
 8001c70:	d525      	bpl.n	8001cbe <__swbuf_r+0x68>
 8001c72:	6923      	ldr	r3, [r4, #16]
 8001c74:	b31b      	cbz	r3, 8001cbe <__swbuf_r+0x68>
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	6922      	ldr	r2, [r4, #16]
 8001c7a:	1a98      	subs	r0, r3, r2
 8001c7c:	6963      	ldr	r3, [r4, #20]
 8001c7e:	b2f6      	uxtb	r6, r6
 8001c80:	4283      	cmp	r3, r0
 8001c82:	4637      	mov	r7, r6
 8001c84:	dc04      	bgt.n	8001c90 <__swbuf_r+0x3a>
 8001c86:	4621      	mov	r1, r4
 8001c88:	4628      	mov	r0, r5
 8001c8a:	f000 fd47 	bl	800271c <_fflush_r>
 8001c8e:	b9e0      	cbnz	r0, 8001cca <__swbuf_r+0x74>
 8001c90:	68a3      	ldr	r3, [r4, #8]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	60a3      	str	r3, [r4, #8]
 8001c96:	6823      	ldr	r3, [r4, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	6022      	str	r2, [r4, #0]
 8001c9c:	701e      	strb	r6, [r3, #0]
 8001c9e:	6962      	ldr	r2, [r4, #20]
 8001ca0:	1c43      	adds	r3, r0, #1
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d004      	beq.n	8001cb0 <__swbuf_r+0x5a>
 8001ca6:	89a3      	ldrh	r3, [r4, #12]
 8001ca8:	07db      	lsls	r3, r3, #31
 8001caa:	d506      	bpl.n	8001cba <__swbuf_r+0x64>
 8001cac:	2e0a      	cmp	r6, #10
 8001cae:	d104      	bne.n	8001cba <__swbuf_r+0x64>
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	4628      	mov	r0, r5
 8001cb4:	f000 fd32 	bl	800271c <_fflush_r>
 8001cb8:	b938      	cbnz	r0, 8001cca <__swbuf_r+0x74>
 8001cba:	4638      	mov	r0, r7
 8001cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	4628      	mov	r0, r5
 8001cc2:	f000 f805 	bl	8001cd0 <__swsetup_r>
 8001cc6:	2800      	cmp	r0, #0
 8001cc8:	d0d5      	beq.n	8001c76 <__swbuf_r+0x20>
 8001cca:	f04f 37ff 	mov.w	r7, #4294967295
 8001cce:	e7f4      	b.n	8001cba <__swbuf_r+0x64>

08001cd0 <__swsetup_r>:
 8001cd0:	b538      	push	{r3, r4, r5, lr}
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <__swsetup_r+0xac>)
 8001cd4:	4605      	mov	r5, r0
 8001cd6:	6818      	ldr	r0, [r3, #0]
 8001cd8:	460c      	mov	r4, r1
 8001cda:	b118      	cbz	r0, 8001ce4 <__swsetup_r+0x14>
 8001cdc:	6a03      	ldr	r3, [r0, #32]
 8001cde:	b90b      	cbnz	r3, 8001ce4 <__swsetup_r+0x14>
 8001ce0:	f7ff fed2 	bl	8001a88 <__sinit>
 8001ce4:	89a3      	ldrh	r3, [r4, #12]
 8001ce6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001cea:	0718      	lsls	r0, r3, #28
 8001cec:	d422      	bmi.n	8001d34 <__swsetup_r+0x64>
 8001cee:	06d9      	lsls	r1, r3, #27
 8001cf0:	d407      	bmi.n	8001d02 <__swsetup_r+0x32>
 8001cf2:	2309      	movs	r3, #9
 8001cf4:	602b      	str	r3, [r5, #0]
 8001cf6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001cfa:	81a3      	strh	r3, [r4, #12]
 8001cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001d00:	e034      	b.n	8001d6c <__swsetup_r+0x9c>
 8001d02:	0758      	lsls	r0, r3, #29
 8001d04:	d512      	bpl.n	8001d2c <__swsetup_r+0x5c>
 8001d06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d08:	b141      	cbz	r1, 8001d1c <__swsetup_r+0x4c>
 8001d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001d0e:	4299      	cmp	r1, r3
 8001d10:	d002      	beq.n	8001d18 <__swsetup_r+0x48>
 8001d12:	4628      	mov	r0, r5
 8001d14:	f000 f8b0 	bl	8001e78 <_free_r>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	6363      	str	r3, [r4, #52]	; 0x34
 8001d1c:	89a3      	ldrh	r3, [r4, #12]
 8001d1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001d22:	81a3      	strh	r3, [r4, #12]
 8001d24:	2300      	movs	r3, #0
 8001d26:	6063      	str	r3, [r4, #4]
 8001d28:	6923      	ldr	r3, [r4, #16]
 8001d2a:	6023      	str	r3, [r4, #0]
 8001d2c:	89a3      	ldrh	r3, [r4, #12]
 8001d2e:	f043 0308 	orr.w	r3, r3, #8
 8001d32:	81a3      	strh	r3, [r4, #12]
 8001d34:	6923      	ldr	r3, [r4, #16]
 8001d36:	b94b      	cbnz	r3, 8001d4c <__swsetup_r+0x7c>
 8001d38:	89a3      	ldrh	r3, [r4, #12]
 8001d3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d42:	d003      	beq.n	8001d4c <__swsetup_r+0x7c>
 8001d44:	4621      	mov	r1, r4
 8001d46:	4628      	mov	r0, r5
 8001d48:	f000 fd36 	bl	80027b8 <__smakebuf_r>
 8001d4c:	89a0      	ldrh	r0, [r4, #12]
 8001d4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001d52:	f010 0301 	ands.w	r3, r0, #1
 8001d56:	d00a      	beq.n	8001d6e <__swsetup_r+0x9e>
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60a3      	str	r3, [r4, #8]
 8001d5c:	6963      	ldr	r3, [r4, #20]
 8001d5e:	425b      	negs	r3, r3
 8001d60:	61a3      	str	r3, [r4, #24]
 8001d62:	6923      	ldr	r3, [r4, #16]
 8001d64:	b943      	cbnz	r3, 8001d78 <__swsetup_r+0xa8>
 8001d66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001d6a:	d1c4      	bne.n	8001cf6 <__swsetup_r+0x26>
 8001d6c:	bd38      	pop	{r3, r4, r5, pc}
 8001d6e:	0781      	lsls	r1, r0, #30
 8001d70:	bf58      	it	pl
 8001d72:	6963      	ldrpl	r3, [r4, #20]
 8001d74:	60a3      	str	r3, [r4, #8]
 8001d76:	e7f4      	b.n	8001d62 <__swsetup_r+0x92>
 8001d78:	2000      	movs	r0, #0
 8001d7a:	e7f7      	b.n	8001d6c <__swsetup_r+0x9c>
 8001d7c:	20000064 	.word	0x20000064

08001d80 <memset>:
 8001d80:	4402      	add	r2, r0
 8001d82:	4603      	mov	r3, r0
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d100      	bne.n	8001d8a <memset+0xa>
 8001d88:	4770      	bx	lr
 8001d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8001d8e:	e7f9      	b.n	8001d84 <memset+0x4>

08001d90 <_close_r>:
 8001d90:	b538      	push	{r3, r4, r5, lr}
 8001d92:	4d06      	ldr	r5, [pc, #24]	; (8001dac <_close_r+0x1c>)
 8001d94:	2300      	movs	r3, #0
 8001d96:	4604      	mov	r4, r0
 8001d98:	4608      	mov	r0, r1
 8001d9a:	602b      	str	r3, [r5, #0]
 8001d9c:	f7fe fda3 	bl	80008e6 <_close>
 8001da0:	1c43      	adds	r3, r0, #1
 8001da2:	d102      	bne.n	8001daa <_close_r+0x1a>
 8001da4:	682b      	ldr	r3, [r5, #0]
 8001da6:	b103      	cbz	r3, 8001daa <_close_r+0x1a>
 8001da8:	6023      	str	r3, [r4, #0]
 8001daa:	bd38      	pop	{r3, r4, r5, pc}
 8001dac:	20000218 	.word	0x20000218

08001db0 <_lseek_r>:
 8001db0:	b538      	push	{r3, r4, r5, lr}
 8001db2:	4d07      	ldr	r5, [pc, #28]	; (8001dd0 <_lseek_r+0x20>)
 8001db4:	4604      	mov	r4, r0
 8001db6:	4608      	mov	r0, r1
 8001db8:	4611      	mov	r1, r2
 8001dba:	2200      	movs	r2, #0
 8001dbc:	602a      	str	r2, [r5, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	f7fe fdb8 	bl	8000934 <_lseek>
 8001dc4:	1c43      	adds	r3, r0, #1
 8001dc6:	d102      	bne.n	8001dce <_lseek_r+0x1e>
 8001dc8:	682b      	ldr	r3, [r5, #0]
 8001dca:	b103      	cbz	r3, 8001dce <_lseek_r+0x1e>
 8001dcc:	6023      	str	r3, [r4, #0]
 8001dce:	bd38      	pop	{r3, r4, r5, pc}
 8001dd0:	20000218 	.word	0x20000218

08001dd4 <_read_r>:
 8001dd4:	b538      	push	{r3, r4, r5, lr}
 8001dd6:	4d07      	ldr	r5, [pc, #28]	; (8001df4 <_read_r+0x20>)
 8001dd8:	4604      	mov	r4, r0
 8001dda:	4608      	mov	r0, r1
 8001ddc:	4611      	mov	r1, r2
 8001dde:	2200      	movs	r2, #0
 8001de0:	602a      	str	r2, [r5, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	f7fe fd62 	bl	80008ac <_read>
 8001de8:	1c43      	adds	r3, r0, #1
 8001dea:	d102      	bne.n	8001df2 <_read_r+0x1e>
 8001dec:	682b      	ldr	r3, [r5, #0]
 8001dee:	b103      	cbz	r3, 8001df2 <_read_r+0x1e>
 8001df0:	6023      	str	r3, [r4, #0]
 8001df2:	bd38      	pop	{r3, r4, r5, pc}
 8001df4:	20000218 	.word	0x20000218

08001df8 <_write_r>:
 8001df8:	b538      	push	{r3, r4, r5, lr}
 8001dfa:	4d07      	ldr	r5, [pc, #28]	; (8001e18 <_write_r+0x20>)
 8001dfc:	4604      	mov	r4, r0
 8001dfe:	4608      	mov	r0, r1
 8001e00:	4611      	mov	r1, r2
 8001e02:	2200      	movs	r2, #0
 8001e04:	602a      	str	r2, [r5, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	f7fe fc88 	bl	800071c <_write>
 8001e0c:	1c43      	adds	r3, r0, #1
 8001e0e:	d102      	bne.n	8001e16 <_write_r+0x1e>
 8001e10:	682b      	ldr	r3, [r5, #0]
 8001e12:	b103      	cbz	r3, 8001e16 <_write_r+0x1e>
 8001e14:	6023      	str	r3, [r4, #0]
 8001e16:	bd38      	pop	{r3, r4, r5, pc}
 8001e18:	20000218 	.word	0x20000218

08001e1c <__errno>:
 8001e1c:	4b01      	ldr	r3, [pc, #4]	; (8001e24 <__errno+0x8>)
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000064 	.word	0x20000064

08001e28 <__libc_init_array>:
 8001e28:	b570      	push	{r4, r5, r6, lr}
 8001e2a:	4d0d      	ldr	r5, [pc, #52]	; (8001e60 <__libc_init_array+0x38>)
 8001e2c:	4c0d      	ldr	r4, [pc, #52]	; (8001e64 <__libc_init_array+0x3c>)
 8001e2e:	1b64      	subs	r4, r4, r5
 8001e30:	10a4      	asrs	r4, r4, #2
 8001e32:	2600      	movs	r6, #0
 8001e34:	42a6      	cmp	r6, r4
 8001e36:	d109      	bne.n	8001e4c <__libc_init_array+0x24>
 8001e38:	4d0b      	ldr	r5, [pc, #44]	; (8001e68 <__libc_init_array+0x40>)
 8001e3a:	4c0c      	ldr	r4, [pc, #48]	; (8001e6c <__libc_init_array+0x44>)
 8001e3c:	f000 fd2a 	bl	8002894 <_init>
 8001e40:	1b64      	subs	r4, r4, r5
 8001e42:	10a4      	asrs	r4, r4, #2
 8001e44:	2600      	movs	r6, #0
 8001e46:	42a6      	cmp	r6, r4
 8001e48:	d105      	bne.n	8001e56 <__libc_init_array+0x2e>
 8001e4a:	bd70      	pop	{r4, r5, r6, pc}
 8001e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e50:	4798      	blx	r3
 8001e52:	3601      	adds	r6, #1
 8001e54:	e7ee      	b.n	8001e34 <__libc_init_array+0xc>
 8001e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e5a:	4798      	blx	r3
 8001e5c:	3601      	adds	r6, #1
 8001e5e:	e7f2      	b.n	8001e46 <__libc_init_array+0x1e>
 8001e60:	08002934 	.word	0x08002934
 8001e64:	08002934 	.word	0x08002934
 8001e68:	08002934 	.word	0x08002934
 8001e6c:	08002938 	.word	0x08002938

08001e70 <__retarget_lock_init_recursive>:
 8001e70:	4770      	bx	lr

08001e72 <__retarget_lock_acquire_recursive>:
 8001e72:	4770      	bx	lr

08001e74 <__retarget_lock_release_recursive>:
 8001e74:	4770      	bx	lr
	...

08001e78 <_free_r>:
 8001e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001e7a:	2900      	cmp	r1, #0
 8001e7c:	d044      	beq.n	8001f08 <_free_r+0x90>
 8001e7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e82:	9001      	str	r0, [sp, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f1a1 0404 	sub.w	r4, r1, #4
 8001e8a:	bfb8      	it	lt
 8001e8c:	18e4      	addlt	r4, r4, r3
 8001e8e:	f000 f8df 	bl	8002050 <__malloc_lock>
 8001e92:	4a1e      	ldr	r2, [pc, #120]	; (8001f0c <_free_r+0x94>)
 8001e94:	9801      	ldr	r0, [sp, #4]
 8001e96:	6813      	ldr	r3, [r2, #0]
 8001e98:	b933      	cbnz	r3, 8001ea8 <_free_r+0x30>
 8001e9a:	6063      	str	r3, [r4, #4]
 8001e9c:	6014      	str	r4, [r2, #0]
 8001e9e:	b003      	add	sp, #12
 8001ea0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001ea4:	f000 b8da 	b.w	800205c <__malloc_unlock>
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	d908      	bls.n	8001ebe <_free_r+0x46>
 8001eac:	6825      	ldr	r5, [r4, #0]
 8001eae:	1961      	adds	r1, r4, r5
 8001eb0:	428b      	cmp	r3, r1
 8001eb2:	bf01      	itttt	eq
 8001eb4:	6819      	ldreq	r1, [r3, #0]
 8001eb6:	685b      	ldreq	r3, [r3, #4]
 8001eb8:	1949      	addeq	r1, r1, r5
 8001eba:	6021      	streq	r1, [r4, #0]
 8001ebc:	e7ed      	b.n	8001e9a <_free_r+0x22>
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	b10b      	cbz	r3, 8001ec8 <_free_r+0x50>
 8001ec4:	42a3      	cmp	r3, r4
 8001ec6:	d9fa      	bls.n	8001ebe <_free_r+0x46>
 8001ec8:	6811      	ldr	r1, [r2, #0]
 8001eca:	1855      	adds	r5, r2, r1
 8001ecc:	42a5      	cmp	r5, r4
 8001ece:	d10b      	bne.n	8001ee8 <_free_r+0x70>
 8001ed0:	6824      	ldr	r4, [r4, #0]
 8001ed2:	4421      	add	r1, r4
 8001ed4:	1854      	adds	r4, r2, r1
 8001ed6:	42a3      	cmp	r3, r4
 8001ed8:	6011      	str	r1, [r2, #0]
 8001eda:	d1e0      	bne.n	8001e9e <_free_r+0x26>
 8001edc:	681c      	ldr	r4, [r3, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	6053      	str	r3, [r2, #4]
 8001ee2:	440c      	add	r4, r1
 8001ee4:	6014      	str	r4, [r2, #0]
 8001ee6:	e7da      	b.n	8001e9e <_free_r+0x26>
 8001ee8:	d902      	bls.n	8001ef0 <_free_r+0x78>
 8001eea:	230c      	movs	r3, #12
 8001eec:	6003      	str	r3, [r0, #0]
 8001eee:	e7d6      	b.n	8001e9e <_free_r+0x26>
 8001ef0:	6825      	ldr	r5, [r4, #0]
 8001ef2:	1961      	adds	r1, r4, r5
 8001ef4:	428b      	cmp	r3, r1
 8001ef6:	bf04      	itt	eq
 8001ef8:	6819      	ldreq	r1, [r3, #0]
 8001efa:	685b      	ldreq	r3, [r3, #4]
 8001efc:	6063      	str	r3, [r4, #4]
 8001efe:	bf04      	itt	eq
 8001f00:	1949      	addeq	r1, r1, r5
 8001f02:	6021      	streq	r1, [r4, #0]
 8001f04:	6054      	str	r4, [r2, #4]
 8001f06:	e7ca      	b.n	8001e9e <_free_r+0x26>
 8001f08:	b003      	add	sp, #12
 8001f0a:	bd30      	pop	{r4, r5, pc}
 8001f0c:	20000220 	.word	0x20000220

08001f10 <sbrk_aligned>:
 8001f10:	b570      	push	{r4, r5, r6, lr}
 8001f12:	4e0e      	ldr	r6, [pc, #56]	; (8001f4c <sbrk_aligned+0x3c>)
 8001f14:	460c      	mov	r4, r1
 8001f16:	6831      	ldr	r1, [r6, #0]
 8001f18:	4605      	mov	r5, r0
 8001f1a:	b911      	cbnz	r1, 8001f22 <sbrk_aligned+0x12>
 8001f1c:	f000 fcaa 	bl	8002874 <_sbrk_r>
 8001f20:	6030      	str	r0, [r6, #0]
 8001f22:	4621      	mov	r1, r4
 8001f24:	4628      	mov	r0, r5
 8001f26:	f000 fca5 	bl	8002874 <_sbrk_r>
 8001f2a:	1c43      	adds	r3, r0, #1
 8001f2c:	d00a      	beq.n	8001f44 <sbrk_aligned+0x34>
 8001f2e:	1cc4      	adds	r4, r0, #3
 8001f30:	f024 0403 	bic.w	r4, r4, #3
 8001f34:	42a0      	cmp	r0, r4
 8001f36:	d007      	beq.n	8001f48 <sbrk_aligned+0x38>
 8001f38:	1a21      	subs	r1, r4, r0
 8001f3a:	4628      	mov	r0, r5
 8001f3c:	f000 fc9a 	bl	8002874 <_sbrk_r>
 8001f40:	3001      	adds	r0, #1
 8001f42:	d101      	bne.n	8001f48 <sbrk_aligned+0x38>
 8001f44:	f04f 34ff 	mov.w	r4, #4294967295
 8001f48:	4620      	mov	r0, r4
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
 8001f4c:	20000224 	.word	0x20000224

08001f50 <_malloc_r>:
 8001f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f54:	1ccd      	adds	r5, r1, #3
 8001f56:	f025 0503 	bic.w	r5, r5, #3
 8001f5a:	3508      	adds	r5, #8
 8001f5c:	2d0c      	cmp	r5, #12
 8001f5e:	bf38      	it	cc
 8001f60:	250c      	movcc	r5, #12
 8001f62:	2d00      	cmp	r5, #0
 8001f64:	4607      	mov	r7, r0
 8001f66:	db01      	blt.n	8001f6c <_malloc_r+0x1c>
 8001f68:	42a9      	cmp	r1, r5
 8001f6a:	d905      	bls.n	8001f78 <_malloc_r+0x28>
 8001f6c:	230c      	movs	r3, #12
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	2600      	movs	r6, #0
 8001f72:	4630      	mov	r0, r6
 8001f74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f78:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800204c <_malloc_r+0xfc>
 8001f7c:	f000 f868 	bl	8002050 <__malloc_lock>
 8001f80:	f8d8 3000 	ldr.w	r3, [r8]
 8001f84:	461c      	mov	r4, r3
 8001f86:	bb5c      	cbnz	r4, 8001fe0 <_malloc_r+0x90>
 8001f88:	4629      	mov	r1, r5
 8001f8a:	4638      	mov	r0, r7
 8001f8c:	f7ff ffc0 	bl	8001f10 <sbrk_aligned>
 8001f90:	1c43      	adds	r3, r0, #1
 8001f92:	4604      	mov	r4, r0
 8001f94:	d155      	bne.n	8002042 <_malloc_r+0xf2>
 8001f96:	f8d8 4000 	ldr.w	r4, [r8]
 8001f9a:	4626      	mov	r6, r4
 8001f9c:	2e00      	cmp	r6, #0
 8001f9e:	d145      	bne.n	800202c <_malloc_r+0xdc>
 8001fa0:	2c00      	cmp	r4, #0
 8001fa2:	d048      	beq.n	8002036 <_malloc_r+0xe6>
 8001fa4:	6823      	ldr	r3, [r4, #0]
 8001fa6:	4631      	mov	r1, r6
 8001fa8:	4638      	mov	r0, r7
 8001faa:	eb04 0903 	add.w	r9, r4, r3
 8001fae:	f000 fc61 	bl	8002874 <_sbrk_r>
 8001fb2:	4581      	cmp	r9, r0
 8001fb4:	d13f      	bne.n	8002036 <_malloc_r+0xe6>
 8001fb6:	6821      	ldr	r1, [r4, #0]
 8001fb8:	1a6d      	subs	r5, r5, r1
 8001fba:	4629      	mov	r1, r5
 8001fbc:	4638      	mov	r0, r7
 8001fbe:	f7ff ffa7 	bl	8001f10 <sbrk_aligned>
 8001fc2:	3001      	adds	r0, #1
 8001fc4:	d037      	beq.n	8002036 <_malloc_r+0xe6>
 8001fc6:	6823      	ldr	r3, [r4, #0]
 8001fc8:	442b      	add	r3, r5
 8001fca:	6023      	str	r3, [r4, #0]
 8001fcc:	f8d8 3000 	ldr.w	r3, [r8]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d038      	beq.n	8002046 <_malloc_r+0xf6>
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	42a2      	cmp	r2, r4
 8001fd8:	d12b      	bne.n	8002032 <_malloc_r+0xe2>
 8001fda:	2200      	movs	r2, #0
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	e00f      	b.n	8002000 <_malloc_r+0xb0>
 8001fe0:	6822      	ldr	r2, [r4, #0]
 8001fe2:	1b52      	subs	r2, r2, r5
 8001fe4:	d41f      	bmi.n	8002026 <_malloc_r+0xd6>
 8001fe6:	2a0b      	cmp	r2, #11
 8001fe8:	d917      	bls.n	800201a <_malloc_r+0xca>
 8001fea:	1961      	adds	r1, r4, r5
 8001fec:	42a3      	cmp	r3, r4
 8001fee:	6025      	str	r5, [r4, #0]
 8001ff0:	bf18      	it	ne
 8001ff2:	6059      	strne	r1, [r3, #4]
 8001ff4:	6863      	ldr	r3, [r4, #4]
 8001ff6:	bf08      	it	eq
 8001ff8:	f8c8 1000 	streq.w	r1, [r8]
 8001ffc:	5162      	str	r2, [r4, r5]
 8001ffe:	604b      	str	r3, [r1, #4]
 8002000:	4638      	mov	r0, r7
 8002002:	f104 060b 	add.w	r6, r4, #11
 8002006:	f000 f829 	bl	800205c <__malloc_unlock>
 800200a:	f026 0607 	bic.w	r6, r6, #7
 800200e:	1d23      	adds	r3, r4, #4
 8002010:	1af2      	subs	r2, r6, r3
 8002012:	d0ae      	beq.n	8001f72 <_malloc_r+0x22>
 8002014:	1b9b      	subs	r3, r3, r6
 8002016:	50a3      	str	r3, [r4, r2]
 8002018:	e7ab      	b.n	8001f72 <_malloc_r+0x22>
 800201a:	42a3      	cmp	r3, r4
 800201c:	6862      	ldr	r2, [r4, #4]
 800201e:	d1dd      	bne.n	8001fdc <_malloc_r+0x8c>
 8002020:	f8c8 2000 	str.w	r2, [r8]
 8002024:	e7ec      	b.n	8002000 <_malloc_r+0xb0>
 8002026:	4623      	mov	r3, r4
 8002028:	6864      	ldr	r4, [r4, #4]
 800202a:	e7ac      	b.n	8001f86 <_malloc_r+0x36>
 800202c:	4634      	mov	r4, r6
 800202e:	6876      	ldr	r6, [r6, #4]
 8002030:	e7b4      	b.n	8001f9c <_malloc_r+0x4c>
 8002032:	4613      	mov	r3, r2
 8002034:	e7cc      	b.n	8001fd0 <_malloc_r+0x80>
 8002036:	230c      	movs	r3, #12
 8002038:	603b      	str	r3, [r7, #0]
 800203a:	4638      	mov	r0, r7
 800203c:	f000 f80e 	bl	800205c <__malloc_unlock>
 8002040:	e797      	b.n	8001f72 <_malloc_r+0x22>
 8002042:	6025      	str	r5, [r4, #0]
 8002044:	e7dc      	b.n	8002000 <_malloc_r+0xb0>
 8002046:	605b      	str	r3, [r3, #4]
 8002048:	deff      	udf	#255	; 0xff
 800204a:	bf00      	nop
 800204c:	20000220 	.word	0x20000220

08002050 <__malloc_lock>:
 8002050:	4801      	ldr	r0, [pc, #4]	; (8002058 <__malloc_lock+0x8>)
 8002052:	f7ff bf0e 	b.w	8001e72 <__retarget_lock_acquire_recursive>
 8002056:	bf00      	nop
 8002058:	2000021c 	.word	0x2000021c

0800205c <__malloc_unlock>:
 800205c:	4801      	ldr	r0, [pc, #4]	; (8002064 <__malloc_unlock+0x8>)
 800205e:	f7ff bf09 	b.w	8001e74 <__retarget_lock_release_recursive>
 8002062:	bf00      	nop
 8002064:	2000021c 	.word	0x2000021c

08002068 <__sfputc_r>:
 8002068:	6893      	ldr	r3, [r2, #8]
 800206a:	3b01      	subs	r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	b410      	push	{r4}
 8002070:	6093      	str	r3, [r2, #8]
 8002072:	da08      	bge.n	8002086 <__sfputc_r+0x1e>
 8002074:	6994      	ldr	r4, [r2, #24]
 8002076:	42a3      	cmp	r3, r4
 8002078:	db01      	blt.n	800207e <__sfputc_r+0x16>
 800207a:	290a      	cmp	r1, #10
 800207c:	d103      	bne.n	8002086 <__sfputc_r+0x1e>
 800207e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002082:	f7ff bde8 	b.w	8001c56 <__swbuf_r>
 8002086:	6813      	ldr	r3, [r2, #0]
 8002088:	1c58      	adds	r0, r3, #1
 800208a:	6010      	str	r0, [r2, #0]
 800208c:	7019      	strb	r1, [r3, #0]
 800208e:	4608      	mov	r0, r1
 8002090:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002094:	4770      	bx	lr

08002096 <__sfputs_r>:
 8002096:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002098:	4606      	mov	r6, r0
 800209a:	460f      	mov	r7, r1
 800209c:	4614      	mov	r4, r2
 800209e:	18d5      	adds	r5, r2, r3
 80020a0:	42ac      	cmp	r4, r5
 80020a2:	d101      	bne.n	80020a8 <__sfputs_r+0x12>
 80020a4:	2000      	movs	r0, #0
 80020a6:	e007      	b.n	80020b8 <__sfputs_r+0x22>
 80020a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020ac:	463a      	mov	r2, r7
 80020ae:	4630      	mov	r0, r6
 80020b0:	f7ff ffda 	bl	8002068 <__sfputc_r>
 80020b4:	1c43      	adds	r3, r0, #1
 80020b6:	d1f3      	bne.n	80020a0 <__sfputs_r+0xa>
 80020b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080020bc <_vfiprintf_r>:
 80020bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020c0:	460d      	mov	r5, r1
 80020c2:	b09d      	sub	sp, #116	; 0x74
 80020c4:	4614      	mov	r4, r2
 80020c6:	4698      	mov	r8, r3
 80020c8:	4606      	mov	r6, r0
 80020ca:	b118      	cbz	r0, 80020d4 <_vfiprintf_r+0x18>
 80020cc:	6a03      	ldr	r3, [r0, #32]
 80020ce:	b90b      	cbnz	r3, 80020d4 <_vfiprintf_r+0x18>
 80020d0:	f7ff fcda 	bl	8001a88 <__sinit>
 80020d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80020d6:	07d9      	lsls	r1, r3, #31
 80020d8:	d405      	bmi.n	80020e6 <_vfiprintf_r+0x2a>
 80020da:	89ab      	ldrh	r3, [r5, #12]
 80020dc:	059a      	lsls	r2, r3, #22
 80020de:	d402      	bmi.n	80020e6 <_vfiprintf_r+0x2a>
 80020e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80020e2:	f7ff fec6 	bl	8001e72 <__retarget_lock_acquire_recursive>
 80020e6:	89ab      	ldrh	r3, [r5, #12]
 80020e8:	071b      	lsls	r3, r3, #28
 80020ea:	d501      	bpl.n	80020f0 <_vfiprintf_r+0x34>
 80020ec:	692b      	ldr	r3, [r5, #16]
 80020ee:	b99b      	cbnz	r3, 8002118 <_vfiprintf_r+0x5c>
 80020f0:	4629      	mov	r1, r5
 80020f2:	4630      	mov	r0, r6
 80020f4:	f7ff fdec 	bl	8001cd0 <__swsetup_r>
 80020f8:	b170      	cbz	r0, 8002118 <_vfiprintf_r+0x5c>
 80020fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80020fc:	07dc      	lsls	r4, r3, #31
 80020fe:	d504      	bpl.n	800210a <_vfiprintf_r+0x4e>
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	b01d      	add	sp, #116	; 0x74
 8002106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800210a:	89ab      	ldrh	r3, [r5, #12]
 800210c:	0598      	lsls	r0, r3, #22
 800210e:	d4f7      	bmi.n	8002100 <_vfiprintf_r+0x44>
 8002110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002112:	f7ff feaf 	bl	8001e74 <__retarget_lock_release_recursive>
 8002116:	e7f3      	b.n	8002100 <_vfiprintf_r+0x44>
 8002118:	2300      	movs	r3, #0
 800211a:	9309      	str	r3, [sp, #36]	; 0x24
 800211c:	2320      	movs	r3, #32
 800211e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002122:	f8cd 800c 	str.w	r8, [sp, #12]
 8002126:	2330      	movs	r3, #48	; 0x30
 8002128:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80022dc <_vfiprintf_r+0x220>
 800212c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002130:	f04f 0901 	mov.w	r9, #1
 8002134:	4623      	mov	r3, r4
 8002136:	469a      	mov	sl, r3
 8002138:	f813 2b01 	ldrb.w	r2, [r3], #1
 800213c:	b10a      	cbz	r2, 8002142 <_vfiprintf_r+0x86>
 800213e:	2a25      	cmp	r2, #37	; 0x25
 8002140:	d1f9      	bne.n	8002136 <_vfiprintf_r+0x7a>
 8002142:	ebba 0b04 	subs.w	fp, sl, r4
 8002146:	d00b      	beq.n	8002160 <_vfiprintf_r+0xa4>
 8002148:	465b      	mov	r3, fp
 800214a:	4622      	mov	r2, r4
 800214c:	4629      	mov	r1, r5
 800214e:	4630      	mov	r0, r6
 8002150:	f7ff ffa1 	bl	8002096 <__sfputs_r>
 8002154:	3001      	adds	r0, #1
 8002156:	f000 80a9 	beq.w	80022ac <_vfiprintf_r+0x1f0>
 800215a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800215c:	445a      	add	r2, fp
 800215e:	9209      	str	r2, [sp, #36]	; 0x24
 8002160:	f89a 3000 	ldrb.w	r3, [sl]
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 80a1 	beq.w	80022ac <_vfiprintf_r+0x1f0>
 800216a:	2300      	movs	r3, #0
 800216c:	f04f 32ff 	mov.w	r2, #4294967295
 8002170:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002174:	f10a 0a01 	add.w	sl, sl, #1
 8002178:	9304      	str	r3, [sp, #16]
 800217a:	9307      	str	r3, [sp, #28]
 800217c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002180:	931a      	str	r3, [sp, #104]	; 0x68
 8002182:	4654      	mov	r4, sl
 8002184:	2205      	movs	r2, #5
 8002186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800218a:	4854      	ldr	r0, [pc, #336]	; (80022dc <_vfiprintf_r+0x220>)
 800218c:	f7fe f820 	bl	80001d0 <memchr>
 8002190:	9a04      	ldr	r2, [sp, #16]
 8002192:	b9d8      	cbnz	r0, 80021cc <_vfiprintf_r+0x110>
 8002194:	06d1      	lsls	r1, r2, #27
 8002196:	bf44      	itt	mi
 8002198:	2320      	movmi	r3, #32
 800219a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800219e:	0713      	lsls	r3, r2, #28
 80021a0:	bf44      	itt	mi
 80021a2:	232b      	movmi	r3, #43	; 0x2b
 80021a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80021a8:	f89a 3000 	ldrb.w	r3, [sl]
 80021ac:	2b2a      	cmp	r3, #42	; 0x2a
 80021ae:	d015      	beq.n	80021dc <_vfiprintf_r+0x120>
 80021b0:	9a07      	ldr	r2, [sp, #28]
 80021b2:	4654      	mov	r4, sl
 80021b4:	2000      	movs	r0, #0
 80021b6:	f04f 0c0a 	mov.w	ip, #10
 80021ba:	4621      	mov	r1, r4
 80021bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80021c0:	3b30      	subs	r3, #48	; 0x30
 80021c2:	2b09      	cmp	r3, #9
 80021c4:	d94d      	bls.n	8002262 <_vfiprintf_r+0x1a6>
 80021c6:	b1b0      	cbz	r0, 80021f6 <_vfiprintf_r+0x13a>
 80021c8:	9207      	str	r2, [sp, #28]
 80021ca:	e014      	b.n	80021f6 <_vfiprintf_r+0x13a>
 80021cc:	eba0 0308 	sub.w	r3, r0, r8
 80021d0:	fa09 f303 	lsl.w	r3, r9, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	9304      	str	r3, [sp, #16]
 80021d8:	46a2      	mov	sl, r4
 80021da:	e7d2      	b.n	8002182 <_vfiprintf_r+0xc6>
 80021dc:	9b03      	ldr	r3, [sp, #12]
 80021de:	1d19      	adds	r1, r3, #4
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	9103      	str	r1, [sp, #12]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	bfbb      	ittet	lt
 80021e8:	425b      	neglt	r3, r3
 80021ea:	f042 0202 	orrlt.w	r2, r2, #2
 80021ee:	9307      	strge	r3, [sp, #28]
 80021f0:	9307      	strlt	r3, [sp, #28]
 80021f2:	bfb8      	it	lt
 80021f4:	9204      	strlt	r2, [sp, #16]
 80021f6:	7823      	ldrb	r3, [r4, #0]
 80021f8:	2b2e      	cmp	r3, #46	; 0x2e
 80021fa:	d10c      	bne.n	8002216 <_vfiprintf_r+0x15a>
 80021fc:	7863      	ldrb	r3, [r4, #1]
 80021fe:	2b2a      	cmp	r3, #42	; 0x2a
 8002200:	d134      	bne.n	800226c <_vfiprintf_r+0x1b0>
 8002202:	9b03      	ldr	r3, [sp, #12]
 8002204:	1d1a      	adds	r2, r3, #4
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	9203      	str	r2, [sp, #12]
 800220a:	2b00      	cmp	r3, #0
 800220c:	bfb8      	it	lt
 800220e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002212:	3402      	adds	r4, #2
 8002214:	9305      	str	r3, [sp, #20]
 8002216:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80022ec <_vfiprintf_r+0x230>
 800221a:	7821      	ldrb	r1, [r4, #0]
 800221c:	2203      	movs	r2, #3
 800221e:	4650      	mov	r0, sl
 8002220:	f7fd ffd6 	bl	80001d0 <memchr>
 8002224:	b138      	cbz	r0, 8002236 <_vfiprintf_r+0x17a>
 8002226:	9b04      	ldr	r3, [sp, #16]
 8002228:	eba0 000a 	sub.w	r0, r0, sl
 800222c:	2240      	movs	r2, #64	; 0x40
 800222e:	4082      	lsls	r2, r0
 8002230:	4313      	orrs	r3, r2
 8002232:	3401      	adds	r4, #1
 8002234:	9304      	str	r3, [sp, #16]
 8002236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800223a:	4829      	ldr	r0, [pc, #164]	; (80022e0 <_vfiprintf_r+0x224>)
 800223c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002240:	2206      	movs	r2, #6
 8002242:	f7fd ffc5 	bl	80001d0 <memchr>
 8002246:	2800      	cmp	r0, #0
 8002248:	d03f      	beq.n	80022ca <_vfiprintf_r+0x20e>
 800224a:	4b26      	ldr	r3, [pc, #152]	; (80022e4 <_vfiprintf_r+0x228>)
 800224c:	bb1b      	cbnz	r3, 8002296 <_vfiprintf_r+0x1da>
 800224e:	9b03      	ldr	r3, [sp, #12]
 8002250:	3307      	adds	r3, #7
 8002252:	f023 0307 	bic.w	r3, r3, #7
 8002256:	3308      	adds	r3, #8
 8002258:	9303      	str	r3, [sp, #12]
 800225a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800225c:	443b      	add	r3, r7
 800225e:	9309      	str	r3, [sp, #36]	; 0x24
 8002260:	e768      	b.n	8002134 <_vfiprintf_r+0x78>
 8002262:	fb0c 3202 	mla	r2, ip, r2, r3
 8002266:	460c      	mov	r4, r1
 8002268:	2001      	movs	r0, #1
 800226a:	e7a6      	b.n	80021ba <_vfiprintf_r+0xfe>
 800226c:	2300      	movs	r3, #0
 800226e:	3401      	adds	r4, #1
 8002270:	9305      	str	r3, [sp, #20]
 8002272:	4619      	mov	r1, r3
 8002274:	f04f 0c0a 	mov.w	ip, #10
 8002278:	4620      	mov	r0, r4
 800227a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800227e:	3a30      	subs	r2, #48	; 0x30
 8002280:	2a09      	cmp	r2, #9
 8002282:	d903      	bls.n	800228c <_vfiprintf_r+0x1d0>
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0c6      	beq.n	8002216 <_vfiprintf_r+0x15a>
 8002288:	9105      	str	r1, [sp, #20]
 800228a:	e7c4      	b.n	8002216 <_vfiprintf_r+0x15a>
 800228c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002290:	4604      	mov	r4, r0
 8002292:	2301      	movs	r3, #1
 8002294:	e7f0      	b.n	8002278 <_vfiprintf_r+0x1bc>
 8002296:	ab03      	add	r3, sp, #12
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	462a      	mov	r2, r5
 800229c:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <_vfiprintf_r+0x22c>)
 800229e:	a904      	add	r1, sp, #16
 80022a0:	4630      	mov	r0, r6
 80022a2:	f3af 8000 	nop.w
 80022a6:	4607      	mov	r7, r0
 80022a8:	1c78      	adds	r0, r7, #1
 80022aa:	d1d6      	bne.n	800225a <_vfiprintf_r+0x19e>
 80022ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80022ae:	07d9      	lsls	r1, r3, #31
 80022b0:	d405      	bmi.n	80022be <_vfiprintf_r+0x202>
 80022b2:	89ab      	ldrh	r3, [r5, #12]
 80022b4:	059a      	lsls	r2, r3, #22
 80022b6:	d402      	bmi.n	80022be <_vfiprintf_r+0x202>
 80022b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80022ba:	f7ff fddb 	bl	8001e74 <__retarget_lock_release_recursive>
 80022be:	89ab      	ldrh	r3, [r5, #12]
 80022c0:	065b      	lsls	r3, r3, #25
 80022c2:	f53f af1d 	bmi.w	8002100 <_vfiprintf_r+0x44>
 80022c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80022c8:	e71c      	b.n	8002104 <_vfiprintf_r+0x48>
 80022ca:	ab03      	add	r3, sp, #12
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	462a      	mov	r2, r5
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <_vfiprintf_r+0x22c>)
 80022d2:	a904      	add	r1, sp, #16
 80022d4:	4630      	mov	r0, r6
 80022d6:	f000 f879 	bl	80023cc <_printf_i>
 80022da:	e7e4      	b.n	80022a6 <_vfiprintf_r+0x1ea>
 80022dc:	080028f8 	.word	0x080028f8
 80022e0:	08002902 	.word	0x08002902
 80022e4:	00000000 	.word	0x00000000
 80022e8:	08002097 	.word	0x08002097
 80022ec:	080028fe 	.word	0x080028fe

080022f0 <_printf_common>:
 80022f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022f4:	4616      	mov	r6, r2
 80022f6:	4699      	mov	r9, r3
 80022f8:	688a      	ldr	r2, [r1, #8]
 80022fa:	690b      	ldr	r3, [r1, #16]
 80022fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002300:	4293      	cmp	r3, r2
 8002302:	bfb8      	it	lt
 8002304:	4613      	movlt	r3, r2
 8002306:	6033      	str	r3, [r6, #0]
 8002308:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800230c:	4607      	mov	r7, r0
 800230e:	460c      	mov	r4, r1
 8002310:	b10a      	cbz	r2, 8002316 <_printf_common+0x26>
 8002312:	3301      	adds	r3, #1
 8002314:	6033      	str	r3, [r6, #0]
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	0699      	lsls	r1, r3, #26
 800231a:	bf42      	ittt	mi
 800231c:	6833      	ldrmi	r3, [r6, #0]
 800231e:	3302      	addmi	r3, #2
 8002320:	6033      	strmi	r3, [r6, #0]
 8002322:	6825      	ldr	r5, [r4, #0]
 8002324:	f015 0506 	ands.w	r5, r5, #6
 8002328:	d106      	bne.n	8002338 <_printf_common+0x48>
 800232a:	f104 0a19 	add.w	sl, r4, #25
 800232e:	68e3      	ldr	r3, [r4, #12]
 8002330:	6832      	ldr	r2, [r6, #0]
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	42ab      	cmp	r3, r5
 8002336:	dc26      	bgt.n	8002386 <_printf_common+0x96>
 8002338:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800233c:	1e13      	subs	r3, r2, #0
 800233e:	6822      	ldr	r2, [r4, #0]
 8002340:	bf18      	it	ne
 8002342:	2301      	movne	r3, #1
 8002344:	0692      	lsls	r2, r2, #26
 8002346:	d42b      	bmi.n	80023a0 <_printf_common+0xb0>
 8002348:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800234c:	4649      	mov	r1, r9
 800234e:	4638      	mov	r0, r7
 8002350:	47c0      	blx	r8
 8002352:	3001      	adds	r0, #1
 8002354:	d01e      	beq.n	8002394 <_printf_common+0xa4>
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	6922      	ldr	r2, [r4, #16]
 800235a:	f003 0306 	and.w	r3, r3, #6
 800235e:	2b04      	cmp	r3, #4
 8002360:	bf02      	ittt	eq
 8002362:	68e5      	ldreq	r5, [r4, #12]
 8002364:	6833      	ldreq	r3, [r6, #0]
 8002366:	1aed      	subeq	r5, r5, r3
 8002368:	68a3      	ldr	r3, [r4, #8]
 800236a:	bf0c      	ite	eq
 800236c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002370:	2500      	movne	r5, #0
 8002372:	4293      	cmp	r3, r2
 8002374:	bfc4      	itt	gt
 8002376:	1a9b      	subgt	r3, r3, r2
 8002378:	18ed      	addgt	r5, r5, r3
 800237a:	2600      	movs	r6, #0
 800237c:	341a      	adds	r4, #26
 800237e:	42b5      	cmp	r5, r6
 8002380:	d11a      	bne.n	80023b8 <_printf_common+0xc8>
 8002382:	2000      	movs	r0, #0
 8002384:	e008      	b.n	8002398 <_printf_common+0xa8>
 8002386:	2301      	movs	r3, #1
 8002388:	4652      	mov	r2, sl
 800238a:	4649      	mov	r1, r9
 800238c:	4638      	mov	r0, r7
 800238e:	47c0      	blx	r8
 8002390:	3001      	adds	r0, #1
 8002392:	d103      	bne.n	800239c <_printf_common+0xac>
 8002394:	f04f 30ff 	mov.w	r0, #4294967295
 8002398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800239c:	3501      	adds	r5, #1
 800239e:	e7c6      	b.n	800232e <_printf_common+0x3e>
 80023a0:	18e1      	adds	r1, r4, r3
 80023a2:	1c5a      	adds	r2, r3, #1
 80023a4:	2030      	movs	r0, #48	; 0x30
 80023a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80023aa:	4422      	add	r2, r4
 80023ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80023b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80023b4:	3302      	adds	r3, #2
 80023b6:	e7c7      	b.n	8002348 <_printf_common+0x58>
 80023b8:	2301      	movs	r3, #1
 80023ba:	4622      	mov	r2, r4
 80023bc:	4649      	mov	r1, r9
 80023be:	4638      	mov	r0, r7
 80023c0:	47c0      	blx	r8
 80023c2:	3001      	adds	r0, #1
 80023c4:	d0e6      	beq.n	8002394 <_printf_common+0xa4>
 80023c6:	3601      	adds	r6, #1
 80023c8:	e7d9      	b.n	800237e <_printf_common+0x8e>
	...

080023cc <_printf_i>:
 80023cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80023d0:	7e0f      	ldrb	r7, [r1, #24]
 80023d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80023d4:	2f78      	cmp	r7, #120	; 0x78
 80023d6:	4691      	mov	r9, r2
 80023d8:	4680      	mov	r8, r0
 80023da:	460c      	mov	r4, r1
 80023dc:	469a      	mov	sl, r3
 80023de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80023e2:	d807      	bhi.n	80023f4 <_printf_i+0x28>
 80023e4:	2f62      	cmp	r7, #98	; 0x62
 80023e6:	d80a      	bhi.n	80023fe <_printf_i+0x32>
 80023e8:	2f00      	cmp	r7, #0
 80023ea:	f000 80d4 	beq.w	8002596 <_printf_i+0x1ca>
 80023ee:	2f58      	cmp	r7, #88	; 0x58
 80023f0:	f000 80c0 	beq.w	8002574 <_printf_i+0x1a8>
 80023f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80023fc:	e03a      	b.n	8002474 <_printf_i+0xa8>
 80023fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002402:	2b15      	cmp	r3, #21
 8002404:	d8f6      	bhi.n	80023f4 <_printf_i+0x28>
 8002406:	a101      	add	r1, pc, #4	; (adr r1, 800240c <_printf_i+0x40>)
 8002408:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800240c:	08002465 	.word	0x08002465
 8002410:	08002479 	.word	0x08002479
 8002414:	080023f5 	.word	0x080023f5
 8002418:	080023f5 	.word	0x080023f5
 800241c:	080023f5 	.word	0x080023f5
 8002420:	080023f5 	.word	0x080023f5
 8002424:	08002479 	.word	0x08002479
 8002428:	080023f5 	.word	0x080023f5
 800242c:	080023f5 	.word	0x080023f5
 8002430:	080023f5 	.word	0x080023f5
 8002434:	080023f5 	.word	0x080023f5
 8002438:	0800257d 	.word	0x0800257d
 800243c:	080024a5 	.word	0x080024a5
 8002440:	08002537 	.word	0x08002537
 8002444:	080023f5 	.word	0x080023f5
 8002448:	080023f5 	.word	0x080023f5
 800244c:	0800259f 	.word	0x0800259f
 8002450:	080023f5 	.word	0x080023f5
 8002454:	080024a5 	.word	0x080024a5
 8002458:	080023f5 	.word	0x080023f5
 800245c:	080023f5 	.word	0x080023f5
 8002460:	0800253f 	.word	0x0800253f
 8002464:	682b      	ldr	r3, [r5, #0]
 8002466:	1d1a      	adds	r2, r3, #4
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	602a      	str	r2, [r5, #0]
 800246c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002470:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002474:	2301      	movs	r3, #1
 8002476:	e09f      	b.n	80025b8 <_printf_i+0x1ec>
 8002478:	6820      	ldr	r0, [r4, #0]
 800247a:	682b      	ldr	r3, [r5, #0]
 800247c:	0607      	lsls	r7, r0, #24
 800247e:	f103 0104 	add.w	r1, r3, #4
 8002482:	6029      	str	r1, [r5, #0]
 8002484:	d501      	bpl.n	800248a <_printf_i+0xbe>
 8002486:	681e      	ldr	r6, [r3, #0]
 8002488:	e003      	b.n	8002492 <_printf_i+0xc6>
 800248a:	0646      	lsls	r6, r0, #25
 800248c:	d5fb      	bpl.n	8002486 <_printf_i+0xba>
 800248e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002492:	2e00      	cmp	r6, #0
 8002494:	da03      	bge.n	800249e <_printf_i+0xd2>
 8002496:	232d      	movs	r3, #45	; 0x2d
 8002498:	4276      	negs	r6, r6
 800249a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800249e:	485a      	ldr	r0, [pc, #360]	; (8002608 <_printf_i+0x23c>)
 80024a0:	230a      	movs	r3, #10
 80024a2:	e012      	b.n	80024ca <_printf_i+0xfe>
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	6820      	ldr	r0, [r4, #0]
 80024a8:	1d19      	adds	r1, r3, #4
 80024aa:	6029      	str	r1, [r5, #0]
 80024ac:	0605      	lsls	r5, r0, #24
 80024ae:	d501      	bpl.n	80024b4 <_printf_i+0xe8>
 80024b0:	681e      	ldr	r6, [r3, #0]
 80024b2:	e002      	b.n	80024ba <_printf_i+0xee>
 80024b4:	0641      	lsls	r1, r0, #25
 80024b6:	d5fb      	bpl.n	80024b0 <_printf_i+0xe4>
 80024b8:	881e      	ldrh	r6, [r3, #0]
 80024ba:	4853      	ldr	r0, [pc, #332]	; (8002608 <_printf_i+0x23c>)
 80024bc:	2f6f      	cmp	r7, #111	; 0x6f
 80024be:	bf0c      	ite	eq
 80024c0:	2308      	moveq	r3, #8
 80024c2:	230a      	movne	r3, #10
 80024c4:	2100      	movs	r1, #0
 80024c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80024ca:	6865      	ldr	r5, [r4, #4]
 80024cc:	60a5      	str	r5, [r4, #8]
 80024ce:	2d00      	cmp	r5, #0
 80024d0:	bfa2      	ittt	ge
 80024d2:	6821      	ldrge	r1, [r4, #0]
 80024d4:	f021 0104 	bicge.w	r1, r1, #4
 80024d8:	6021      	strge	r1, [r4, #0]
 80024da:	b90e      	cbnz	r6, 80024e0 <_printf_i+0x114>
 80024dc:	2d00      	cmp	r5, #0
 80024de:	d04b      	beq.n	8002578 <_printf_i+0x1ac>
 80024e0:	4615      	mov	r5, r2
 80024e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80024e6:	fb03 6711 	mls	r7, r3, r1, r6
 80024ea:	5dc7      	ldrb	r7, [r0, r7]
 80024ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80024f0:	4637      	mov	r7, r6
 80024f2:	42bb      	cmp	r3, r7
 80024f4:	460e      	mov	r6, r1
 80024f6:	d9f4      	bls.n	80024e2 <_printf_i+0x116>
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d10b      	bne.n	8002514 <_printf_i+0x148>
 80024fc:	6823      	ldr	r3, [r4, #0]
 80024fe:	07de      	lsls	r6, r3, #31
 8002500:	d508      	bpl.n	8002514 <_printf_i+0x148>
 8002502:	6923      	ldr	r3, [r4, #16]
 8002504:	6861      	ldr	r1, [r4, #4]
 8002506:	4299      	cmp	r1, r3
 8002508:	bfde      	ittt	le
 800250a:	2330      	movle	r3, #48	; 0x30
 800250c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002510:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002514:	1b52      	subs	r2, r2, r5
 8002516:	6122      	str	r2, [r4, #16]
 8002518:	f8cd a000 	str.w	sl, [sp]
 800251c:	464b      	mov	r3, r9
 800251e:	aa03      	add	r2, sp, #12
 8002520:	4621      	mov	r1, r4
 8002522:	4640      	mov	r0, r8
 8002524:	f7ff fee4 	bl	80022f0 <_printf_common>
 8002528:	3001      	adds	r0, #1
 800252a:	d14a      	bne.n	80025c2 <_printf_i+0x1f6>
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	b004      	add	sp, #16
 8002532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002536:	6823      	ldr	r3, [r4, #0]
 8002538:	f043 0320 	orr.w	r3, r3, #32
 800253c:	6023      	str	r3, [r4, #0]
 800253e:	4833      	ldr	r0, [pc, #204]	; (800260c <_printf_i+0x240>)
 8002540:	2778      	movs	r7, #120	; 0x78
 8002542:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	6829      	ldr	r1, [r5, #0]
 800254a:	061f      	lsls	r7, r3, #24
 800254c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002550:	d402      	bmi.n	8002558 <_printf_i+0x18c>
 8002552:	065f      	lsls	r7, r3, #25
 8002554:	bf48      	it	mi
 8002556:	b2b6      	uxthmi	r6, r6
 8002558:	07df      	lsls	r7, r3, #31
 800255a:	bf48      	it	mi
 800255c:	f043 0320 	orrmi.w	r3, r3, #32
 8002560:	6029      	str	r1, [r5, #0]
 8002562:	bf48      	it	mi
 8002564:	6023      	strmi	r3, [r4, #0]
 8002566:	b91e      	cbnz	r6, 8002570 <_printf_i+0x1a4>
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	f023 0320 	bic.w	r3, r3, #32
 800256e:	6023      	str	r3, [r4, #0]
 8002570:	2310      	movs	r3, #16
 8002572:	e7a7      	b.n	80024c4 <_printf_i+0xf8>
 8002574:	4824      	ldr	r0, [pc, #144]	; (8002608 <_printf_i+0x23c>)
 8002576:	e7e4      	b.n	8002542 <_printf_i+0x176>
 8002578:	4615      	mov	r5, r2
 800257a:	e7bd      	b.n	80024f8 <_printf_i+0x12c>
 800257c:	682b      	ldr	r3, [r5, #0]
 800257e:	6826      	ldr	r6, [r4, #0]
 8002580:	6961      	ldr	r1, [r4, #20]
 8002582:	1d18      	adds	r0, r3, #4
 8002584:	6028      	str	r0, [r5, #0]
 8002586:	0635      	lsls	r5, r6, #24
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	d501      	bpl.n	8002590 <_printf_i+0x1c4>
 800258c:	6019      	str	r1, [r3, #0]
 800258e:	e002      	b.n	8002596 <_printf_i+0x1ca>
 8002590:	0670      	lsls	r0, r6, #25
 8002592:	d5fb      	bpl.n	800258c <_printf_i+0x1c0>
 8002594:	8019      	strh	r1, [r3, #0]
 8002596:	2300      	movs	r3, #0
 8002598:	6123      	str	r3, [r4, #16]
 800259a:	4615      	mov	r5, r2
 800259c:	e7bc      	b.n	8002518 <_printf_i+0x14c>
 800259e:	682b      	ldr	r3, [r5, #0]
 80025a0:	1d1a      	adds	r2, r3, #4
 80025a2:	602a      	str	r2, [r5, #0]
 80025a4:	681d      	ldr	r5, [r3, #0]
 80025a6:	6862      	ldr	r2, [r4, #4]
 80025a8:	2100      	movs	r1, #0
 80025aa:	4628      	mov	r0, r5
 80025ac:	f7fd fe10 	bl	80001d0 <memchr>
 80025b0:	b108      	cbz	r0, 80025b6 <_printf_i+0x1ea>
 80025b2:	1b40      	subs	r0, r0, r5
 80025b4:	6060      	str	r0, [r4, #4]
 80025b6:	6863      	ldr	r3, [r4, #4]
 80025b8:	6123      	str	r3, [r4, #16]
 80025ba:	2300      	movs	r3, #0
 80025bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025c0:	e7aa      	b.n	8002518 <_printf_i+0x14c>
 80025c2:	6923      	ldr	r3, [r4, #16]
 80025c4:	462a      	mov	r2, r5
 80025c6:	4649      	mov	r1, r9
 80025c8:	4640      	mov	r0, r8
 80025ca:	47d0      	blx	sl
 80025cc:	3001      	adds	r0, #1
 80025ce:	d0ad      	beq.n	800252c <_printf_i+0x160>
 80025d0:	6823      	ldr	r3, [r4, #0]
 80025d2:	079b      	lsls	r3, r3, #30
 80025d4:	d413      	bmi.n	80025fe <_printf_i+0x232>
 80025d6:	68e0      	ldr	r0, [r4, #12]
 80025d8:	9b03      	ldr	r3, [sp, #12]
 80025da:	4298      	cmp	r0, r3
 80025dc:	bfb8      	it	lt
 80025de:	4618      	movlt	r0, r3
 80025e0:	e7a6      	b.n	8002530 <_printf_i+0x164>
 80025e2:	2301      	movs	r3, #1
 80025e4:	4632      	mov	r2, r6
 80025e6:	4649      	mov	r1, r9
 80025e8:	4640      	mov	r0, r8
 80025ea:	47d0      	blx	sl
 80025ec:	3001      	adds	r0, #1
 80025ee:	d09d      	beq.n	800252c <_printf_i+0x160>
 80025f0:	3501      	adds	r5, #1
 80025f2:	68e3      	ldr	r3, [r4, #12]
 80025f4:	9903      	ldr	r1, [sp, #12]
 80025f6:	1a5b      	subs	r3, r3, r1
 80025f8:	42ab      	cmp	r3, r5
 80025fa:	dcf2      	bgt.n	80025e2 <_printf_i+0x216>
 80025fc:	e7eb      	b.n	80025d6 <_printf_i+0x20a>
 80025fe:	2500      	movs	r5, #0
 8002600:	f104 0619 	add.w	r6, r4, #25
 8002604:	e7f5      	b.n	80025f2 <_printf_i+0x226>
 8002606:	bf00      	nop
 8002608:	08002909 	.word	0x08002909
 800260c:	0800291a 	.word	0x0800291a

08002610 <__sflush_r>:
 8002610:	898a      	ldrh	r2, [r1, #12]
 8002612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002616:	4605      	mov	r5, r0
 8002618:	0710      	lsls	r0, r2, #28
 800261a:	460c      	mov	r4, r1
 800261c:	d458      	bmi.n	80026d0 <__sflush_r+0xc0>
 800261e:	684b      	ldr	r3, [r1, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	dc05      	bgt.n	8002630 <__sflush_r+0x20>
 8002624:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002626:	2b00      	cmp	r3, #0
 8002628:	dc02      	bgt.n	8002630 <__sflush_r+0x20>
 800262a:	2000      	movs	r0, #0
 800262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002630:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002632:	2e00      	cmp	r6, #0
 8002634:	d0f9      	beq.n	800262a <__sflush_r+0x1a>
 8002636:	2300      	movs	r3, #0
 8002638:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800263c:	682f      	ldr	r7, [r5, #0]
 800263e:	6a21      	ldr	r1, [r4, #32]
 8002640:	602b      	str	r3, [r5, #0]
 8002642:	d032      	beq.n	80026aa <__sflush_r+0x9a>
 8002644:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002646:	89a3      	ldrh	r3, [r4, #12]
 8002648:	075a      	lsls	r2, r3, #29
 800264a:	d505      	bpl.n	8002658 <__sflush_r+0x48>
 800264c:	6863      	ldr	r3, [r4, #4]
 800264e:	1ac0      	subs	r0, r0, r3
 8002650:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002652:	b10b      	cbz	r3, 8002658 <__sflush_r+0x48>
 8002654:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002656:	1ac0      	subs	r0, r0, r3
 8002658:	2300      	movs	r3, #0
 800265a:	4602      	mov	r2, r0
 800265c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800265e:	6a21      	ldr	r1, [r4, #32]
 8002660:	4628      	mov	r0, r5
 8002662:	47b0      	blx	r6
 8002664:	1c43      	adds	r3, r0, #1
 8002666:	89a3      	ldrh	r3, [r4, #12]
 8002668:	d106      	bne.n	8002678 <__sflush_r+0x68>
 800266a:	6829      	ldr	r1, [r5, #0]
 800266c:	291d      	cmp	r1, #29
 800266e:	d82b      	bhi.n	80026c8 <__sflush_r+0xb8>
 8002670:	4a29      	ldr	r2, [pc, #164]	; (8002718 <__sflush_r+0x108>)
 8002672:	410a      	asrs	r2, r1
 8002674:	07d6      	lsls	r6, r2, #31
 8002676:	d427      	bmi.n	80026c8 <__sflush_r+0xb8>
 8002678:	2200      	movs	r2, #0
 800267a:	6062      	str	r2, [r4, #4]
 800267c:	04d9      	lsls	r1, r3, #19
 800267e:	6922      	ldr	r2, [r4, #16]
 8002680:	6022      	str	r2, [r4, #0]
 8002682:	d504      	bpl.n	800268e <__sflush_r+0x7e>
 8002684:	1c42      	adds	r2, r0, #1
 8002686:	d101      	bne.n	800268c <__sflush_r+0x7c>
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	b903      	cbnz	r3, 800268e <__sflush_r+0x7e>
 800268c:	6560      	str	r0, [r4, #84]	; 0x54
 800268e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002690:	602f      	str	r7, [r5, #0]
 8002692:	2900      	cmp	r1, #0
 8002694:	d0c9      	beq.n	800262a <__sflush_r+0x1a>
 8002696:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800269a:	4299      	cmp	r1, r3
 800269c:	d002      	beq.n	80026a4 <__sflush_r+0x94>
 800269e:	4628      	mov	r0, r5
 80026a0:	f7ff fbea 	bl	8001e78 <_free_r>
 80026a4:	2000      	movs	r0, #0
 80026a6:	6360      	str	r0, [r4, #52]	; 0x34
 80026a8:	e7c0      	b.n	800262c <__sflush_r+0x1c>
 80026aa:	2301      	movs	r3, #1
 80026ac:	4628      	mov	r0, r5
 80026ae:	47b0      	blx	r6
 80026b0:	1c41      	adds	r1, r0, #1
 80026b2:	d1c8      	bne.n	8002646 <__sflush_r+0x36>
 80026b4:	682b      	ldr	r3, [r5, #0]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0c5      	beq.n	8002646 <__sflush_r+0x36>
 80026ba:	2b1d      	cmp	r3, #29
 80026bc:	d001      	beq.n	80026c2 <__sflush_r+0xb2>
 80026be:	2b16      	cmp	r3, #22
 80026c0:	d101      	bne.n	80026c6 <__sflush_r+0xb6>
 80026c2:	602f      	str	r7, [r5, #0]
 80026c4:	e7b1      	b.n	800262a <__sflush_r+0x1a>
 80026c6:	89a3      	ldrh	r3, [r4, #12]
 80026c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026cc:	81a3      	strh	r3, [r4, #12]
 80026ce:	e7ad      	b.n	800262c <__sflush_r+0x1c>
 80026d0:	690f      	ldr	r7, [r1, #16]
 80026d2:	2f00      	cmp	r7, #0
 80026d4:	d0a9      	beq.n	800262a <__sflush_r+0x1a>
 80026d6:	0793      	lsls	r3, r2, #30
 80026d8:	680e      	ldr	r6, [r1, #0]
 80026da:	bf08      	it	eq
 80026dc:	694b      	ldreq	r3, [r1, #20]
 80026de:	600f      	str	r7, [r1, #0]
 80026e0:	bf18      	it	ne
 80026e2:	2300      	movne	r3, #0
 80026e4:	eba6 0807 	sub.w	r8, r6, r7
 80026e8:	608b      	str	r3, [r1, #8]
 80026ea:	f1b8 0f00 	cmp.w	r8, #0
 80026ee:	dd9c      	ble.n	800262a <__sflush_r+0x1a>
 80026f0:	6a21      	ldr	r1, [r4, #32]
 80026f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80026f4:	4643      	mov	r3, r8
 80026f6:	463a      	mov	r2, r7
 80026f8:	4628      	mov	r0, r5
 80026fa:	47b0      	blx	r6
 80026fc:	2800      	cmp	r0, #0
 80026fe:	dc06      	bgt.n	800270e <__sflush_r+0xfe>
 8002700:	89a3      	ldrh	r3, [r4, #12]
 8002702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002706:	81a3      	strh	r3, [r4, #12]
 8002708:	f04f 30ff 	mov.w	r0, #4294967295
 800270c:	e78e      	b.n	800262c <__sflush_r+0x1c>
 800270e:	4407      	add	r7, r0
 8002710:	eba8 0800 	sub.w	r8, r8, r0
 8002714:	e7e9      	b.n	80026ea <__sflush_r+0xda>
 8002716:	bf00      	nop
 8002718:	dfbffffe 	.word	0xdfbffffe

0800271c <_fflush_r>:
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	690b      	ldr	r3, [r1, #16]
 8002720:	4605      	mov	r5, r0
 8002722:	460c      	mov	r4, r1
 8002724:	b913      	cbnz	r3, 800272c <_fflush_r+0x10>
 8002726:	2500      	movs	r5, #0
 8002728:	4628      	mov	r0, r5
 800272a:	bd38      	pop	{r3, r4, r5, pc}
 800272c:	b118      	cbz	r0, 8002736 <_fflush_r+0x1a>
 800272e:	6a03      	ldr	r3, [r0, #32]
 8002730:	b90b      	cbnz	r3, 8002736 <_fflush_r+0x1a>
 8002732:	f7ff f9a9 	bl	8001a88 <__sinit>
 8002736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f3      	beq.n	8002726 <_fflush_r+0xa>
 800273e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002740:	07d0      	lsls	r0, r2, #31
 8002742:	d404      	bmi.n	800274e <_fflush_r+0x32>
 8002744:	0599      	lsls	r1, r3, #22
 8002746:	d402      	bmi.n	800274e <_fflush_r+0x32>
 8002748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800274a:	f7ff fb92 	bl	8001e72 <__retarget_lock_acquire_recursive>
 800274e:	4628      	mov	r0, r5
 8002750:	4621      	mov	r1, r4
 8002752:	f7ff ff5d 	bl	8002610 <__sflush_r>
 8002756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002758:	07da      	lsls	r2, r3, #31
 800275a:	4605      	mov	r5, r0
 800275c:	d4e4      	bmi.n	8002728 <_fflush_r+0xc>
 800275e:	89a3      	ldrh	r3, [r4, #12]
 8002760:	059b      	lsls	r3, r3, #22
 8002762:	d4e1      	bmi.n	8002728 <_fflush_r+0xc>
 8002764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002766:	f7ff fb85 	bl	8001e74 <__retarget_lock_release_recursive>
 800276a:	e7dd      	b.n	8002728 <_fflush_r+0xc>

0800276c <__swhatbuf_r>:
 800276c:	b570      	push	{r4, r5, r6, lr}
 800276e:	460c      	mov	r4, r1
 8002770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002774:	2900      	cmp	r1, #0
 8002776:	b096      	sub	sp, #88	; 0x58
 8002778:	4615      	mov	r5, r2
 800277a:	461e      	mov	r6, r3
 800277c:	da0d      	bge.n	800279a <__swhatbuf_r+0x2e>
 800277e:	89a3      	ldrh	r3, [r4, #12]
 8002780:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002784:	f04f 0100 	mov.w	r1, #0
 8002788:	bf0c      	ite	eq
 800278a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800278e:	2340      	movne	r3, #64	; 0x40
 8002790:	2000      	movs	r0, #0
 8002792:	6031      	str	r1, [r6, #0]
 8002794:	602b      	str	r3, [r5, #0]
 8002796:	b016      	add	sp, #88	; 0x58
 8002798:	bd70      	pop	{r4, r5, r6, pc}
 800279a:	466a      	mov	r2, sp
 800279c:	f000 f848 	bl	8002830 <_fstat_r>
 80027a0:	2800      	cmp	r0, #0
 80027a2:	dbec      	blt.n	800277e <__swhatbuf_r+0x12>
 80027a4:	9901      	ldr	r1, [sp, #4]
 80027a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80027aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80027ae:	4259      	negs	r1, r3
 80027b0:	4159      	adcs	r1, r3
 80027b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b6:	e7eb      	b.n	8002790 <__swhatbuf_r+0x24>

080027b8 <__smakebuf_r>:
 80027b8:	898b      	ldrh	r3, [r1, #12]
 80027ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80027bc:	079d      	lsls	r5, r3, #30
 80027be:	4606      	mov	r6, r0
 80027c0:	460c      	mov	r4, r1
 80027c2:	d507      	bpl.n	80027d4 <__smakebuf_r+0x1c>
 80027c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80027c8:	6023      	str	r3, [r4, #0]
 80027ca:	6123      	str	r3, [r4, #16]
 80027cc:	2301      	movs	r3, #1
 80027ce:	6163      	str	r3, [r4, #20]
 80027d0:	b002      	add	sp, #8
 80027d2:	bd70      	pop	{r4, r5, r6, pc}
 80027d4:	ab01      	add	r3, sp, #4
 80027d6:	466a      	mov	r2, sp
 80027d8:	f7ff ffc8 	bl	800276c <__swhatbuf_r>
 80027dc:	9900      	ldr	r1, [sp, #0]
 80027de:	4605      	mov	r5, r0
 80027e0:	4630      	mov	r0, r6
 80027e2:	f7ff fbb5 	bl	8001f50 <_malloc_r>
 80027e6:	b948      	cbnz	r0, 80027fc <__smakebuf_r+0x44>
 80027e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027ec:	059a      	lsls	r2, r3, #22
 80027ee:	d4ef      	bmi.n	80027d0 <__smakebuf_r+0x18>
 80027f0:	f023 0303 	bic.w	r3, r3, #3
 80027f4:	f043 0302 	orr.w	r3, r3, #2
 80027f8:	81a3      	strh	r3, [r4, #12]
 80027fa:	e7e3      	b.n	80027c4 <__smakebuf_r+0xc>
 80027fc:	89a3      	ldrh	r3, [r4, #12]
 80027fe:	6020      	str	r0, [r4, #0]
 8002800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002804:	81a3      	strh	r3, [r4, #12]
 8002806:	9b00      	ldr	r3, [sp, #0]
 8002808:	6163      	str	r3, [r4, #20]
 800280a:	9b01      	ldr	r3, [sp, #4]
 800280c:	6120      	str	r0, [r4, #16]
 800280e:	b15b      	cbz	r3, 8002828 <__smakebuf_r+0x70>
 8002810:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002814:	4630      	mov	r0, r6
 8002816:	f000 f81d 	bl	8002854 <_isatty_r>
 800281a:	b128      	cbz	r0, 8002828 <__smakebuf_r+0x70>
 800281c:	89a3      	ldrh	r3, [r4, #12]
 800281e:	f023 0303 	bic.w	r3, r3, #3
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	81a3      	strh	r3, [r4, #12]
 8002828:	89a3      	ldrh	r3, [r4, #12]
 800282a:	431d      	orrs	r5, r3
 800282c:	81a5      	strh	r5, [r4, #12]
 800282e:	e7cf      	b.n	80027d0 <__smakebuf_r+0x18>

08002830 <_fstat_r>:
 8002830:	b538      	push	{r3, r4, r5, lr}
 8002832:	4d07      	ldr	r5, [pc, #28]	; (8002850 <_fstat_r+0x20>)
 8002834:	2300      	movs	r3, #0
 8002836:	4604      	mov	r4, r0
 8002838:	4608      	mov	r0, r1
 800283a:	4611      	mov	r1, r2
 800283c:	602b      	str	r3, [r5, #0]
 800283e:	f7fe f85e 	bl	80008fe <_fstat>
 8002842:	1c43      	adds	r3, r0, #1
 8002844:	d102      	bne.n	800284c <_fstat_r+0x1c>
 8002846:	682b      	ldr	r3, [r5, #0]
 8002848:	b103      	cbz	r3, 800284c <_fstat_r+0x1c>
 800284a:	6023      	str	r3, [r4, #0]
 800284c:	bd38      	pop	{r3, r4, r5, pc}
 800284e:	bf00      	nop
 8002850:	20000218 	.word	0x20000218

08002854 <_isatty_r>:
 8002854:	b538      	push	{r3, r4, r5, lr}
 8002856:	4d06      	ldr	r5, [pc, #24]	; (8002870 <_isatty_r+0x1c>)
 8002858:	2300      	movs	r3, #0
 800285a:	4604      	mov	r4, r0
 800285c:	4608      	mov	r0, r1
 800285e:	602b      	str	r3, [r5, #0]
 8002860:	f7fe f85d 	bl	800091e <_isatty>
 8002864:	1c43      	adds	r3, r0, #1
 8002866:	d102      	bne.n	800286e <_isatty_r+0x1a>
 8002868:	682b      	ldr	r3, [r5, #0]
 800286a:	b103      	cbz	r3, 800286e <_isatty_r+0x1a>
 800286c:	6023      	str	r3, [r4, #0]
 800286e:	bd38      	pop	{r3, r4, r5, pc}
 8002870:	20000218 	.word	0x20000218

08002874 <_sbrk_r>:
 8002874:	b538      	push	{r3, r4, r5, lr}
 8002876:	4d06      	ldr	r5, [pc, #24]	; (8002890 <_sbrk_r+0x1c>)
 8002878:	2300      	movs	r3, #0
 800287a:	4604      	mov	r4, r0
 800287c:	4608      	mov	r0, r1
 800287e:	602b      	str	r3, [r5, #0]
 8002880:	f7fe f866 	bl	8000950 <_sbrk>
 8002884:	1c43      	adds	r3, r0, #1
 8002886:	d102      	bne.n	800288e <_sbrk_r+0x1a>
 8002888:	682b      	ldr	r3, [r5, #0]
 800288a:	b103      	cbz	r3, 800288e <_sbrk_r+0x1a>
 800288c:	6023      	str	r3, [r4, #0]
 800288e:	bd38      	pop	{r3, r4, r5, pc}
 8002890:	20000218 	.word	0x20000218

08002894 <_init>:
 8002894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002896:	bf00      	nop
 8002898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800289a:	bc08      	pop	{r3}
 800289c:	469e      	mov	lr, r3
 800289e:	4770      	bx	lr

080028a0 <_fini>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	bf00      	nop
 80028a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a6:	bc08      	pop	{r3}
 80028a8:	469e      	mov	lr, r3
 80028aa:	4770      	bx	lr
