$date
	Sun Oct 23 03:39:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#274613
b101 !
1"
#274614
b101 &
b101 %
1$
#274615
0"
#274618
b10000 &
b10000 %
#274622
b1000 &
b1000 %
#274626
b100 &
b100 %
#274630
b10 &
b10 %
#274634
b1 &
b1 %
1#
#274638
b0 &
0#
b0 %
0$
#1242876
b10010 !
1"
#1242878
b10010 &
b10010 %
1$
#1242879
0"
#1242882
b1001 &
b1001 %
#1242886
b11100 &
b11100 %
#1242890
b1110 &
b1110 %
#1242894
b111 &
b111 %
#1242898
b10110 &
b10110 %
#1242902
b1011 &
b1011 %
#1242906
b100010 &
b100010 %
#1242910
b10001 &
b10001 %
#1242914
b110100 &
b110100 %
#1242918
b11010 &
b11010 %
#1242922
b1101 &
b1101 %
#1242926
b101000 &
b101000 %
#1242930
b10100 &
b10100 %
#1242934
b1010 &
b1010 %
#1242938
b101 &
b101 %
#1242942
b10000 &
b10000 %
#1242946
b1000 &
b1000 %
#1242950
b100 &
b100 %
#1242954
b10 &
b10 %
#1242958
b1 &
1#
b1 %
#1242962
b0 &
b0 %
0#
0$
#2284203
b101 !
1"
#2284206
b101 &
b101 %
1$
#2284207
0"
#2284210
b10000 &
b10000 %
#2284214
b1000 &
b1000 %
#2284218
b100 &
b100 %
#2284222
b10 &
b10 %
#2284226
b1 &
b1 %
1#
#2284230
b0 &
0#
b0 %
0$
#4500012
