

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun May  5 21:31:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.237 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |grp_aveImpl_double_15_80_1_2_16_s_fu_197                   |aveImpl_double_15_80_1_2_16_s                   |     4794|     4794|  15.978 us|  15.978 us|   4794|   4794|        no|
        |grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207            |covCoreWrapper_double_15_80_1_2_16_s            |    40981|    40981|   0.137 ms|   0.137 ms|  40982|  40982|  dataflow|
        |grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216  |dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2  |        ?|        ?|          ?|          ?|      ?|      ?|        no|
        |grp_implement_fu_225                                       |implement                                       |        ?|        ?|          ?|          ?|      ?|      ?|        no|
        |grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236  |dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3  |        ?|        ?|          ?|          ?|      ?|      ?|        no|
        |grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253                   |dut_Pipeline_VITIS_LOOP_321_1                   |        ?|        ?|          ?|          ?|      ?|      ?|        no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       86|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|    106|    63974|    33968|     2|
|Memory               |        4|      -|      320|      325|     0|
|Multiplexer          |        -|      -|        -|      802|     -|
|Register             |        -|      -|      545|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|    106|    64839|    35181|     2|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      3|        7|        8|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|        1|        2|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-------+-------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-------+-------+-----+
    |grp_aveImpl_double_15_80_1_2_16_s_fu_197                   |aveImpl_double_15_80_1_2_16_s                   |        0|   6|   6390|   3792|    0|
    |grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207            |covCoreWrapper_double_15_80_1_2_16_s            |        0|  25|  11994|   6264|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U350                         |dmul_64ns_64ns_64_8_max_dsp_1                   |        0|   8|    388|    127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U351                         |dmul_64ns_64ns_64_8_max_dsp_1                   |        0|   8|    388|    127|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_0_U346                        |dsqrt_64ns_64ns_64_30_no_dsp_0                  |        0|   0|      0|      0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_0_U347                        |dsqrt_64ns_64ns_64_30_no_dsp_0                  |        0|   0|      0|      0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_0_U348                        |dsqrt_64ns_64ns_64_30_no_dsp_0                  |        0|   0|      0|      0|    0|
    |grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216  |dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2  |        0|   1|    168|    417|    0|
    |grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253                   |dut_Pipeline_VITIS_LOOP_321_1                   |        0|   8|    672|    371|    0|
    |grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236  |dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3  |        0|   0|   3103|   2309|    0|
    |grp_implement_fu_225                                       |implement                                       |        4|  42|  40533|  20459|    2|
    |mul_32ns_32ns_64_2_1_U349                                  |mul_32ns_32ns_64_2_1                            |        0|   4|    165|     49|    0|
    |mul_32ns_34ns_65_2_1_U352                                  |mul_32ns_34ns_65_2_1                            |        0|   4|    173|     53|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                      |                                                |        4| 106|  63974|  33968|    2|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pca_m_pcVals_0_U   |pca_m_pcVals_0_RAM_AUTO_1R1W   |        0|  64|  65|    0|     3|   64|     1|          192|
    |pca_m_pcVals_1_U   |pca_m_pcVals_0_RAM_AUTO_1R1W   |        0|  64|  65|    0|     3|   64|     1|          192|
    |pca_m_pcVecs_U     |pca_m_pcVecs_RAM_AUTO_1R1W     |        0|  64|  65|    0|    30|   64|     1|         1920|
    |pca_m_pcVecs_3_U   |pca_m_pcVecs_RAM_AUTO_1R1W     |        0|  64|  65|    0|    30|   64|     1|         1920|
    |pca_m_pcVecs_4_U   |pca_m_pcVecs_RAM_AUTO_1R1W     |        0|  64|  65|    0|    30|   64|     1|         1920|
    |standarisedData_U  |standarisedData_RAM_AUTO_1R1W  |        2|   0|   0|    0|   225|   64|     1|        14400|
    |covMatrix_U        |standarisedData_RAM_AUTO_1R1W  |        2|   0|   0|    0|   225|   64|     1|        14400|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                               |        4| 320| 325|    0|   546|  448|     7|        34944|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_ln350_fu_313_p2                                               |         -|   0|  0|  41|          34|          34|
    |ap_block_state44_on_subcall_done                                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln277_fu_298_p2                                              |      icmp|   0|  0|  39|          32|           1|
    |ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0|  86|          69|          38|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  205|         47|    1|         47|
    |covMatrix_address0        |   14|          3|    8|         24|
    |covMatrix_ce0             |   14|          3|    1|          3|
    |covMatrix_we0             |    9|          2|    1|          2|
    |grp_fu_439_ce             |   20|          4|    1|          4|
    |grp_fu_439_p0             |   20|          4|   64|        256|
    |grp_fu_439_p1             |   20|          4|   64|        256|
    |grp_fu_443_ce             |   14|          3|    1|          3|
    |grp_fu_443_p0             |   14|          3|   64|        192|
    |grp_fu_443_p1             |   14|          3|   64|        192|
    |grp_fu_447_ce             |   20|          4|    1|          4|
    |grp_fu_447_p0             |   20|          4|   32|        128|
    |grp_fu_447_p1             |   20|          4|   34|        136|
    |input_r_address0          |   14|          3|   11|         33|
    |input_r_address1          |   14|          3|   11|         33|
    |input_r_ce0               |   14|          3|    1|          3|
    |input_r_ce1               |   14|          3|    1|          3|
    |input_r_we0               |    9|          2|    1|          2|
    |input_r_we1               |    9|          2|    1|          2|
    |pca_m_pcVals_0_address0   |   20|          4|    2|          8|
    |pca_m_pcVals_0_ce0        |   14|          3|    1|          3|
    |pca_m_pcVals_0_we0        |    9|          2|    1|          2|
    |pca_m_pcVals_1_address0   |   20|          4|    2|          8|
    |pca_m_pcVals_1_ce0        |   14|          3|    1|          3|
    |pca_m_pcVals_1_we0        |    9|          2|    1|          2|
    |pca_m_pcVecs_3_address0   |   20|          4|    5|         20|
    |pca_m_pcVecs_3_ce0        |   20|          4|    1|          4|
    |pca_m_pcVecs_3_ce1        |    9|          2|    1|          2|
    |pca_m_pcVecs_3_we0        |    9|          2|    1|          2|
    |pca_m_pcVecs_3_we1        |    9|          2|    1|          2|
    |pca_m_pcVecs_4_address0   |   20|          4|    5|         20|
    |pca_m_pcVecs_4_ce0        |   20|          4|    1|          4|
    |pca_m_pcVecs_4_ce1        |    9|          2|    1|          2|
    |pca_m_pcVecs_4_we0        |    9|          2|    1|          2|
    |pca_m_pcVecs_4_we1        |    9|          2|    1|          2|
    |pca_m_pcVecs_address0     |   20|          4|    5|         20|
    |pca_m_pcVecs_ce0          |   20|          4|    1|          4|
    |pca_m_pcVecs_ce1          |    9|          2|    1|          2|
    |pca_m_pcVecs_we0          |    9|          2|    1|          2|
    |pca_m_pcVecs_we1          |    9|          2|    1|          2|
    |standarisedData_address0  |   14|          3|    8|         24|
    |standarisedData_ce0       |   14|          3|    1|          3|
    |standarisedData_we0       |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  802|        172|  407|       1468|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |  46|   0|   46|          0|
    |ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207_ap_ready    |   1|   0|    1|          0|
    |grp_aveImpl_double_15_80_1_2_16_s_fu_197_ap_start_reg                   |   1|   0|    1|          0|
    |grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207_ap_start_reg            |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253_ap_start_reg                   |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236_ap_start_reg  |   1|   0|    1|          0|
    |grp_implement_fu_225_ap_start_reg                                       |   1|   0|    1|          0|
    |icmp_ln277_reg_400                                                      |   1|   0|    1|          0|
    |mul_ln31_reg_365                                                        |  64|   0|   64|          0|
    |pca_m_pcVals_1_load_1_reg_390                                           |  64|   0|   64|          0|
    |pca_m_pcVals_1_load_2_reg_395                                           |  64|   0|   64|          0|
    |pca_m_pcVals_1_load_reg_375                                             |  64|   0|   64|          0|
    |sqrtVals_1_reg_409                                                      |  64|   0|   64|          0|
    |sqrtVals_2_reg_414                                                      |  64|   0|   64|          0|
    |sqrtVals_reg_404                                                        |  64|   0|   64|          0|
    |sub_ln350_reg_419                                                       |  34|   0|   34|          0|
    |trunc_ln31_reg_354                                                      |   8|   0|    8|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 545|   0|  545|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                        dut|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                        dut|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                        dut|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                        dut|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                        dut|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                        dut|  return value|
|rows                              |   in|   32|     ap_none|                       rows|        scalar|
|cols                              |   in|   32|     ap_none|                       cols|        scalar|
|input_r_address0                  |  out|   11|   ap_memory|                    input_r|         array|
|input_r_ce0                       |  out|    1|   ap_memory|                    input_r|         array|
|input_r_we0                       |  out|    1|   ap_memory|                    input_r|         array|
|input_r_d0                        |  out|   64|   ap_memory|                    input_r|         array|
|input_r_q0                        |   in|   64|   ap_memory|                    input_r|         array|
|input_r_address1                  |  out|   11|   ap_memory|                    input_r|         array|
|input_r_ce1                       |  out|    1|   ap_memory|                    input_r|         array|
|input_r_we1                       |  out|    1|   ap_memory|                    input_r|         array|
|input_r_d1                        |  out|   64|   ap_memory|                    input_r|         array|
|input_r_q1                        |   in|   64|   ap_memory|                    input_r|         array|
|outputComponents_0_address0       |  out|    4|   ap_memory|         outputComponents_0|         array|
|outputComponents_0_ce0            |  out|    1|   ap_memory|         outputComponents_0|         array|
|outputComponents_0_we0            |  out|    1|   ap_memory|         outputComponents_0|         array|
|outputComponents_0_d0             |  out|   64|   ap_memory|         outputComponents_0|         array|
|outputComponents_1_address0       |  out|    4|   ap_memory|         outputComponents_1|         array|
|outputComponents_1_ce0            |  out|    1|   ap_memory|         outputComponents_1|         array|
|outputComponents_1_we0            |  out|    1|   ap_memory|         outputComponents_1|         array|
|outputComponents_1_d0             |  out|   64|   ap_memory|         outputComponents_1|         array|
|outputComponents_2_address0       |  out|    4|   ap_memory|         outputComponents_2|         array|
|outputComponents_2_ce0            |  out|    1|   ap_memory|         outputComponents_2|         array|
|outputComponents_2_we0            |  out|    1|   ap_memory|         outputComponents_2|         array|
|outputComponents_2_d0             |  out|   64|   ap_memory|         outputComponents_2|         array|
|outputExplainedVariance_0         |  out|   64|      ap_vld|  outputExplainedVariance_0|       pointer|
|outputExplainedVariance_0_ap_vld  |  out|    1|      ap_vld|  outputExplainedVariance_0|       pointer|
|outputExplainedVariance_1         |  out|   64|      ap_vld|  outputExplainedVariance_1|       pointer|
|outputExplainedVariance_1_ap_vld  |  out|    1|      ap_vld|  outputExplainedVariance_1|       pointer|
|outputExplainedVariance_2         |  out|   64|      ap_vld|  outputExplainedVariance_2|       pointer|
|outputExplainedVariance_2_ap_vld  |  out|    1|      ap_vld|  outputExplainedVariance_2|       pointer|
|outputLoadings_0_address0         |  out|    4|   ap_memory|           outputLoadings_0|         array|
|outputLoadings_0_ce0              |  out|    1|   ap_memory|           outputLoadings_0|         array|
|outputLoadings_0_we0              |  out|    1|   ap_memory|           outputLoadings_0|         array|
|outputLoadings_0_d0               |  out|   64|   ap_memory|           outputLoadings_0|         array|
|outputLoadings_1_address0         |  out|    4|   ap_memory|           outputLoadings_1|         array|
|outputLoadings_1_ce0              |  out|    1|   ap_memory|           outputLoadings_1|         array|
|outputLoadings_1_we0              |  out|    1|   ap_memory|           outputLoadings_1|         array|
|outputLoadings_1_d0               |  out|   64|   ap_memory|           outputLoadings_1|         array|
|outputLoadings_2_address0         |  out|    4|   ap_memory|           outputLoadings_2|         array|
|outputLoadings_2_ce0              |  out|    1|   ap_memory|           outputLoadings_2|         array|
|outputLoadings_2_we0              |  out|    1|   ap_memory|           outputLoadings_2|         array|
|outputLoadings_2_d0               |  out|   64|   ap_memory|           outputLoadings_2|         array|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 44 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [dut.cpp:31]   --->   Operation 47 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [dut.cpp:31]   --->   Operation 48 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %rows_read" [dut.cpp:31]   --->   Operation 49 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.20ns)   --->   "%standarisedData = alloca i64 1" [./pca.hpp:268->dut.cpp:40]   --->   Operation 50 'alloca' 'standarisedData' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%covMatrix = alloca i64 1" [./pca.hpp:273->dut.cpp:40]   --->   Operation 51 'alloca' 'covMatrix' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 52 [1/1] (0.71ns)   --->   "%pca_m_pcVals_0 = alloca i64 1" [dut.cpp:40]   --->   Operation 52 'alloca' 'pca_m_pcVals_0' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 53 [1/1] (0.71ns)   --->   "%pca_m_pcVals_1 = alloca i64 1" [dut.cpp:40]   --->   Operation 53 'alloca' 'pca_m_pcVals_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 54 [1/1] (0.71ns)   --->   "%pca_m_pcVecs = alloca i64 1" [dut.cpp:40]   --->   Operation 54 'alloca' 'pca_m_pcVecs' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 55 [1/1] (0.71ns)   --->   "%pca_m_pcVecs_3 = alloca i64 1" [dut.cpp:40]   --->   Operation 55 'alloca' 'pca_m_pcVecs_3' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 56 [1/1] (0.71ns)   --->   "%pca_m_pcVecs_4 = alloca i64 1" [dut.cpp:40]   --->   Operation 56 'alloca' 'pca_m_pcVecs_4' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 57 [2/2] (2.21ns)   --->   "%call_ln363 = call void @aveImpl<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:363->./pca.hpp:276->dut.cpp:40]   --->   Operation 57 'call' 'call_ln363' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln363 = call void @aveImpl<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:363->./pca.hpp:276->dut.cpp:40]   --->   Operation 58 'call' 'call_ln363' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 59 [2/2] (1.21ns)   --->   "%call_ln364 = call void @covCoreWrapper<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %covMatrix" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:364->./pca.hpp:276->dut.cpp:40]   --->   Operation 59 'call' 'call_ln364' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %rows_read" [dut.cpp:31]   --->   Operation 60 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.29ns)   --->   "%mul_ln31 = mul i64 %zext_ln31, i64 %zext_ln31" [dut.cpp:31]   --->   Operation 61 'mul' 'mul_ln31' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln364 = call void @covCoreWrapper<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %covMatrix" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:364->./pca.hpp:276->dut.cpp:40]   --->   Operation 62 'call' 'call_ln364' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/2] (2.29ns)   --->   "%mul_ln31 = mul i64 %zext_ln31, i64 %zext_ln31" [dut.cpp:31]   --->   Operation 63 'mul' 'mul_ln31' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, i64 %mul_ln31, i32 %rows_read, i8 %trunc_ln31, i64 %covMatrix, i64 %standarisedData" [dut.cpp:31]   --->   Operation 64 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, i64 %mul_ln31, i32 %rows_read, i8 %trunc_ln31, i64 %covMatrix, i64 %standarisedData" [dut.cpp:31]   --->   Operation 65 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 66 [2/2] (1.00ns)   --->   "%call_ln298 = call void @implement, i64 %pca_m_pcVals_0, i64 %pca_m_pcVals_1, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4, i32 %rows_read, i64 %standarisedData" [./pca.hpp:298->dut.cpp:40]   --->   Operation 66 'call' 'call_ln298' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln298 = call void @implement, i64 %pca_m_pcVals_0, i64 %pca_m_pcVals_1, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4, i32 %rows_read, i64 %standarisedData" [./pca.hpp:298->dut.cpp:40]   --->   Operation 67 'call' 'call_ln298' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.71>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%pca_m_pcVals_1_addr = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 0" [./pca.hpp:343->dut.cpp:41]   --->   Operation 68 'getelementptr' 'pca_m_pcVals_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (0.71ns)   --->   "%pca_m_pcVals_1_load = load i2 %pca_m_pcVals_1_addr" [./pca.hpp:343->dut.cpp:41]   --->   Operation 69 'load' 'pca_m_pcVals_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 10 <SV = 9> <Delay = 0.71>
ST_10 : Operation 70 [1/2] (0.71ns)   --->   "%pca_m_pcVals_1_load = load i2 %pca_m_pcVals_1_addr" [./pca.hpp:343->dut.cpp:41]   --->   Operation 70 'load' 'pca_m_pcVals_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%pca_m_pcVals_1_addr_1 = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 1" [./pca.hpp:343->dut.cpp:41]   --->   Operation 71 'getelementptr' 'pca_m_pcVals_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (0.71ns)   --->   "%pca_m_pcVals_1_load_1 = load i2 %pca_m_pcVals_1_addr_1" [./pca.hpp:343->dut.cpp:41]   --->   Operation 72 'load' 'pca_m_pcVals_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%pca_m_pcVals_1_addr_2 = getelementptr i64 %pca_m_pcVals_1, i64 0, i64 2" [./pca.hpp:343->dut.cpp:41]   --->   Operation 73 'getelementptr' 'pca_m_pcVals_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [2/2] (0.71ns)   --->   "%pca_m_pcVals_1_load_2 = load i2 %pca_m_pcVals_1_addr_2" [./pca.hpp:343->dut.cpp:41]   --->   Operation 74 'load' 'pca_m_pcVals_1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 11 <SV = 10> <Delay = 0.71>
ST_11 : Operation 75 [1/2] (0.71ns)   --->   "%pca_m_pcVals_1_load_1 = load i2 %pca_m_pcVals_1_addr_1" [./pca.hpp:343->dut.cpp:41]   --->   Operation 75 'load' 'pca_m_pcVals_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_11 : Operation 76 [1/2] (0.71ns)   --->   "%pca_m_pcVals_1_load_2 = load i2 %pca_m_pcVals_1_addr_2" [./pca.hpp:343->dut.cpp:41]   --->   Operation 76 'load' 'pca_m_pcVals_1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 12 <SV = 11> <Delay = 2.05>
ST_12 : Operation 77 [30/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 77 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 78 [30/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 78 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 79 [30/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 79 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.05>
ST_13 : Operation 80 [29/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 80 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 81 [29/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 81 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 82 [29/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 82 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.05>
ST_14 : Operation 83 [28/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 83 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 84 [28/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 84 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 85 [28/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 85 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.05>
ST_15 : Operation 86 [27/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 86 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 87 [27/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 87 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 88 [27/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 88 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.05>
ST_16 : Operation 89 [26/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 89 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 90 [26/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 90 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 91 [26/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 91 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.05>
ST_17 : Operation 92 [25/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 92 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 93 [25/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 93 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 94 [25/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 94 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.05>
ST_18 : Operation 95 [24/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 95 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 96 [24/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 96 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 97 [24/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 97 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.05>
ST_19 : Operation 98 [23/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 98 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 99 [23/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 99 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 100 [23/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 100 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.05>
ST_20 : Operation 101 [22/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 101 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 102 [22/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 102 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 103 [22/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 103 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.05>
ST_21 : Operation 104 [21/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 104 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 105 [21/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 105 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 106 [21/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 106 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.05>
ST_22 : Operation 107 [20/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 107 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 108 [20/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 108 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 109 [20/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 109 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.05>
ST_23 : Operation 110 [19/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 110 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 111 [19/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 111 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 112 [19/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 112 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.05>
ST_24 : Operation 113 [18/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 113 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 114 [18/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 114 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 115 [18/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 115 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.05>
ST_25 : Operation 116 [17/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 116 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 117 [17/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 117 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 118 [17/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 118 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.05>
ST_26 : Operation 119 [16/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 119 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 120 [16/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 120 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 121 [16/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 121 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.05>
ST_27 : Operation 122 [15/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 122 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 123 [15/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 123 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 124 [15/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 124 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.05>
ST_28 : Operation 125 [14/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 125 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 126 [14/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 126 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 127 [14/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 127 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.05>
ST_29 : Operation 128 [13/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 128 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 129 [13/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 129 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 130 [13/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 130 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.05>
ST_30 : Operation 131 [12/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 131 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 132 [12/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 132 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 133 [12/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 133 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.05>
ST_31 : Operation 134 [11/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 134 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 135 [11/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 135 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 136 [11/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 136 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.05>
ST_32 : Operation 137 [10/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 137 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 138 [10/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 138 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 139 [10/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 139 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.05>
ST_33 : Operation 140 [9/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 140 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 141 [9/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 141 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 142 [9/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 142 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.05>
ST_34 : Operation 143 [8/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 143 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 144 [8/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 144 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 145 [8/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 145 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.05>
ST_35 : Operation 146 [7/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 146 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 147 [7/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 147 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 148 [7/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 148 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.05>
ST_36 : Operation 149 [6/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 149 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 150 [6/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 150 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 151 [6/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 151 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.05>
ST_37 : Operation 152 [5/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 152 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 153 [5/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 153 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 154 [5/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 154 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.05>
ST_38 : Operation 155 [4/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 155 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 156 [4/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 156 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 157 [4/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 157 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.05>
ST_39 : Operation 158 [3/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 158 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 159 [3/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 159 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 160 [3/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 160 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.05>
ST_40 : Operation 161 [2/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 161 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 162 [2/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 162 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 163 [2/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 163 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.05>
ST_41 : Operation 164 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23" [dut.cpp:31]   --->   Operation 164 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_r"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_0"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_1"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputComponents_2"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_0"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_1"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputExplainedVariance_2"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputExplainedVariance_2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_0"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_1"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputLoadings_2"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 189 [1/1] (0.88ns)   --->   "%icmp_ln277 = icmp_eq  i32 %rows_read, i32 0" [./pca.hpp:277->dut.cpp:40]   --->   Operation 189 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 190 [1/30] (2.05ns)   --->   "%sqrtVals = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 190 'dsqrt' 'sqrtVals' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 191 [1/30] (2.05ns)   --->   "%sqrtVals_1 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 191 'dsqrt' 'sqrtVals_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 192 [1/30] (2.05ns)   --->   "%sqrtVals_2 = dsqrt i64 @llvm.sqrt.f64, i64 %pca_m_pcVals_1_load_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->./pca.hpp:343->dut.cpp:41]   --->   Operation 192 'dsqrt' 'sqrtVals_2' <Predicate = true> <Delay = 2.05> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln277, void %VITIS_LOOP_351_3.i.preheader, void %for.body.i5" [./pca.hpp:350->dut.cpp:41]   --->   Operation 193 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i32 %rows_read" [./pca.hpp:350->dut.cpp:41]   --->   Operation 194 'zext' 'zext_ln350' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %rows_read, i2 0" [./pca.hpp:350->dut.cpp:41]   --->   Operation 195 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.90ns)   --->   "%sub_ln350 = sub i34 %p_shl3, i34 %zext_ln350" [./pca.hpp:350->dut.cpp:41]   --->   Operation 196 'sub' 'sub_ln350' <Predicate = (!icmp_ln277)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 197 [2/2] (0.00ns)   --->   "%call_ln350 = call void @dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, i34 %sub_ln350, i64 %outputLoadings_2, i64 %outputLoadings_0, i64 %outputLoadings_1, i64 %sqrtVals, i64 %sqrtVals_1, i64 %sqrtVals_2, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4" [./pca.hpp:350->dut.cpp:41]   --->   Operation 197 'call' 'call_ln350' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln350 = call void @dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, i34 %sub_ln350, i64 %outputLoadings_2, i64 %outputLoadings_0, i64 %outputLoadings_1, i64 %sqrtVals, i64 %sqrtVals_1, i64 %sqrtVals_2, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4" [./pca.hpp:350->dut.cpp:41]   --->   Operation 198 'call' 'call_ln350' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.26>
ST_43 : Operation 199 [2/2] (1.26ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_321_1, i32 %rows_read, i64 %outputComponents_2, i64 %outputComponents_1, i64 %outputComponents_0, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4" [dut.cpp:31]   --->   Operation 199 'call' 'call_ln31' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.71>
ST_44 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_321_1, i32 %rows_read, i64 %outputComponents_2, i64 %outputComponents_1, i64 %outputComponents_0, i64 %pca_m_pcVecs, i64 %pca_m_pcVecs_3, i64 %pca_m_pcVecs_4" [dut.cpp:31]   --->   Operation 200 'call' 'call_ln31' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i5"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%pca_m_pcVals_0_addr = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 0" [./pca.hpp:310->dut.cpp:43]   --->   Operation 202 'getelementptr' 'pca_m_pcVals_0_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [2/2] (0.71ns)   --->   "%pca_m_pcVals_0_load = load i2 %pca_m_pcVals_0_addr" [./pca.hpp:310->dut.cpp:43]   --->   Operation 203 'load' 'pca_m_pcVals_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 45 <SV = 44> <Delay = 0.71>
ST_45 : Operation 204 [1/2] (0.71ns)   --->   "%pca_m_pcVals_0_load = load i2 %pca_m_pcVals_0_addr" [./pca.hpp:310->dut.cpp:43]   --->   Operation 204 'load' 'pca_m_pcVals_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_45 : Operation 205 [1/1] (0.00ns)   --->   "%pca_m_pcVals_0_addr_1 = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 1" [./pca.hpp:310->dut.cpp:43]   --->   Operation 205 'getelementptr' 'pca_m_pcVals_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 206 [2/2] (0.71ns)   --->   "%pca_m_pcVals_0_load_1 = load i2 %pca_m_pcVals_0_addr_1" [./pca.hpp:310->dut.cpp:43]   --->   Operation 206 'load' 'pca_m_pcVals_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_45 : Operation 207 [1/1] (0.00ns)   --->   "%pca_m_pcVals_0_addr_2 = getelementptr i64 %pca_m_pcVals_0, i64 0, i64 2" [./pca.hpp:310->dut.cpp:43]   --->   Operation 207 'getelementptr' 'pca_m_pcVals_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 208 [2/2] (0.71ns)   --->   "%pca_m_pcVals_0_load_2 = load i2 %pca_m_pcVals_0_addr_2" [./pca.hpp:310->dut.cpp:43]   --->   Operation 208 'load' 'pca_m_pcVals_0_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln310 = bitcast i64 %pca_m_pcVals_0_load" [./pca.hpp:310->dut.cpp:43]   --->   Operation 209 'bitcast' 'bitcast_ln310' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_0, i64 %bitcast_ln310" [./pca.hpp:310->dut.cpp:43]   --->   Operation 210 'write' 'write_ln310' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.71>
ST_46 : Operation 211 [1/2] (0.71ns)   --->   "%pca_m_pcVals_0_load_1 = load i2 %pca_m_pcVals_0_addr_1" [./pca.hpp:310->dut.cpp:43]   --->   Operation 211 'load' 'pca_m_pcVals_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_46 : Operation 212 [1/2] (0.71ns)   --->   "%pca_m_pcVals_0_load_2 = load i2 %pca_m_pcVals_0_addr_2" [./pca.hpp:310->dut.cpp:43]   --->   Operation 212 'load' 'pca_m_pcVals_0_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln310_1 = bitcast i64 %pca_m_pcVals_0_load_1" [./pca.hpp:310->dut.cpp:43]   --->   Operation 213 'bitcast' 'bitcast_ln310_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_1, i64 %bitcast_ln310_1" [./pca.hpp:310->dut.cpp:43]   --->   Operation 214 'write' 'write_ln310' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln310_2 = bitcast i64 %pca_m_pcVals_0_load_2" [./pca.hpp:310->dut.cpp:43]   --->   Operation 215 'bitcast' 'bitcast_ln310_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln310 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %outputExplainedVariance_2, i64 %bitcast_ln310_2" [./pca.hpp:310->dut.cpp:43]   --->   Operation 216 'write' 'write_ln310' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [dut.cpp:44]   --->   Operation 217 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ outputComponents_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputComponents_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputComponents_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputExplainedVariance_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outputExplainedVariance_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outputExplainedVariance_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outputLoadings_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputLoadings_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputLoadings_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read          ) [ 00111000000000000000000000000000000000000000000]
rows_read             (read          ) [ 00111111111111111111111111111111111111111111100]
trunc_ln31            (trunc         ) [ 00111110000000000000000000000000000000000000000]
standarisedData       (alloca        ) [ 00111111100000000000000000000000000000000000000]
covMatrix             (alloca        ) [ 00111110000000000000000000000000000000000000000]
pca_m_pcVals_0        (alloca        ) [ 00111111111111111111111111111111111111111111110]
pca_m_pcVals_1        (alloca        ) [ 00111111111000000000000000000000000000000000000]
pca_m_pcVecs          (alloca        ) [ 00111111111111111111111111111111111111111111100]
pca_m_pcVecs_3        (alloca        ) [ 00111111111111111111111111111111111111111111100]
pca_m_pcVecs_4        (alloca        ) [ 00111111111111111111111111111111111111111111100]
call_ln363            (call          ) [ 00000000000000000000000000000000000000000000000]
zext_ln31             (zext          ) [ 00001000000000000000000000000000000000000000000]
call_ln364            (call          ) [ 00000000000000000000000000000000000000000000000]
mul_ln31              (mul           ) [ 00000110000000000000000000000000000000000000000]
call_ln31             (call          ) [ 00000000000000000000000000000000000000000000000]
call_ln298            (call          ) [ 00000000000000000000000000000000000000000000000]
pca_m_pcVals_1_addr   (getelementptr ) [ 00000000001000000000000000000000000000000000000]
pca_m_pcVals_1_load   (load          ) [ 00000000000111111111111111111111111111111100000]
pca_m_pcVals_1_addr_1 (getelementptr ) [ 00000000000100000000000000000000000000000000000]
pca_m_pcVals_1_addr_2 (getelementptr ) [ 00000000000100000000000000000000000000000000000]
pca_m_pcVals_1_load_1 (load          ) [ 00000000000011111111111111111111111111111100000]
pca_m_pcVals_1_load_2 (load          ) [ 00000000000011111111111111111111111111111100000]
spectopmodule_ln31    (spectopmodule ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
icmp_ln277            (icmp          ) [ 00000000000000000000000000000000000000000111100]
sqrtVals              (dsqrt         ) [ 00000000000000000000000000000000000000000010000]
sqrtVals_1            (dsqrt         ) [ 00000000000000000000000000000000000000000010000]
sqrtVals_2            (dsqrt         ) [ 00000000000000000000000000000000000000000010000]
br_ln350              (br            ) [ 00000000000000000000000000000000000000000000000]
zext_ln350            (zext          ) [ 00000000000000000000000000000000000000000000000]
p_shl3                (bitconcatenate) [ 00000000000000000000000000000000000000000000000]
sub_ln350             (sub           ) [ 00000000000000000000000000000000000000000010000]
call_ln350            (call          ) [ 00000000000000000000000000000000000000000000000]
call_ln31             (call          ) [ 00000000000000000000000000000000000000000000000]
br_ln0                (br            ) [ 00000000000000000000000000000000000000000000000]
pca_m_pcVals_0_addr   (getelementptr ) [ 00000000000000000000000000000000000000000000010]
pca_m_pcVals_0_load   (load          ) [ 00000000000000000000000000000000000000000000000]
pca_m_pcVals_0_addr_1 (getelementptr ) [ 00000000000000000000000000000000000000000000001]
pca_m_pcVals_0_addr_2 (getelementptr ) [ 00000000000000000000000000000000000000000000001]
bitcast_ln310         (bitcast       ) [ 00000000000000000000000000000000000000000000000]
write_ln310           (write         ) [ 00000000000000000000000000000000000000000000000]
pca_m_pcVals_0_load_1 (load          ) [ 00000000000000000000000000000000000000000000000]
pca_m_pcVals_0_load_2 (load          ) [ 00000000000000000000000000000000000000000000000]
bitcast_ln310_1       (bitcast       ) [ 00000000000000000000000000000000000000000000000]
write_ln310           (write         ) [ 00000000000000000000000000000000000000000000000]
bitcast_ln310_2       (bitcast       ) [ 00000000000000000000000000000000000000000000000]
write_ln310           (write         ) [ 00000000000000000000000000000000000000000000000]
ret_ln44              (ret           ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputComponents_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outputComponents_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outputComponents_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputExplainedVariance_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputExplainedVariance_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputExplainedVariance_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputExplainedVariance_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputExplainedVariance_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputExplainedVariance_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputLoadings_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outputLoadings_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outputLoadings_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aveImpl<double, 15, 80, 1, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covCoreWrapper<double, 15, 80, 1, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_321_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="standarisedData_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="standarisedData/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="covMatrix_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="covMatrix/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pca_m_pcVals_0_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_m_pcVals_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pca_m_pcVals_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_m_pcVals_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="pca_m_pcVecs_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_m_pcVecs/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pca_m_pcVecs_3_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_m_pcVecs_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pca_m_pcVecs_4_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_m_pcVecs_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cols_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rows_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln310_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln310/45 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln310_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="64" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln310/46 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln310_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln310/46 "/>
</bind>
</comp>

<comp id="131" class="1004" name="pca_m_pcVals_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_1_addr/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="1"/>
<pin id="154" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVals_1_load/9 pca_m_pcVals_1_load_1/10 pca_m_pcVals_1_load_2/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pca_m_pcVals_1_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_1_addr_1/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pca_m_pcVals_1_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_1_addr_2/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="pca_m_pcVals_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_0_addr/44 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="64" slack="0"/>
<pin id="187" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVals_0_load/44 pca_m_pcVals_0_load_1/45 pca_m_pcVals_0_load_2/45 "/>
</bind>
</comp>

<comp id="177" class="1004" name="pca_m_pcVals_0_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_0_addr_1/45 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pca_m_pcVals_0_addr_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVals_0_addr_2/45 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_aveImpl_double_15_80_1_2_16_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="64" slack="0"/>
<pin id="202" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln363/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2"/>
<pin id="210" dir="0" index="2" bw="32" slack="2"/>
<pin id="211" dir="0" index="3" bw="64" slack="0"/>
<pin id="212" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="213" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln364/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="0" index="2" bw="32" slack="4"/>
<pin id="220" dir="0" index="3" bw="8" slack="4"/>
<pin id="221" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="223" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_implement_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="32" slack="6"/>
<pin id="233" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="234" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln298/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="34" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="0"/>
<pin id="240" dir="0" index="3" bw="64" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="0"/>
<pin id="242" dir="0" index="5" bw="64" slack="0"/>
<pin id="243" dir="0" index="6" bw="64" slack="0"/>
<pin id="244" dir="0" index="7" bw="64" slack="0"/>
<pin id="245" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="247" dir="0" index="10" bw="64" slack="2147483647"/>
<pin id="248" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln350/41 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="42"/>
<pin id="256" dir="0" index="2" bw="64" slack="0"/>
<pin id="257" dir="0" index="3" bw="64" slack="0"/>
<pin id="258" dir="0" index="4" bw="64" slack="0"/>
<pin id="259" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="262" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/43 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="sqrtVals/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="1"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="sqrtVals_1/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="1"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="sqrtVals_2/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln31_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln31_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln277_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="40"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/41 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln350_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="40"/>
<pin id="305" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/41 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_shl3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="40"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/41 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln350_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="34" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln350/41 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln310_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln310/45 "/>
</bind>
</comp>

<comp id="325" class="1004" name="bitcast_ln310_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln310_1/46 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln310_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln310_2/46 "/>
</bind>
</comp>

<comp id="335" class="1005" name="cols_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="rows_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="trunc_ln31_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="4"/>
<pin id="356" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln31_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="365" class="1005" name="mul_ln31_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="370" class="1005" name="pca_m_pcVals_1_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="pca_m_pcVals_1_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="2"/>
<pin id="377" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="pca_m_pcVals_1_addr_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_addr_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="pca_m_pcVals_1_addr_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_addr_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="pca_m_pcVals_1_load_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_load_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="pca_m_pcVals_1_load_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_1_load_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln277_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="3"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln277 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sqrtVals_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sqrtVals "/>
</bind>
</comp>

<comp id="409" class="1005" name="sqrtVals_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sqrtVals_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="sqrtVals_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sqrtVals_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="sub_ln350_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="34" slack="1"/>
<pin id="421" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln350 "/>
</bind>
</comp>

<comp id="424" class="1005" name="pca_m_pcVals_0_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="1"/>
<pin id="426" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_0_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="pca_m_pcVals_0_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="1"/>
<pin id="431" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_0_addr_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="pca_m_pcVals_0_addr_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="1"/>
<pin id="436" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVals_0_addr_2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="442" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1/3 tmpMul0/5 tmpMul1/6 tmpMul0_4/7 tmpMul1_4/8 mul19_i/39 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="446" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1_1/3 tmpMul0_5/5 tmpMul1_5/6 tmpMul0_6/7 tmpMul1_6/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="34" slack="2147483647"/>
<pin id="450" dir="1" index="2" bw="65" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln156/3 mul_ln219/4 mul_ln353/4 mul_ln324/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="98" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="271"><net_src comp="267" pin="2"/><net_sink comp="236" pin=5"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="273" pin="2"/><net_sink comp="236" pin=6"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="279" pin="2"/><net_sink comp="236" pin=7"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="292"><net_src comp="104" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="303" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="323"><net_src comp="171" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="328"><net_src comp="171" pin="7"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="333"><net_src comp="171" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="338"><net_src comp="98" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="344"><net_src comp="104" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="353"><net_src comp="341" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="357"><net_src comp="289" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="362"><net_src comp="293" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="368"><net_src comp="285" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="373"><net_src comp="131" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="378"><net_src comp="138" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="383"><net_src comp="144" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="388"><net_src comp="156" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="393"><net_src comp="138" pin="7"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="398"><net_src comp="138" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="403"><net_src comp="298" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="267" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="412"><net_src comp="273" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="417"><net_src comp="279" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="422"><net_src comp="313" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="427"><net_src comp="164" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="432"><net_src comp="177" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="437"><net_src comp="189" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {1 2 }
	Port: outputComponents_0 | {43 44 }
	Port: outputComponents_1 | {43 44 }
	Port: outputComponents_2 | {43 44 }
	Port: outputExplainedVariance_0 | {45 }
	Port: outputExplainedVariance_1 | {46 }
	Port: outputExplainedVariance_2 | {46 }
	Port: outputLoadings_0 | {41 42 }
	Port: outputLoadings_1 | {41 42 }
	Port: outputLoadings_2 | {41 42 }
 - Input state : 
	Port: dut : rows | {1 }
	Port: dut : cols | {1 }
	Port: dut : input_r | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		mul_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		pca_m_pcVals_1_load : 1
	State 10
		pca_m_pcVals_1_load_1 : 1
		pca_m_pcVals_1_load_2 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		br_ln350 : 1
		sub_ln350 : 1
		call_ln350 : 2
	State 42
	State 43
	State 44
		pca_m_pcVals_0_load : 1
	State 45
		pca_m_pcVals_0_load_1 : 1
		pca_m_pcVals_0_load_2 : 1
		bitcast_ln310 : 1
		write_ln310 : 2
	State 46
		bitcast_ln310_1 : 1
		write_ln310 : 2
		bitcast_ln310_2 : 1
		write_ln310 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_aveImpl_double_15_80_1_2_16_s_fu_197         |    0    |    47   | 9.33079 |   9991  |   5097  |    0    |
|          |      grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207      |    0    |    25   | 10.2813 |  11153  |   4176  |    0    |
|   call   | grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 |    0    |    1    | 0.806857|   265   |   384   |    0    |
|          |                    grp_implement_fu_225                   |    4    |   134   |  40.854 |  27935  |  16623  |    2    |
|          | grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 |    0    |    12   |  1.935  |   3527  |   2315  |    0    |
|          |          grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253         |    0    |    12   |  2.322  |   983   |   408   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |                         grp_fu_439                        |    0    |    8    |    0    |   388   |   127   |    0    |
|          |                         grp_fu_443                        |    0    |    8    |    0    |   388   |   127   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                         grp_fu_285                        |    0    |    4    |    0    |   165   |    49   |    0    |
|          |                         grp_fu_447                        |    0    |    4    |    0    |   173   |    53   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |                      sub_ln350_fu_313                     |    0    |    0    |    0    |    0    |    41   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln277_fu_298                     |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                    cols_read_read_fu_98                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   rows_read_read_fu_104                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  write_ln310_write_fu_110                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |                  write_ln310_write_fu_117                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln310_write_fu_124                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         grp_fu_267                        |    0    |    0    |    0    |    0    |    0    |    0    |
|   dsqrt  |                         grp_fu_273                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         grp_fu_279                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln31_fu_289                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                      zext_ln31_fu_293                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln350_fu_303                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                       p_shl3_fu_306                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    4    |   255   | 65.5299 |  54968  |  29439  |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   covMatrix   |    2   |    0   |    0   |    0   |
| pca_m_pcVals_0|    0   |   64   |   65   |    0   |
| pca_m_pcVals_1|    0   |   64   |   65   |    0   |
|  pca_m_pcVecs |    0   |   64   |   65   |    0   |
| pca_m_pcVecs_3|    0   |   64   |   65   |    0   |
| pca_m_pcVecs_4|    0   |   64   |   65   |    0   |
|standarisedData|    2   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    4   |   320  |   325  |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_read_reg_335      |   32   |
|      icmp_ln277_reg_400     |    1   |
|       mul_ln31_reg_365      |   64   |
|pca_m_pcVals_0_addr_1_reg_429|    2   |
|pca_m_pcVals_0_addr_2_reg_434|    2   |
| pca_m_pcVals_0_addr_reg_424 |    2   |
|pca_m_pcVals_1_addr_1_reg_380|    2   |
|pca_m_pcVals_1_addr_2_reg_385|    2   |
| pca_m_pcVals_1_addr_reg_370 |    2   |
|pca_m_pcVals_1_load_1_reg_390|   64   |
|pca_m_pcVals_1_load_2_reg_395|   64   |
| pca_m_pcVals_1_load_reg_375 |   64   |
|      rows_read_reg_341      |   32   |
|      sqrtVals_1_reg_409     |   64   |
|      sqrtVals_2_reg_414     |   64   |
|       sqrtVals_reg_404      |   64   |
|      sub_ln350_reg_419      |   34   |
|      trunc_ln31_reg_354     |    8   |
|      zext_ln31_reg_359      |   64   |
+-----------------------------+--------+
|            Total            |   631  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_138                     |  p0  |   4  |   2  |    8   ||    20   |
|                     grp_access_fu_138                     |  p2  |   2  |   0  |    0   ||    9    |
|                     grp_access_fu_171                     |  p0  |   4  |   2  |    8   ||    20   |
|                     grp_access_fu_171                     |  p2  |   2  |   0  |    0   ||    9    |
|          grp_aveImpl_double_15_80_1_2_16_s_fu_197         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_aveImpl_double_15_80_1_2_16_s_fu_197         |  p2  |   2  |  32  |   64   ||    9    |
| grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 |  p1  |   2  |  34  |   68   ||    9    |
| grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 |  p5  |   2  |  64  |   128  ||    9    |
| grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 |  p6  |   2  |  64  |   128  ||    9    |
| grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 |  p7  |   2  |  64  |   128  ||    9    |
|                         grp_fu_285                        |  p0  |   2  |  32  |   64   ||    9    |
|                         grp_fu_285                        |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   724  || 4.77543 ||   130   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   255  |   65   |  54968 |  29439 |    2   |
|   Memory  |    4   |    -   |    -   |   320  |   325  |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   130  |    -   |
|  Register |    -   |    -   |    -   |   631  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   255  |   70   |  55919 |  29894 |    2   |
+-----------+--------+--------+--------+--------+--------+--------+
