Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 02 17:13:33 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.314       -1.600                      8                 2597        0.092        0.000                      0                 2597        3.750        0.000                       0                   931  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.314       -1.600                      8                 2597        0.092        0.000                      0                 2597        3.750        0.000                       0                   931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.314ns,  Total Violation       -1.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.352ns (34.188%)  route 6.453ns (65.812%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.315    14.755    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT4 (Prop_lut4_I1_O)        0.124    14.879 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1/O
                         net (fo=4, routed)           0.340    15.218    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_1
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_R)       -0.429    14.904    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.352ns (34.188%)  route 6.453ns (65.812%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.315    14.755    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT4 (Prop_lut4_I1_O)        0.124    14.879 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1/O
                         net (fo=4, routed)           0.340    15.218    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_1
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_R)       -0.429    14.904    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.352ns (34.188%)  route 6.453ns (65.812%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.315    14.755    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT4 (Prop_lut4_I1_O)        0.124    14.879 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1/O
                         net (fo=4, routed)           0.340    15.218    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_1
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_R)       -0.429    14.904    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.352ns (34.188%)  route 6.453ns (65.812%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.315    14.755    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT4 (Prop_lut4_I1_O)        0.124    14.879 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1/O
                         net (fo=4, routed)           0.340    15.218    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_1
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_R)       -0.429    14.904    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 3.352ns (34.202%)  route 6.449ns (65.798%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.320    14.760    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT5 (Prop_lut5_I0_O)        0.124    14.884 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_2/O
                         net (fo=4, routed)           0.331    15.214    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.128    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 3.352ns (34.202%)  route 6.449ns (65.798%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.320    14.760    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT5 (Prop_lut5_I0_O)        0.124    14.884 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_2/O
                         net (fo=4, routed)           0.331    15.214    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.128    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 3.352ns (34.202%)  route 6.449ns (65.798%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.320    14.760    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT5 (Prop_lut5_I0_O)        0.124    14.884 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_2/O
                         net (fo=4, routed)           0.331    15.214    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.128    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 3.352ns (34.202%)  route 6.449ns (65.798%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.320    14.760    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X17Y161        LUT5 (Prop_lut5_I0_O)        0.124    14.884 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_2/O
                         net (fo=4, routed)           0.331    15.214    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X17Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.128    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 3.352ns (34.903%)  route 6.252ns (65.096%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.161    14.316    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[5]_0
    SLICE_X19Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.440 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ONE/corroborating_i_2/O
                         net (fo=4, routed)           0.454    14.893    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/pulsed_reg
    SLICE_X18Y161        LUT5 (Prop_lut5_I1_O)        0.124    15.017 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_i_1/O
                         net (fo=1, routed)           0.000    15.017    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_i_1_n_1
    SLICE_X18Y161        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.679    15.101    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/CLK100MHZ_IBUF_BUFG
    SLICE_X18Y161        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_reg/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X18Y161        FDRE (Setup_fdre_C_D)        0.031    15.365    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating_reg
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.352ns (34.879%)  route 6.258ns (65.121%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.811     5.414    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[101]/Q
                         net (fo=5, routed)           0.841     6.710    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/shreg_reg[102]
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111/O
                         net (fo=1, routed)           0.570     7.405    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_111_n_1
    SLICE_X21Y158        LUT5 (Prop_lut5_I0_O)        0.124     7.529 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77/O
                         net (fo=7, routed)           0.512     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_77_n_1
    SLICE_X26Y159        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_37/O
                         net (fo=8, routed)           0.552     8.717    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/cardet_reg_13
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.124     8.841 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33/O
                         net (fo=3, routed)           0.733     9.573    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_33_n_1
    SLICE_X27Y159        LUT3 (Prop_lut3_I2_O)        0.124     9.697 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_i_11/O
                         net (fo=2, routed)           0.561    10.258    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[112]_5
    SLICE_X25Y160        LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0_carry_i_1/O
                         net (fo=2, routed)           0.642    11.023    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/DI[1]
    SLICE_X23Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.408 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.408    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry_n_1
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.742 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    12.319    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0_carry__0_n_7
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.303    12.622 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.622    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0_i_3_n_1
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.202 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones0_inferred__0__16_carry__0/O[2]
                         net (fo=1, routed)           0.651    13.853    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/ones[6]
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.302    14.155 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/corroborating_i_5/O
                         net (fo=2, routed)           0.307    14.462    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/state_reg[0]_18
    SLICE_X19Y162        LUT3 (Prop_lut3_I0_O)        0.124    14.586 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_PRE/state[0]_i_2__0/O
                         net (fo=2, routed)           0.314    14.900    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/corroborating_reg
    SLICE_X20Y162        LUT5 (Prop_lut5_I1_O)        0.124    15.024 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    15.024    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X20Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.678    15.100    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y162        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.285    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X20Y162        FDRE (Setup_fdre_C_D)        0.031    15.381    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                  0.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.203%)  route 0.163ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.163     1.805    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A4
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.828     1.993    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X8Y121         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.203%)  route 0.163ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.163     1.805    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A4
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.828     1.993    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X8Y121         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.203%)  route 0.163ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.163     1.805    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A4
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.828     1.993    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X8Y121         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.203%)  route 0.163ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.163     1.805    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A4
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.828     1.993    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X8Y121         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X8Y121         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_UART_RXD/U_BAUD_CLK/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RXD/U_BAUD_CLK/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.565     1.484    U_UART_RXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  U_UART_RXD/U_BAUD_CLK/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  U_UART_RXD/U_BAUD_CLK/q_reg[9]/Q
                         net (fo=3, routed)           0.076     1.702    U_UART_RXD/U_BAUD_CLK/q[9]
    SLICE_X10Y136        LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  U_UART_RXD/U_BAUD_CLK/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.747    U_UART_RXD/U_BAUD_CLK/q_0[0]
    SLICE_X10Y136        FDRE                                         r  U_UART_RXD/U_BAUD_CLK/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.835     2.000    U_UART_RXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y136        FDRE                                         r  U_UART_RXD/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X10Y136        FDRE (Hold_fdre_C_D)         0.121     1.618    U_UART_RXD/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_UART_RXD/U_FSM/data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.721%)  route 0.321ns (63.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.563     1.482    U_UART_RXD/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y117         FDSE                                         r  U_UART_RXD/U_FSM/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  U_UART_RXD/U_FSM/data_reg[6]/Q
                         net (fo=4, routed)           0.161     1.785    U_ACK_INTERFACE/data_reg[7]_0[6]
    SLICE_X9Y117         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  U_ACK_INTERFACE/U_TXD_BRAM_i_11/O
                         net (fo=1, routed)           0.159     1.989    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y46         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.540    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.836    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_TXD_MOD/ERRCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/ERRCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.590     1.509    U_TXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  U_TXD_MOD/ERRCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_TXD_MOD/ERRCNT_reg[4]/Q
                         net (fo=4, routed)           0.073     1.723    U_TXD_MOD/XERRCNT[4]
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  U_TXD_MOD/ERRCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_TXD_MOD/ERRCNT[5]_i_1_n_1
    SLICE_X5Y118         FDRE                                         r  U_TXD_MOD/ERRCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.859     2.024    U_TXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U_TXD_MOD/ERRCNT_reg[5]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     1.614    U_TXD_MOD/ERRCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.588     1.507    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.099     1.748    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/enb_reg
    SLICE_X1Y120         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.860     2.025    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.070     1.592    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_WRITE_PULSE/dq2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.556     1.475    U_RXD_MOD/U_WRITE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  U_RXD_MOD/U_WRITE_PULSE/dq2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_RXD_MOD/U_WRITE_PULSE/dq2_reg/Q
                         net (fo=17, routed)          0.103     1.719    U_RXD_MOD/U_WRITE_PULSE/dq2
    SLICE_X12Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  U_RXD_MOD/U_WRITE_PULSE/shreg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    U_RXD_MOD/U_FCS_VERIFICATION/D[3]
    SLICE_X12Y124        FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.824     1.989    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.120     1.608    U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_FCS_FORMATION/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.594     1.513    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/Q
                         net (fo=2, routed)           0.056     1.733    U_TXD_MOD/U_FCS_FORMATION/Q[0]
    SLICE_X2Y115         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.865     2.030    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.060     1.573    U_TXD_MOD/U_FCS_FORMATION/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126    U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126    U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126    U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y126    U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126    U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y126    U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y126    U_DOWN_DEBOUNCE/count_reg_reg[9]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y118    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y118    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y118    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y118    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y120    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y120    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y120    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y120    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK



