Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 17:37:09 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_with_AA_timing_summary_routed.rpt -pb OV7670_VGA_Display_with_AA_timing_summary_routed.pb -rpx OV7670_VGA_Display_with_AA_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display_with_AA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1004)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1004)
---------------------------------------------------
 There are 1004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.959        0.000                      0                  737        0.088        0.000                      0                  737        3.750        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.959        0.000                      0                  737        0.088        0.000                      0                  737        3.750        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.996ns (47.545%)  route 4.409ns (52.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.535    U_Frame_Buffer_n_15
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.996ns (47.545%)  route 4.409ns (52.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.535    U_Frame_Buffer_n_15
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.996ns (47.545%)  route 4.409ns (52.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.535    U_Frame_Buffer_n_15
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.996ns (47.545%)  route 4.409ns (52.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.535    U_Frame_Buffer_n_15
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.996ns (47.545%)  route 4.409ns (52.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.535    U_Frame_Buffer_n_15
    SLICE_X28Y52         FDSE                                         r  vgaRed_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaRed_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.996ns (47.569%)  route 4.404ns (52.431%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.368    13.531    U_Frame_Buffer_n_15
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.996ns (47.569%)  route 4.404ns (52.431%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.368    13.531    U_Frame_Buffer_n_15
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.996ns (47.569%)  route 4.404ns (52.431%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.368    13.531    U_Frame_Buffer_n_15
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  vgaGreen_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.996ns (47.569%)  route 4.404ns (52.431%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.368    13.531    U_Frame_Buffer_n_15
    SLICE_X29Y52         FDSE                                         r  vgaRed_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.996ns (47.631%)  route 4.394ns (52.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.610     5.131    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.993    10.486    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.119    10.605 r  U_Frame_Buffer/line_buffer_reg_0_127_2_2_i_1/O
                         net (fo=14, routed)          0.586    11.192    U_Frame_Buffer/red_port0[2]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.332    11.524 f  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=1, routed)           1.100    12.624    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  U_Frame_Buffer/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.291    13.039    U_Frame_Buffer/vgaRed[3]_i_3_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.163 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.357    13.520    U_Frame_Buffer_n_15
    SLICE_X31Y53         FDSE                                         r  vgaGreen_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  vgaGreen_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y53         FDSE (Setup_fdse_C_S)       -0.429    14.491    vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/pixel_r_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.564%)  route 0.261ns (58.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X31Y49         FDCE                                         r  U_Gamma_Filter/pixel_r_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/pixel_r_o_reg[0]/Q
                         net (fo=1, routed)           0.261     1.850    U_Gamma_Filter/pixel_r_o[0]
    SLICE_X29Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  U_Gamma_Filter/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_Gamma_Filter_n_10
    SLICE_X29Y52         FDSE                                         r  vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  vgaRed_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y52         FDSE (Hold_fdse_C_D)         0.092     1.807    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/pixel_b_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.486%)  route 0.273ns (59.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  U_Gamma_Filter/pixel_b_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/pixel_b_o_reg[2]/Q
                         net (fo=1, routed)           0.273     1.862    U_Gamma_Filter/pixel_b_o[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.907 r  U_Gamma_Filter/vgaBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U_Gamma_Filter_n_4
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y52         FDSE (Hold_fdse_C_D)         0.092     1.807    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/pixel_b_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.208%)  route 0.288ns (60.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X28Y47         FDCE                                         r  U_Gamma_Filter/pixel_b_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/pixel_b_o_reg[1]/Q
                         net (fo=1, routed)           0.288     1.877    U_Gamma_Filter/pixel_b_o[1]
    SLICE_X28Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.922 r  U_Gamma_Filter/vgaBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U_Gamma_Filter_n_3
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X28Y52         FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y52         FDSE (Hold_fdse_C_D)         0.091     1.806    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/x_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.638%)  route 0.254ns (52.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  U_Gamma_Filter/x_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_Gamma_Filter/x_count_reg[0]/Q
                         net (fo=23, routed)          0.191     1.779    U_Gamma_Filter/Q[0]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  U_Gamma_Filter/x_count[8]_i_4/O
                         net (fo=2, routed)           0.063     1.887    U_Gamma_Filter/x_count[8]_i_4_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  U_Gamma_Filter/x_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.932    U_Gamma_Filter/x_count[8]_i_2_n_0
    SLICE_X33Y50         FDCE                                         r  U_Gamma_Filter/x_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.830     1.958    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  U_Gamma_Filter/x_count_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.091     1.805    U_Gamma_Filter/x_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.283%)  route 0.237ns (62.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[5]/Q
                         net (fo=113, routed)         0.237     1.825    U_Gamma_Filter/line_buffer_reg_0_127_10_10/A4
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_10_10/WCLK
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.HIGH/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.681    U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.283%)  route 0.237ns (62.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[5]/Q
                         net (fo=113, routed)         0.237     1.825    U_Gamma_Filter/line_buffer_reg_0_127_10_10/A4
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_10_10/WCLK
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.LOW/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.681    U_Gamma_Filter/line_buffer_reg_0_127_10_10/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.283%)  route 0.237ns (62.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[5]/Q
                         net (fo=113, routed)         0.237     1.825    U_Gamma_Filter/line_buffer_reg_0_127_10_10/A4
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_10_10/WCLK
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.HIGH/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.681    U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.283%)  route 0.237ns (62.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[5]/Q
                         net (fo=113, routed)         0.237     1.825    U_Gamma_Filter/line_buffer_reg_0_127_10_10/A4
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_10_10/WCLK
    SLICE_X34Y49         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.LOW/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.681    U_Gamma_Filter/line_buffer_reg_0_127_10_10/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.516%)  route 0.353ns (71.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[2]/Q
                         net (fo=119, routed)         0.353     1.942    U_Gamma_Filter/line_buffer_reg_0_127_6_6/A1
    SLICE_X34Y48         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_6_6/WCLK
    SLICE_X34Y48         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.HIGH/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.790    U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_Gamma_Filter/x_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.516%)  route 0.353ns (71.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.564     1.447    U_Gamma_Filter/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  U_Gamma_Filter/x_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Gamma_Filter/x_count_reg[2]/Q
                         net (fo=119, routed)         0.353     1.942    U_Gamma_Filter/line_buffer_reg_0_127_6_6/A1
    SLICE_X34Y48         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.832     1.959    U_Gamma_Filter/line_buffer_reg_0_127_6_6/WCLK
    SLICE_X34Y48         RAMD64E                                      r  U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.LOW/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.790    U_Gamma_Filter/line_buffer_reg_0_127_6_6/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   U_Frame_Buffer/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  U_Frame_Buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  U_Gamma_Filter/line_buffer_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  U_Gamma_Filter/line_buffer_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  U_Gamma_Filter/line_buffer_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  U_Gamma_Filter/line_buffer_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y46  U_Gamma_Filter/line_buffer_reg_0_127_4_4/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y46  U_Gamma_Filter/line_buffer_reg_0_127_4_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50  U_Gamma_Filter/line_buffer_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50  U_Gamma_Filter/line_buffer_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50  U_Gamma_Filter/line_buffer_reg_0_127_11_11/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50  U_Gamma_Filter/line_buffer_reg_0_127_11_11/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y51  U_Gamma_Filter/line_buffer_reg_0_127_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y51  U_Gamma_Filter/line_buffer_reg_0_127_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y51  U_Gamma_Filter/line_buffer_reg_0_127_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y51  U_Gamma_Filter/line_buffer_reg_0_127_9_9/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y45  U_Gamma_Filter/line_buffer_reg_0_127_0_0/DP.LOW/CLK



