Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 14:00:43 2025
| Host         : Taha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_test_module_verilog_timing_summary_routed.rpt -pb top_test_module_verilog_timing_summary_routed.pb -rpx top_test_module_verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : top_test_module_verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                14443        0.017        0.000                      0                14443        3.750        0.000                       0                  6605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.341        0.000                      0                14443        0.017        0.000                      0                14443        3.750        0.000                       0                  6605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 0.580ns (6.055%)  route 9.000ns (93.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.810     5.413    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  encrypt_inst/key_expansion/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  encrypt_inst/key_expansion/round_reg[2]/Q
                         net (fo=1166, routed)        9.000    14.868    encrypt_inst/key_expansion/round[2]
    SLICE_X58Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.992 r  encrypt_inst/key_expansion/round_keys[5][96]_i_1/O
                         net (fo=1, routed)           0.000    14.992    encrypt_inst/key_expansion/round_keys[5][96]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.670    15.092    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][96]/C
                         clock pessimism              0.195    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.081    15.333    encrypt_inst/key_expansion/round_keys_reg[5][96]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[2][42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 0.580ns (6.074%)  route 8.970ns (93.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.632     5.235    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y92         FDCE                                         r  decrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  decrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.970    14.660    decrypt_inst/key_expansion/round[3]
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.784 r  decrypt_inst/key_expansion/round_keys[2][42]_i_1__0/O
                         net (fo=1, routed)           0.000    14.784    decrypt_inst/key_expansion/round_keys[2][42]_i_1__0_n_0
    SLICE_X54Y102        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[2][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.489    14.911    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[2][42]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.081    15.137    decrypt_inst/key_expansion/round_keys_reg[2][42]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.580ns (6.081%)  route 8.959ns (93.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.632     5.235    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y92         FDCE                                         r  decrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  decrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.959    14.649    decrypt_inst/key_expansion/round[3]
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.773 r  decrypt_inst/key_expansion/round_keys[1][42]_i_1__0/O
                         net (fo=1, routed)           0.000    14.773    decrypt_inst/key_expansion/round_keys[1][42]_i_1__0_n_0
    SLICE_X54Y102        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.489    14.911    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[1][42]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.077    15.133    decrypt_inst/key_expansion/round_keys_reg[1][42]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[2][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.580ns (6.118%)  route 8.899ns (93.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.632     5.235    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y92         FDCE                                         r  decrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  decrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.899    14.590    decrypt_inst/key_expansion/round[3]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.714 r  decrypt_inst/key_expansion/round_keys[2][64]_i_1__0/O
                         net (fo=1, routed)           0.000    14.714    decrypt_inst/key_expansion/round_keys[2][64]_i_1__0_n_0
    SLICE_X52Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[2][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.489    14.911    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[2][64]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.031    15.087    decrypt_inst/key_expansion/round_keys_reg[2][64]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[1][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.580ns (6.120%)  route 8.897ns (93.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.632     5.235    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y92         FDCE                                         r  decrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  decrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.897    14.587    decrypt_inst/key_expansion/round[3]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.711 r  decrypt_inst/key_expansion/round_keys[1][64]_i_1__0/O
                         net (fo=1, routed)           0.000    14.711    decrypt_inst/key_expansion/round_keys[1][64]_i_1__0_n_0
    SLICE_X52Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[1][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.489    14.911    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[1][64]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.029    15.085    decrypt_inst/key_expansion/round_keys_reg[1][64]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[6][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 0.580ns (6.103%)  route 8.923ns (93.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.632     5.235    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y92         FDCE                                         r  decrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  decrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.923    14.614    decrypt_inst/key_expansion/round[3]
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.738 r  decrypt_inst/key_expansion/round_keys[6][64]_i_1__0/O
                         net (fo=1, routed)           0.000    14.738    decrypt_inst/key_expansion/round_keys[6][64]_i_1__0_n_0
    SLICE_X50Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[6][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.496    14.918    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[6][64]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.081    15.144    decrypt_inst/key_expansion/round_keys_reg[6][64]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.580ns (6.106%)  route 8.918ns (93.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.810     5.413    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  encrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.918    14.787    encrypt_inst/key_expansion/round[3]
    SLICE_X54Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.911 r  encrypt_inst/key_expansion/round_keys[5][120]_i_1/O
                         net (fo=1, routed)           0.000    14.911    encrypt_inst/key_expansion/round_keys[5][120]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.662    15.084    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][120]/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.081    15.325    encrypt_inst/key_expansion/round_keys_reg[5][120]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 0.580ns (6.224%)  route 8.739ns (93.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.810     5.413    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  encrypt_inst/key_expansion/round_reg[3]/Q
                         net (fo=1166, routed)        8.739    14.608    encrypt_inst/key_expansion/round[3]
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.732 r  encrypt_inst/key_expansion/round_keys[5][63]_i_1/O
                         net (fo=1, routed)           0.000    14.732    encrypt_inst/key_expansion/round_keys[5][63]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.510    14.933    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][63]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.081    15.165    encrypt_inst/key_expansion/round_keys_reg[5][63]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 0.580ns (6.153%)  route 8.846ns (93.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.810     5.413    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  encrypt_inst/key_expansion/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  encrypt_inst/key_expansion/round_reg[2]/Q
                         net (fo=1166, routed)        8.846    14.715    encrypt_inst/key_expansion/round[2]
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  encrypt_inst/key_expansion/round_keys[4][95]_i_1/O
                         net (fo=1, routed)           0.000    14.839    encrypt_inst/key_expansion/round_keys[4][95]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.674    15.096    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][95]/C
                         clock pessimism              0.195    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.029    15.285    encrypt_inst/key_expansion/round_keys_reg[4][95]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[2][124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 0.580ns (6.172%)  route 8.817ns (93.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.810     5.413    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  encrypt_inst/key_expansion/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  encrypt_inst/key_expansion/round_reg[2]/Q
                         net (fo=1166, routed)        8.817    14.686    encrypt_inst/key_expansion/round[2]
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.810 r  encrypt_inst/key_expansion/round_keys[2][124]_i_1/O
                         net (fo=1, routed)           0.000    14.810    encrypt_inst/key_expansion/round_keys[2][124]_i_1_n_0
    SLICE_X52Y37         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.665    15.087    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][124]/C
                         clock pessimism              0.195    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X52Y37         FDRE (Setup_fdre_C_D)        0.031    15.278    encrypt_inst/key_expansion/round_keys_reg[2][124]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  0.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 data_in_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/data_out_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.527%)  route 0.190ns (50.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  data_in_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg[57]/Q
                         net (fo=1, routed)           0.190     1.811    encrypt_inst/Core/data_out_reg[127]_1[57]
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  encrypt_inst/Core/data_out[57]_i_1/O
                         net (fo=1, routed)           0.000     1.856    encrypt_inst/Core_n_118
    SLICE_X51Y61         FDCE                                         r  encrypt_inst/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.833     1.998    encrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y61         FDCE                                         r  encrypt_inst/data_out_reg[57]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092     1.839    encrypt_inst/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/data_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.032%)  route 0.201ns (48.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  data_in_reg[25]/Q
                         net (fo=1, routed)           0.201     1.845    encrypt_inst/Core/data_out_reg[127]_1[25]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  encrypt_inst/Core/data_out[25]_i_1/O
                         net (fo=1, routed)           0.000     1.890    encrypt_inst/Core_n_150
    SLICE_X47Y61         FDCE                                         r  encrypt_inst/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.835     2.000    encrypt_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDCE                                         r  encrypt_inst/data_out_reg[25]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.091     1.840    encrypt_inst/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 decrypt_inst/nonce_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/Core/state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.570%)  route 0.241ns (56.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    decrypt_inst/clk_IBUF_BUFG
    SLICE_X49Y68         FDCE                                         r  decrypt_inst/nonce_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  decrypt_inst/nonce_reg_reg[10]/Q
                         net (fo=2, routed)           0.241     1.860    decrypt_inst/Core/state_reg_reg[127]_0[10]
    SLICE_X54Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  decrypt_inst/Core/state_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    decrypt_inst/Core/state_reg[10]_i_1__0_n_0
    SLICE_X54Y72         FDCE                                         r  decrypt_inst/Core/state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.821     1.986    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  decrypt_inst/Core/state_reg_reg[10]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X54Y72         FDCE (Hold_fdce_C_D)         0.120     1.855    decrypt_inst/Core/state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 img_mem_reg[21][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.954%)  route 0.219ns (54.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  img_mem_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  img_mem_reg[21][6]/Q
                         net (fo=2, routed)           0.219     1.840    img_mem_reg[21][6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  data_in[46]_i_1/O
                         net (fo=1, routed)           0.000     1.885    data_in[46]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  data_in_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  data_in_reg[46]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.091     1.834    data_in_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text_reg_0_3_62_62/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.255%)  route 0.310ns (68.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.563     1.482    encrypt_inst/clk_IBUF_BUFG
    SLICE_X53Y59         FDCE                                         r  encrypt_inst/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  encrypt_inst/data_out_reg[62]/Q
                         net (fo=1, routed)           0.310     1.933    cipher_text_reg_0_3_62_62/D
    SLICE_X46Y68         RAMS32                                       r  cipher_text_reg_0_3_62_62/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.828     1.993    cipher_text_reg_0_3_62_62/WCLK
    SLICE_X46Y68         RAMS32                                       r  cipher_text_reg_0_3_62_62/SP/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X46Y68         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.863    cipher_text_reg_0_3_62_62/SP
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 data_in_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/data_out_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.644%)  route 0.249ns (54.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.563     1.482    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  data_in_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  data_in_reg[36]/Q
                         net (fo=1, routed)           0.249     1.895    encrypt_inst/Core/data_out_reg[127]_1[36]
    SLICE_X50Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  encrypt_inst/Core/data_out[36]_i_1/O
                         net (fo=1, routed)           0.000     1.940    encrypt_inst/Core_n_139
    SLICE_X50Y62         FDCE                                         r  encrypt_inst/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.831     1.996    encrypt_inst/clk_IBUF_BUFG
    SLICE_X50Y62         FDCE                                         r  encrypt_inst/data_out_reg[36]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.121     1.866    encrypt_inst/data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.632%)  route 0.250ns (57.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  data_in_reg[7]/Q
                         net (fo=1, routed)           0.250     1.870    encrypt_inst/Core/data_out_reg[127]_1[7]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.915 r  encrypt_inst/Core/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    encrypt_inst/Core_n_168
    SLICE_X47Y66         FDCE                                         r  encrypt_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.830     1.995    encrypt_inst/clk_IBUF_BUFG
    SLICE_X47Y66         FDCE                                         r  encrypt_inst/data_out_reg[7]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X47Y66         FDCE (Hold_fdce_C_D)         0.092     1.836    encrypt_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 decrypt_inst/Core/data_out_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt_inst/data_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.842%)  route 0.228ns (52.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.555     1.474    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  decrypt_inst/Core/data_out_reg_reg[16]/Q
                         net (fo=1, routed)           0.228     1.866    decrypt_inst/Core/encrypt_out[16]
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.911 r  decrypt_inst/Core/data_out[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.911    decrypt_inst/Core_n_159
    SLICE_X45Y71         FDCE                                         r  decrypt_inst/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.826     1.991    decrypt_inst/clk_IBUF_BUFG
    SLICE_X45Y71         FDCE                                         r  decrypt_inst/data_out_reg[16]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     1.832    decrypt_inst/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 data_in_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt_inst/data_out_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.509%)  route 0.231ns (52.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  data_in_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  data_in_reg[49]/Q
                         net (fo=1, routed)           0.231     1.875    encrypt_inst/Core/data_out_reg[127]_1[49]
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  encrypt_inst/Core/data_out[49]_i_1/O
                         net (fo=1, routed)           0.000     1.920    encrypt_inst/Core_n_126
    SLICE_X48Y61         FDCE                                         r  encrypt_inst/data_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.835     2.000    encrypt_inst/clk_IBUF_BUFG
    SLICE_X48Y61         FDCE                                         r  encrypt_inst/data_out_reg[49]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X48Y61         FDCE (Hold_fdce_C_D)         0.092     1.841    encrypt_inst/data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 img_mem_reg[30][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.850%)  route 0.248ns (57.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  img_mem_reg[30][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  img_mem_reg[30][1]/Q
                         net (fo=2, routed)           0.248     1.870    img_mem_reg[30][1]
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  data_in[113]_i_1/O
                         net (fo=1, routed)           0.000     1.915    data_in[113]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  data_in_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.830     1.995    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  data_in_reg[113]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091     1.835    data_in_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y69    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y69    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y69    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y68    connection_2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y69    connection_2_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y68    connection_2_reg[101]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y69    connection_2_reg[102]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y69    connection_2_reg[103]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y68    connection_2_reg[104]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y66    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    cipher_text_reg_0_3_103_103/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.011ns (43.360%)  route 5.240ns (56.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.625     5.228    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           5.240    10.924    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.479 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.479    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.515ns  (logic 4.009ns (47.075%)  route 4.507ns (52.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_reg[1]/Q
                         net (fo=1, routed)           4.507    10.190    led_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.743 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.743    led[1]
    J13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 3.976ns (50.573%)  route 3.886ns (49.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.629     5.232    clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  done_reg/Q
                         net (fo=1, routed)           3.886     9.574    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.094 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    13.094    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.991ns (50.873%)  route 3.854ns (49.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.623     5.226    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  led_reg[0]/Q
                         net (fo=1, routed)           3.854     9.536    led_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.071 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.071    led[0]
    K15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 4.008ns (51.319%)  route 3.802ns (48.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_reg[3]/Q
                         net (fo=1, routed)           3.802     9.485    led_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.037 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.037    led[3]
    R18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.007ns (51.383%)  route 3.791ns (48.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_reg[2]/Q
                         net (fo=1, routed)           3.791     9.475    led_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.025 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.025    led[2]
    N14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.008ns (54.466%)  route 3.351ns (45.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_reg[4]/Q
                         net (fo=1, routed)           3.351     9.034    led_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.586 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.586    led[4]
    V17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.011ns (56.726%)  route 3.060ns (43.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.623     5.226    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  led_reg[5]/Q
                         net (fo=1, routed)           3.060     8.742    led_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.297 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.297    led[5]
    U17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.011ns (57.493%)  route 2.966ns (42.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.623     5.226    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  led_reg[6]/Q
                         net (fo=1, routed)           2.966     8.647    led_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.203 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.203    led[6]
    U16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.004ns (57.862%)  route 2.916ns (42.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.623     5.226    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  led_reg[7]/Q
                         net (fo=1, routed)           2.916     8.597    led_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.145 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.145    led[7]
    V16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.389ns (59.348%)  route 0.952ns (40.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_reg[7]/Q
                         net (fo=1, routed)           0.952     2.571    led_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.819 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.819    led[7]
    V16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.397ns (59.177%)  route 0.964ns (40.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_reg[6]/Q
                         net (fo=1, routed)           0.964     2.583    led_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.839 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.839    led[6]
    U16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.397ns (58.522%)  route 0.990ns (41.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_reg[5]/Q
                         net (fo=1, routed)           0.990     2.609    led_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.865 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.865    led[5]
    U17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.393ns (55.033%)  route 1.139ns (44.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_reg[4]/Q
                         net (fo=1, routed)           1.139     2.761    led_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.013 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.013    led[4]
    V17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.392ns (51.070%)  route 1.334ns (48.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_reg[2]/Q
                         net (fo=1, routed)           1.334     2.956    led_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.207 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.207    led[2]
    N14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.393ns (50.962%)  route 1.341ns (49.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_reg[3]/Q
                         net (fo=1, routed)           1.341     2.963    led_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.215 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.215    led[3]
    R18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.377ns (50.053%)  route 1.374ns (49.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_reg[0]/Q
                         net (fo=1, routed)           1.374     2.994    led_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.230 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.230    led[0]
    K15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.362ns (49.119%)  route 1.411ns (50.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  done_reg/Q
                         net (fo=1, routed)           1.411     3.035    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.256 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.256    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.394ns (45.298%)  route 1.684ns (54.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_reg[1]/Q
                         net (fo=1, routed)           1.684     3.306    led_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.559 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.559    led[1]
    J13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.405ns  (logic 1.397ns (41.028%)  route 2.008ns (58.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.562     1.481    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           2.008     3.630    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.886 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.886    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          7534 Endpoints
Min Delay          7534 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.446ns  (logic 1.602ns (9.739%)  route 14.844ns (90.262%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.866    16.446    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.674     5.096    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][70]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.446ns  (logic 1.602ns (9.739%)  route 14.844ns (90.262%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.866    16.446    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.674     5.096    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][70]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[7][70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.446ns  (logic 1.602ns (9.739%)  route 14.844ns (90.262%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.866    16.446    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.674     5.096    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][70]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[6][70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.346ns  (logic 1.602ns (9.798%)  route 14.744ns (90.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.766    16.346    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X59Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.674     5.096    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][70]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.331ns  (logic 1.602ns (9.807%)  route 14.729ns (90.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.751    16.331    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.675     5.097    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][64]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[2][64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.331ns  (logic 1.602ns (9.807%)  route 14.729ns (90.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.751    16.331    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.675     5.097    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][64]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[3][64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.331ns  (logic 1.602ns (9.807%)  route 14.729ns (90.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.751    16.331    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[3][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.675     5.097    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[3][64]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.324ns  (logic 1.602ns (9.811%)  route 14.722ns (90.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.744    16.324    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.670     5.092    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][69]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.324ns  (logic 1.602ns (9.811%)  route 14.722ns (90.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.744    16.324    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.670     5.092    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][69]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[7][69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.324ns  (logic 1.602ns (9.811%)  route 14.722ns (90.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        9.978    11.456    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.580 r  encrypt_inst/key_expansion/round_keys[1][0]_i_1/O
                         net (fo=1280, routed)        4.744    16.324    encrypt_inst/key_expansion/round_keys[1][0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        1.670     5.092    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][69]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.245ns (23.755%)  route 0.788ns (76.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.788     1.033    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X33Y99         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.843     2.008    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y99         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.245ns (22.254%)  route 0.857ns (77.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.857     1.103    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X33Y97         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.843     2.008    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y97         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.245ns (22.254%)  route 0.857ns (77.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.857     1.103    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X33Y97         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.843     2.008    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y97         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[38]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.245ns (22.254%)  route 0.857ns (77.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.857     1.103    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X33Y97         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.843     2.008    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y97         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.245ns (21.219%)  route 0.911ns (78.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.911     1.157    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X33Y96         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.842     2.007    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y96         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[32]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            index_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.262ns (21.382%)  route 0.963ns (78.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.963     1.224    sw_IBUF[5]
    SLICE_X51Y67         FDRE                                         r  index_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  index_3_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.245ns (20.038%)  route 0.979ns (79.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.979     1.225    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X32Y95         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.842     2.007    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X32Y95         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[33]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.245ns (19.753%)  route 0.997ns (80.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.997     1.243    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X36Y98         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.842     2.007    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.245ns (19.753%)  route 0.997ns (80.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.997     1.243    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X36Y98         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.842     2.007    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.245ns (19.753%)  route 0.997ns (80.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1966, routed)        0.997     1.243    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X36Y98         FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=6604, routed)        0.842     2.007    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[1]/C





