
scpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5a4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800b748  0800b748  0001b748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc08  0800bc08  00020290  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc08  0800bc08  0001bc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc10  0800bc10  00020290  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc10  0800bc10  0001bc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc14  0800bc14  0001bc14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000290  20000000  0800bc18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000290  0800bea8  00020290  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  0800bea8  00020624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001207a  00000000  00000000  00020303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a0b  00000000  00000000  0003237d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001058  00000000  00000000  00034d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd8  00000000  00000000  00035de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000183c0  00000000  00000000  00036ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000154b3  00000000  00000000  0004ee78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009221d  00000000  00000000  0006432b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b9c  00000000  00000000  000f6548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000fc0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000290 	.word	0x20000290
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b72c 	.word	0x0800b72c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000294 	.word	0x20000294
 80001dc:	0800b72c 	.word	0x0800b72c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b27      	ldr	r3, [pc, #156]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a26      	ldr	r2, [pc, #152]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001020:	f043 0304 	orr.w	r3, r3, #4
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800103c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a11      	ldr	r2, [pc, #68]	; (80010b8 <MX_GPIO_Init+0xb8>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800108c:	480b      	ldr	r0, [pc, #44]	; (80010bc <MX_GPIO_Init+0xbc>)
 800108e:	f002 f8ad 	bl	80031ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001092:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001096:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4804      	ldr	r0, [pc, #16]	; (80010bc <MX_GPIO_Init+0xbc>)
 80010ac:	f001 ff1a 	bl	8002ee4 <HAL_GPIO_Init>

}
 80010b0:	bf00      	nop
 80010b2:	3728      	adds	r7, #40	; 0x28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40020800 	.word	0x40020800

080010c0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <MX_I2C1_Init+0x50>)
 80010c6:	4a13      	ldr	r2, [pc, #76]	; (8001114 <MX_I2C1_Init+0x54>)
 80010c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80010ca:	4b11      	ldr	r3, [pc, #68]	; (8001110 <MX_I2C1_Init+0x50>)
 80010cc:	4a12      	ldr	r2, [pc, #72]	; (8001118 <MX_I2C1_Init+0x58>)
 80010ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010d0:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <MX_I2C1_Init+0x50>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <MX_I2C1_Init+0x50>)
 80010d8:	2200      	movs	r2, #0
 80010da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <MX_I2C1_Init+0x50>)
 80010de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e4:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010ea:	4b09      	ldr	r3, [pc, #36]	; (8001110 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <MX_I2C1_Init+0x50>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f6:	4b06      	ldr	r3, [pc, #24]	; (8001110 <MX_I2C1_Init+0x50>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010fc:	4804      	ldr	r0, [pc, #16]	; (8001110 <MX_I2C1_Init+0x50>)
 80010fe:	f002 f88f 	bl	8003220 <HAL_I2C_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001108:	f000 fd8c 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	200002ac 	.word	0x200002ac
 8001114:	40005400 	.word	0x40005400
 8001118:	00061a80 	.word	0x00061a80

0800111c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	; 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a1d      	ldr	r2, [pc, #116]	; (80011b0 <HAL_I2C_MspInit+0x94>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d134      	bne.n	80011a8 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	4b1c      	ldr	r3, [pc, #112]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a1b      	ldr	r2, [pc, #108]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b19      	ldr	r3, [pc, #100]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800115a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800115e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001160:	2312      	movs	r3, #18
 8001162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001168:	2303      	movs	r3, #3
 800116a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800116c:	2304      	movs	r3, #4
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4810      	ldr	r0, [pc, #64]	; (80011b8 <HAL_I2C_MspInit+0x9c>)
 8001178:	f001 feb4 	bl	8002ee4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	4a0b      	ldr	r2, [pc, #44]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 8001186:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800118a:	6413      	str	r3, [r2, #64]	; 0x40
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_I2C_MspInit+0x98>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	201f      	movs	r0, #31
 800119e:	f001 fdd8 	bl	8002d52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80011a2:	201f      	movs	r0, #31
 80011a4:	f001 fdf1 	bl	8002d8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011a8:	bf00      	nop
 80011aa:	3728      	adds	r7, #40	; 0x28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40005400 	.word	0x40005400
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020400 	.word	0x40020400

080011bc <PID_init>:
void apply_speed(); // applies the desired speed from -100 to 100 to robots.
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PID_init(PIDController *pid, float kp, float ki, float kd, float setpoint) {
 80011bc:	b480      	push	{r7}
 80011be:	b087      	sub	sp, #28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6178      	str	r0, [r7, #20]
 80011c4:	ed87 0a04 	vstr	s0, [r7, #16]
 80011c8:	edc7 0a03 	vstr	s1, [r7, #12]
 80011cc:	ed87 1a02 	vstr	s2, [r7, #8]
 80011d0:	edc7 1a01 	vstr	s3, [r7, #4]
    pid->kp = kp;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	609a      	str	r2, [r3, #8]
    pid->setpoint = setpoint;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	60da      	str	r2, [r3, #12]
    pid->integral = 0;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
    pid->prev_error = 0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
    total_Gz = 0;
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <PID_init+0x54>)
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	200003c0 	.word	0x200003c0

08001214 <PID_compute>:

float PID_compute(PIDController *pid, float input) {
 8001214:	b480      	push	{r7}
 8001216:	b087      	sub	sp, #28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	ed87 0a00 	vstr	s0, [r7]
	float error = pid->setpoint - input;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	ed93 7a03 	vldr	s14, [r3, #12]
 8001226:	edd7 7a00 	vldr	s15, [r7]
 800122a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122e:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->integral += error;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	ed93 7a04 	vldr	s14, [r3, #16]
 8001238:	edd7 7a05 	vldr	s15, [r7, #20]
 800123c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	edc3 7a04 	vstr	s15, [r3, #16]
    float derivative = error - pid->prev_error;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	edd3 7a05 	vldr	s15, [r3, #20]
 800124c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	edc7 7a04 	vstr	s15, [r7, #16]
    float output = pid->kp * error + pid->ki * pid->integral + pid->kd * derivative;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	ed93 7a00 	vldr	s14, [r3]
 800125e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001262:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	edd3 6a01 	vldr	s13, [r3, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001272:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001276:	ee37 7a27 	vadd.f32	s14, s14, s15
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001280:	edd7 7a04 	vldr	s15, [r7, #16]
 8001284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128c:	edc7 7a03 	vstr	s15, [r7, #12]
    pid->prev_error = error;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	697a      	ldr	r2, [r7, #20]
 8001294:	615a      	str	r2, [r3, #20]
    return output;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	ee07 3a90 	vmov	s15, r3
}
 800129c:	eeb0 0a67 	vmov.f32	s0, s15
 80012a0:	371c      	adds	r7, #28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
	...

080012ac <apply_speed>:

void apply_speed()
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
	// if current_speed = 0, stop!
	if (current_speed == 0)
 80012b2:	4b44      	ldr	r3, [pc, #272]	; (80013c4 <apply_speed+0x118>)
 80012b4:	f993 3000 	ldrsb.w	r3, [r3]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <apply_speed+0x24>
	{
		TIM1->CCR1 = MOTOR_STOP;
 80012bc:	4b42      	ldr	r3, [pc, #264]	; (80013c8 <apply_speed+0x11c>)
 80012be:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80012c2:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR3 = MOTOR_STOP;
 80012c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80012cc:	63da      	str	r2, [r3, #60]	; 0x3c
		return;
 80012ce:	e075      	b.n	80013bc <apply_speed+0x110>
	}
	else
	{
		int speedR = MOTOR_MAX_1 - (int)control_signal;
 80012d0:	4b3e      	ldr	r3, [pc, #248]	; (80013cc <apply_speed+0x120>)
 80012d2:	edd3 7a00 	vldr	s15, [r3]
 80012d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012da:	ee17 3a90 	vmov	r3, s15
 80012de:	f5c3 63af 	rsb	r3, r3, #1400	; 0x578
 80012e2:	607b      	str	r3, [r7, #4]
		if (speedR > MOTOR_SLOW_2)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f640 421c 	movw	r2, #3100	; 0xc1c
 80012ea:	4293      	cmp	r3, r2
 80012ec:	dd03      	ble.n	80012f6 <apply_speed+0x4a>
		{
			speedR = MOTOR_SLOW_2;
 80012ee:	f640 431c 	movw	r3, #3100	; 0xc1c
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	e006      	b.n	8001304 <apply_speed+0x58>
		}
		else if (speedR < MOTOR_MAX_1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80012fc:	da02      	bge.n	8001304 <apply_speed+0x58>
		{
			speedR = MOTOR_MAX_1;
 80012fe:	f44f 63af 	mov.w	r3, #1400	; 0x578
 8001302:	607b      	str	r3, [r7, #4]
		}
		int speedL = MOTOR_MAX_2 - (int)control_signal;
 8001304:	4b31      	ldr	r3, [pc, #196]	; (80013cc <apply_speed+0x120>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800130e:	ee17 3a90 	vmov	r3, s15
 8001312:	f5c3 538c 	rsb	r3, r3, #4480	; 0x1180
 8001316:	3314      	adds	r3, #20
 8001318:	603b      	str	r3, [r7, #0]
		if (speedL < MOTOR_SLOW_1)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8001320:	da03      	bge.n	800132a <apply_speed+0x7e>
		{
			speedL = MOTOR_SLOW_1;
 8001322:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	e007      	b.n	800133a <apply_speed+0x8e>
		}
		else if (speedL > MOTOR_MAX_2)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	f241 1294 	movw	r2, #4500	; 0x1194
 8001330:	4293      	cmp	r3, r2
 8001332:	dd02      	ble.n	800133a <apply_speed+0x8e>
		{
			speedL = MOTOR_MAX_2;
 8001334:	f241 1394 	movw	r3, #4500	; 0x1194
 8001338:	603b      	str	r3, [r7, #0]
		}
		// PID control
		current_Gz = MPU6050.Gz - Gz_mean;
 800133a:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <apply_speed+0x124>)
 800133c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001340:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <apply_speed+0x128>)
 8001342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001346:	f7fe ffa7 	bl	8000298 <__aeabi_dsub>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fc51 	bl	8000bf8 <__aeabi_d2f>
 8001356:	4603      	mov	r3, r0
 8001358:	4a1f      	ldr	r2, [pc, #124]	; (80013d8 <apply_speed+0x12c>)
 800135a:	6013      	str	r3, [r2, #0]
		total_Gz += current_Gz * (LOOP_DELAY / 1000.0f);
 800135c:	4b1e      	ldr	r3, [pc, #120]	; (80013d8 <apply_speed+0x12c>)
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80013dc <apply_speed+0x130>
 8001366:	ee27 7a87 	vmul.f32	s14, s15, s14
 800136a:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <apply_speed+0x134>)
 800136c:	edd3 7a00 	vldr	s15, [r3]
 8001370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001374:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <apply_speed+0x134>)
 8001376:	edc3 7a00 	vstr	s15, [r3]
		control_signal = PID_compute(&pid_m, total_Gz);
 800137a:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <apply_speed+0x134>)
 800137c:	edd3 7a00 	vldr	s15, [r3]
 8001380:	eeb0 0a67 	vmov.f32	s0, s15
 8001384:	4817      	ldr	r0, [pc, #92]	; (80013e4 <apply_speed+0x138>)
 8001386:	f7ff ff45 	bl	8001214 <PID_compute>
 800138a:	eef0 7a40 	vmov.f32	s15, s0
 800138e:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <apply_speed+0x120>)
 8001390:	edc3 7a00 	vstr	s15, [r3]

		if (current_speed > 0) // forward
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <apply_speed+0x118>)
 8001396:	f993 3000 	ldrsb.w	r3, [r3]
 800139a:	2b00      	cmp	r3, #0
 800139c:	dd07      	ble.n	80013ae <apply_speed+0x102>
		{
			TIM1->CCR1 = speedR;
 800139e:	4a0a      	ldr	r2, [pc, #40]	; (80013c8 <apply_speed+0x11c>)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6353      	str	r3, [r2, #52]	; 0x34
			TIM2->CCR3 = speedL;
 80013a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	63d3      	str	r3, [r2, #60]	; 0x3c
 80013ac:	e006      	b.n	80013bc <apply_speed+0x110>
		}
		else
		{
			TIM2->CCR3 = speedR;
 80013ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	63d3      	str	r3, [r2, #60]	; 0x3c
			TIM1->CCR1 = speedL;
 80013b6:	4a04      	ldr	r2, [pc, #16]	; (80013c8 <apply_speed+0x11c>)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	6353      	str	r3, [r2, #52]	; 0x34
		}
	}
}
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200003c9 	.word	0x200003c9
 80013c8:	40010000 	.word	0x40010000
 80013cc:	200003c4 	.word	0x200003c4
 80013d0:	20000300 	.word	0x20000300
 80013d4:	20000360 	.word	0x20000360
 80013d8:	200003bc 	.word	0x200003bc
 80013dc:	3c23d70a 	.word	0x3c23d70a
 80013e0:	200003c0 	.word	0x200003c0
 80013e4:	20000378 	.word	0x20000378

080013e8 <speed_ctl>:

void speed_ctl()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	current_speed = speed;
 80013ec:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <speed_ctl+0x3c>)
 80013ee:	f993 2000 	ldrsb.w	r2, [r3]
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <speed_ctl+0x40>)
 80013f4:	701a      	strb	r2, [r3, #0]
	PID_init(&pid_m, kp, ki, kd, 0);
 80013f6:	4b0d      	ldr	r3, [pc, #52]	; (800142c <speed_ctl+0x44>)
 80013f8:	edd3 7a00 	vldr	s15, [r3]
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <speed_ctl+0x48>)
 80013fe:	ed93 7a00 	vldr	s14, [r3]
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <speed_ctl+0x4c>)
 8001404:	edd3 6a00 	vldr	s13, [r3]
 8001408:	eddf 1a0b 	vldr	s3, [pc, #44]	; 8001438 <speed_ctl+0x50>
 800140c:	eeb0 1a66 	vmov.f32	s2, s13
 8001410:	eef0 0a47 	vmov.f32	s1, s14
 8001414:	eeb0 0a67 	vmov.f32	s0, s15
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <speed_ctl+0x54>)
 800141a:	f7ff fecf 	bl	80011bc <PID_init>
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200003c8 	.word	0x200003c8
 8001428:	200003c9 	.word	0x200003c9
 800142c:	20000000 	.word	0x20000000
 8001430:	200003a8 	.word	0x200003a8
 8001434:	200003ac 	.word	0x200003ac
 8001438:	00000000 	.word	0x00000000
 800143c:	20000378 	.word	0x20000378

08001440 <rotate>:

void rotate(float angle)
{
 8001440:	b5b0      	push	{r4, r5, r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle > 0)
 800144a:	edd7 7a01 	vldr	s15, [r7, #4]
 800144e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	dd09      	ble.n	800146c <rotate+0x2c>
		angle -= R_offset_error;
 8001458:	4b56      	ldr	r3, [pc, #344]	; (80015b4 <rotate+0x174>)
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001462:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001466:	edc7 7a01 	vstr	s15, [r7, #4]
 800146a:	e008      	b.n	800147e <rotate+0x3e>
	else
		angle += R_offset_error;
 800146c:	4b51      	ldr	r3, [pc, #324]	; (80015b4 <rotate+0x174>)
 800146e:	edd3 7a00 	vldr	s15, [r3]
 8001472:	ed97 7a01 	vldr	s14, [r7, #4]
 8001476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147a:	edc7 7a01 	vstr	s15, [r7, #4]

	total_Gz = 0;
 800147e:	4b4e      	ldr	r3, [pc, #312]	; (80015b8 <rotate+0x178>)
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
	PID_init(&pid_r, kp2, ki2, kd2, angle);
 8001486:	4b4d      	ldr	r3, [pc, #308]	; (80015bc <rotate+0x17c>)
 8001488:	edd3 7a00 	vldr	s15, [r3]
 800148c:	4b4c      	ldr	r3, [pc, #304]	; (80015c0 <rotate+0x180>)
 800148e:	ed93 7a00 	vldr	s14, [r3]
 8001492:	4b4c      	ldr	r3, [pc, #304]	; (80015c4 <rotate+0x184>)
 8001494:	edd3 6a00 	vldr	s13, [r3]
 8001498:	edd7 1a01 	vldr	s3, [r7, #4]
 800149c:	eeb0 1a66 	vmov.f32	s2, s13
 80014a0:	eef0 0a47 	vmov.f32	s1, s14
 80014a4:	eeb0 0a67 	vmov.f32	s0, s15
 80014a8:	4847      	ldr	r0, [pc, #284]	; (80015c8 <rotate+0x188>)
 80014aa:	f7ff fe87 	bl	80011bc <PID_init>

	if (angle > 0) // cw
 80014ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80014b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ba:	dd09      	ble.n	80014d0 <rotate+0x90>
	{
		TIM1->CCR1 = MOTOR_MAX_1;
 80014bc:	4b43      	ldr	r3, [pc, #268]	; (80015cc <rotate+0x18c>)
 80014be:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80014c2:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR3 = MOTOR_MAX_1;
 80014c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014c8:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80014cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80014ce:	e008      	b.n	80014e2 <rotate+0xa2>
	}
	else // ccw
	{
		TIM1->CCR1 = MOTOR_MAX_2;
 80014d0:	4b3e      	ldr	r3, [pc, #248]	; (80015cc <rotate+0x18c>)
 80014d2:	f241 1294 	movw	r2, #4500	; 0x1194
 80014d6:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR3 = MOTOR_MAX_2;
 80014d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014dc:	f241 1294 	movw	r2, #4500	; 0x1194
 80014e0:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	int fixStop = 150;
 80014e2:	2396      	movs	r3, #150	; 0x96
 80014e4:	60fb      	str	r3, [r7, #12]
	HAL_Delay(fixStop);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fb33 	bl	8002b54 <HAL_Delay>
	while (fabs(total_Gz) < fabs(angle))
 80014ee:	e047      	b.n	8001580 <rotate+0x140>
	{
		HAL_Delay(Rdelay);
 80014f0:	4b37      	ldr	r3, [pc, #220]	; (80015d0 <rotate+0x190>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f001 fb2d 	bl	8002b54 <HAL_Delay>
		MPU6050_Read_All(&hi2c1, &MPU6050);
 80014fa:	4936      	ldr	r1, [pc, #216]	; (80015d4 <rotate+0x194>)
 80014fc:	4836      	ldr	r0, [pc, #216]	; (80015d8 <rotate+0x198>)
 80014fe:	f000 fbef 	bl	8001ce0 <MPU6050_Read_All>
		current_Gz = (MPU6050.Gz - Gz_mean) * (1+GzMul);
 8001502:	4b34      	ldr	r3, [pc, #208]	; (80015d4 <rotate+0x194>)
 8001504:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001508:	4b34      	ldr	r3, [pc, #208]	; (80015dc <rotate+0x19c>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7fe fec3 	bl	8000298 <__aeabi_dsub>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4614      	mov	r4, r2
 8001518:	461d      	mov	r5, r3
 800151a:	4b31      	ldr	r3, [pc, #196]	; (80015e0 <rotate+0x1a0>)
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001524:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001528:	ee17 0a90 	vmov	r0, s15
 800152c:	f7ff f814 	bl	8000558 <__aeabi_f2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7ff f866 	bl	8000608 <__aeabi_dmul>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4610      	mov	r0, r2
 8001542:	4619      	mov	r1, r3
 8001544:	f7ff fb58 	bl	8000bf8 <__aeabi_d2f>
 8001548:	4603      	mov	r3, r0
 800154a:	4a26      	ldr	r2, [pc, #152]	; (80015e4 <rotate+0x1a4>)
 800154c:	6013      	str	r3, [r2, #0]
		total_Gz += fabs(current_Gz * (Rdelay / 1000.0f));
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <rotate+0x190>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	ee07 3a90 	vmov	s15, r3
 8001556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800155a:	eddf 6a23 	vldr	s13, [pc, #140]	; 80015e8 <rotate+0x1a8>
 800155e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001562:	4b20      	ldr	r3, [pc, #128]	; (80015e4 <rotate+0x1a4>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156c:	eeb0 7ae7 	vabs.f32	s14, s15
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <rotate+0x178>)
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <rotate+0x178>)
 800157c:	edc3 7a00 	vstr	s15, [r3]
	while (fabs(total_Gz) < fabs(angle))
 8001580:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <rotate+0x178>)
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	eeb0 7ae7 	vabs.f32	s14, s15
 800158a:	edd7 7a01 	vldr	s15, [r7, #4]
 800158e:	eef0 7ae7 	vabs.f32	s15, s15
 8001592:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	d4a9      	bmi.n	80014f0 <rotate+0xb0>
	}

	TIM1->CCR1 = 0;
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <rotate+0x18c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR3 = 0;
 80015a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a6:	2200      	movs	r2, #0
 80015a8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bdb0      	pop	{r4, r5, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200003b8 	.word	0x200003b8
 80015b8:	200003c0 	.word	0x200003c0
 80015bc:	20000004 	.word	0x20000004
 80015c0:	20000008 	.word	0x20000008
 80015c4:	200003b0 	.word	0x200003b0
 80015c8:	20000390 	.word	0x20000390
 80015cc:	40010000 	.word	0x40010000
 80015d0:	2000000c 	.word	0x2000000c
 80015d4:	20000300 	.word	0x20000300
 80015d8:	200002ac 	.word	0x200002ac
 80015dc:	20000360 	.word	0x20000360
 80015e0:	200003b4 	.word	0x200003b4
 80015e4:	200003bc 	.word	0x200003bc
 80015e8:	447a0000 	.word	0x447a0000

080015ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f2:	f001 fa3d 	bl	8002a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f6:	f000 fa7b 	bl	8001af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015fa:	f7ff fd01 	bl	8001000 <MX_GPIO_Init>
  MX_TIM1_Init();
 80015fe:	f000 ffe5 	bl	80025cc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001602:	f001 f883 	bl	800270c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001606:	f001 f98f 	bl	8002928 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800160a:	f7ff fd59 	bl	80010c0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800160e:	2201      	movs	r2, #1
 8001610:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001614:	486b      	ldr	r0, [pc, #428]	; (80017c4 <main+0x1d8>)
 8001616:	f001 fde9 	bl	80031ec <HAL_GPIO_WritePin>
  HAL_Delay(10000);
 800161a:	f242 7010 	movw	r0, #10000	; 0x2710
 800161e:	f001 fa99 	bl	8002b54 <HAL_Delay>

  while (MPU6050_Init(&hi2c1) == 1); //Initialise the MPU6050
 8001622:	bf00      	nop
 8001624:	4868      	ldr	r0, [pc, #416]	; (80017c8 <main+0x1dc>)
 8001626:	f000 fb02 	bl	8001c2e <MPU6050_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b01      	cmp	r3, #1
 800162e:	d0f9      	beq.n	8001624 <main+0x38>
  // calibrate MPU6050
  for(int interations = 0; interations < CALIB; interations++)
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	e030      	b.n	8001698 <main+0xac>
  {
	  MPU6050_Read_All(&hi2c1, &MPU6050);
 8001636:	4965      	ldr	r1, [pc, #404]	; (80017cc <main+0x1e0>)
 8001638:	4863      	ldr	r0, [pc, #396]	; (80017c8 <main+0x1dc>)
 800163a:	f000 fb51 	bl	8001ce0 <MPU6050_Read_All>
	  Gz_mean += MPU6050.Gz;
 800163e:	4b63      	ldr	r3, [pc, #396]	; (80017cc <main+0x1e0>)
 8001640:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001644:	4b62      	ldr	r3, [pc, #392]	; (80017d0 <main+0x1e4>)
 8001646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164a:	f7fe fe27 	bl	800029c <__adddf3>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	495f      	ldr	r1, [pc, #380]	; (80017d0 <main+0x1e4>)
 8001654:	e9c1 2300 	strd	r2, r3, [r1]
	  Ax_mean += MPU6050.Ax;
 8001658:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <main+0x1e0>)
 800165a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800165e:	4b5d      	ldr	r3, [pc, #372]	; (80017d4 <main+0x1e8>)
 8001660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001664:	f7fe fe1a 	bl	800029c <__adddf3>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4959      	ldr	r1, [pc, #356]	; (80017d4 <main+0x1e8>)
 800166e:	e9c1 2300 	strd	r2, r3, [r1]
	  Ay_mean += MPU6050.Ay;
 8001672:	4b56      	ldr	r3, [pc, #344]	; (80017cc <main+0x1e0>)
 8001674:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001678:	4b57      	ldr	r3, [pc, #348]	; (80017d8 <main+0x1ec>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7fe fe0d 	bl	800029c <__adddf3>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4954      	ldr	r1, [pc, #336]	; (80017d8 <main+0x1ec>)
 8001688:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_Delay(10);
 800168c:	200a      	movs	r0, #10
 800168e:	f001 fa61 	bl	8002b54 <HAL_Delay>
  for(int interations = 0; interations < CALIB; interations++)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	3301      	adds	r3, #1
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800169e:	dbca      	blt.n	8001636 <main+0x4a>
  }
  Gz_mean /= CALIB;
 80016a0:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <main+0x1e4>)
 80016a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	4b4c      	ldr	r3, [pc, #304]	; (80017dc <main+0x1f0>)
 80016ac:	f7ff f8d6 	bl	800085c <__aeabi_ddiv>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4946      	ldr	r1, [pc, #280]	; (80017d0 <main+0x1e4>)
 80016b6:	e9c1 2300 	strd	r2, r3, [r1]
  Ax_mean /= CALIB;
 80016ba:	4b46      	ldr	r3, [pc, #280]	; (80017d4 <main+0x1e8>)
 80016bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	4b45      	ldr	r3, [pc, #276]	; (80017dc <main+0x1f0>)
 80016c6:	f7ff f8c9 	bl	800085c <__aeabi_ddiv>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4941      	ldr	r1, [pc, #260]	; (80017d4 <main+0x1e8>)
 80016d0:	e9c1 2300 	strd	r2, r3, [r1]
  Ay_mean /= CALIB;
 80016d4:	4b40      	ldr	r3, [pc, #256]	; (80017d8 <main+0x1ec>)
 80016d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b3f      	ldr	r3, [pc, #252]	; (80017dc <main+0x1f0>)
 80016e0:	f7ff f8bc 	bl	800085c <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	493b      	ldr	r1, [pc, #236]	; (80017d8 <main+0x1ec>)
 80016ea:	e9c1 2300 	strd	r2, r3, [r1]

  HAL_TIM_PWM_Init(&htim1);
 80016ee:	483c      	ldr	r0, [pc, #240]	; (80017e0 <main+0x1f4>)
 80016f0:	f003 f9fd 	bl	8004aee <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Init(&htim2);
 80016f4:	483b      	ldr	r0, [pc, #236]	; (80017e4 <main+0x1f8>)
 80016f6:	f003 f9fa 	bl	8004aee <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016fa:	2100      	movs	r1, #0
 80016fc:	4838      	ldr	r0, [pc, #224]	; (80017e0 <main+0x1f4>)
 80016fe:	f003 fa4f 	bl	8004ba0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001702:	2108      	movs	r1, #8
 8001704:	4837      	ldr	r0, [pc, #220]	; (80017e4 <main+0x1f8>)
 8001706:	f003 fa4b 	bl	8004ba0 <HAL_TIM_PWM_Start>
  TIM1->CR1 = 0x01;
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <main+0x1fc>)
 800170c:	2201      	movs	r2, #1
 800170e:	601a      	str	r2, [r3, #0]
  TIM2->CR1 = 0x01;
 8001710:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, sizeof(UART1_rxBuffer));
 8001718:	2201      	movs	r2, #1
 800171a:	4934      	ldr	r1, [pc, #208]	; (80017ec <main+0x200>)
 800171c:	4834      	ldr	r0, [pc, #208]	; (80017f0 <main+0x204>)
 800171e:	f004 f8e4 	bl	80058ea <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001728:	4826      	ldr	r0, [pc, #152]	; (80017c4 <main+0x1d8>)
 800172a:	f001 fd5f 	bl	80031ec <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// check if there is any new command
	if (USART_recive == 1)
 800172e:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <main+0x208>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	f040 8141 	bne.w	80019ba <main+0x3ce>
	{
	  char *delimiter = " ";
 8001738:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <main+0x20c>)
 800173a:	60bb      	str	r3, [r7, #8]
	  char *saveptr;
	  char *token;
	  token = strtok_r(rx_buffer, delimiter, &saveptr);
 800173c:	463b      	mov	r3, r7
 800173e:	461a      	mov	r2, r3
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	482e      	ldr	r0, [pc, #184]	; (80017fc <main+0x210>)
 8001744:	f006 feeb 	bl	800851e <strtok_r>
 8001748:	6078      	str	r0, [r7, #4]
	  if (token != NULL) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d004      	beq.n	800175a <main+0x16e>
		  command = token[0];
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781a      	ldrb	r2, [r3, #0]
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <main+0x214>)
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	e002      	b.n	8001760 <main+0x174>
	  }
	  else
	  {
		  command = COMMAND_NC; // failed to read the command, so drop it
 800175a:	4b29      	ldr	r3, [pc, #164]	; (8001800 <main+0x214>)
 800175c:	224e      	movs	r2, #78	; 0x4e
 800175e:	701a      	strb	r2, [r3, #0]
	  }
	  // commands with 1 or 2 arguments
	  if (command == COMMAND_MOVE || command == COMMAND_ROTATE)
 8001760:	4b27      	ldr	r3, [pc, #156]	; (8001800 <main+0x214>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b4d      	cmp	r3, #77	; 0x4d
 8001766:	d003      	beq.n	8001770 <main+0x184>
 8001768:	4b25      	ldr	r3, [pc, #148]	; (8001800 <main+0x214>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b52      	cmp	r3, #82	; 0x52
 800176e:	d150      	bne.n	8001812 <main+0x226>
	  {
		  token = strtok_r(NULL, delimiter, &saveptr);
 8001770:	463b      	mov	r3, r7
 8001772:	461a      	mov	r2, r3
 8001774:	68b9      	ldr	r1, [r7, #8]
 8001776:	2000      	movs	r0, #0
 8001778:	f006 fed1 	bl	800851e <strtok_r>
 800177c:	6078      	str	r0, [r7, #4]
		  if (token != NULL) {
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <main+0x1a6>
			  Arg1 = atoi(token);
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f005 f84c 	bl	8006822 <atoi>
 800178a:	4603      	mov	r3, r0
 800178c:	4a1d      	ldr	r2, [pc, #116]	; (8001804 <main+0x218>)
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	e002      	b.n	8001798 <main+0x1ac>
		  }
		  else
		  {
			  command = COMMAND_NC; // failed to read arguments, so drop the command
 8001792:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <main+0x214>)
 8001794:	224e      	movs	r2, #78	; 0x4e
 8001796:	701a      	strb	r2, [r3, #0]
		  }
		  // commands with a second argument
		  if (command == COMMAND_MOVE)
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <main+0x214>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b4d      	cmp	r3, #77	; 0x4d
 800179e:	d138      	bne.n	8001812 <main+0x226>
		  {
			  token = strtok_r(NULL, delimiter, &saveptr);
 80017a0:	463b      	mov	r3, r7
 80017a2:	461a      	mov	r2, r3
 80017a4:	68b9      	ldr	r1, [r7, #8]
 80017a6:	2000      	movs	r0, #0
 80017a8:	f006 feb9 	bl	800851e <strtok_r>
 80017ac:	6078      	str	r0, [r7, #4]
			  if (token != NULL) {
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d02b      	beq.n	800180c <main+0x220>
				  Arg2 = atoi(token);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f005 f834 	bl	8006822 <atoi>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4a12      	ldr	r2, [pc, #72]	; (8001808 <main+0x21c>)
 80017be:	6013      	str	r3, [r2, #0]
 80017c0:	e027      	b.n	8001812 <main+0x226>
 80017c2:	bf00      	nop
 80017c4:	40020800 	.word	0x40020800
 80017c8:	200002ac 	.word	0x200002ac
 80017cc:	20000300 	.word	0x20000300
 80017d0:	20000360 	.word	0x20000360
 80017d4:	20000368 	.word	0x20000368
 80017d8:	20000370 	.word	0x20000370
 80017dc:	408f4000 	.word	0x408f4000
 80017e0:	20000400 	.word	0x20000400
 80017e4:	20000448 	.word	0x20000448
 80017e8:	40010000 	.word	0x40010000
 80017ec:	200003ec 	.word	0x200003ec
 80017f0:	20000490 	.word	0x20000490
 80017f4:	200003eb 	.word	0x200003eb
 80017f8:	0800b748 	.word	0x0800b748
 80017fc:	200003cc 	.word	0x200003cc
 8001800:	20000010 	.word	0x20000010
 8001804:	200003f0 	.word	0x200003f0
 8001808:	200003f4 	.word	0x200003f4
			  }
			  else
			  {
				  command = COMMAND_NC; // failed to read arguments, so drop the command
 800180c:	4ba4      	ldr	r3, [pc, #656]	; (8001aa0 <main+0x4b4>)
 800180e:	224e      	movs	r2, #78	; 0x4e
 8001810:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }
	  // TODO: remove later / for debugging
	  if (command == 'P')
 8001812:	4ba3      	ldr	r3, [pc, #652]	; (8001aa0 <main+0x4b4>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b50      	cmp	r3, #80	; 0x50
 8001818:	d14f      	bne.n	80018ba <main+0x2ce>
	  {
		  token = strtok_r(NULL, delimiter, &saveptr);
 800181a:	463b      	mov	r3, r7
 800181c:	461a      	mov	r2, r3
 800181e:	68b9      	ldr	r1, [r7, #8]
 8001820:	2000      	movs	r0, #0
 8001822:	f006 fe7c 	bl	800851e <strtok_r>
 8001826:	6078      	str	r0, [r7, #4]
		  kp = atof(token);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f004 fff7 	bl	800681c <atof>
 800182e:	ec53 2b10 	vmov	r2, r3, d0
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f7ff f9df 	bl	8000bf8 <__aeabi_d2f>
 800183a:	4603      	mov	r3, r0
 800183c:	4a99      	ldr	r2, [pc, #612]	; (8001aa4 <main+0x4b8>)
 800183e:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 8001840:	463b      	mov	r3, r7
 8001842:	461a      	mov	r2, r3
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	2000      	movs	r0, #0
 8001848:	f006 fe69 	bl	800851e <strtok_r>
 800184c:	6078      	str	r0, [r7, #4]
		  ki = atof(token);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f004 ffe4 	bl	800681c <atof>
 8001854:	ec53 2b10 	vmov	r2, r3, d0
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f7ff f9cc 	bl	8000bf8 <__aeabi_d2f>
 8001860:	4603      	mov	r3, r0
 8001862:	4a91      	ldr	r2, [pc, #580]	; (8001aa8 <main+0x4bc>)
 8001864:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 8001866:	463b      	mov	r3, r7
 8001868:	461a      	mov	r2, r3
 800186a:	68b9      	ldr	r1, [r7, #8]
 800186c:	2000      	movs	r0, #0
 800186e:	f006 fe56 	bl	800851e <strtok_r>
 8001872:	6078      	str	r0, [r7, #4]
		  kd = atof(token);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f004 ffd1 	bl	800681c <atof>
 800187a:	ec53 2b10 	vmov	r2, r3, d0
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	f7ff f9b9 	bl	8000bf8 <__aeabi_d2f>
 8001886:	4603      	mov	r3, r0
 8001888:	4a88      	ldr	r2, [pc, #544]	; (8001aac <main+0x4c0>)
 800188a:	6013      	str	r3, [r2, #0]
		  PID_init(&pid_m, kp, ki, kd, 0);
 800188c:	4b85      	ldr	r3, [pc, #532]	; (8001aa4 <main+0x4b8>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	4b85      	ldr	r3, [pc, #532]	; (8001aa8 <main+0x4bc>)
 8001894:	ed93 7a00 	vldr	s14, [r3]
 8001898:	4b84      	ldr	r3, [pc, #528]	; (8001aac <main+0x4c0>)
 800189a:	edd3 6a00 	vldr	s13, [r3]
 800189e:	eddf 1a84 	vldr	s3, [pc, #528]	; 8001ab0 <main+0x4c4>
 80018a2:	eeb0 1a66 	vmov.f32	s2, s13
 80018a6:	eef0 0a47 	vmov.f32	s1, s14
 80018aa:	eeb0 0a67 	vmov.f32	s0, s15
 80018ae:	4881      	ldr	r0, [pc, #516]	; (8001ab4 <main+0x4c8>)
 80018b0:	f7ff fc84 	bl	80011bc <PID_init>
		  command = COMMAND_NC;
 80018b4:	4b7a      	ldr	r3, [pc, #488]	; (8001aa0 <main+0x4b4>)
 80018b6:	224e      	movs	r2, #78	; 0x4e
 80018b8:	701a      	strb	r2, [r3, #0]
	  }
	  if (command == 'X')
 80018ba:	4b79      	ldr	r3, [pc, #484]	; (8001aa0 <main+0x4b4>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b58      	cmp	r3, #88	; 0x58
 80018c0:	d16e      	bne.n	80019a0 <main+0x3b4>
	  {
		  token = strtok_r(NULL, delimiter, &saveptr);
 80018c2:	463b      	mov	r3, r7
 80018c4:	461a      	mov	r2, r3
 80018c6:	68b9      	ldr	r1, [r7, #8]
 80018c8:	2000      	movs	r0, #0
 80018ca:	f006 fe28 	bl	800851e <strtok_r>
 80018ce:	6078      	str	r0, [r7, #4]
		  kp2 = atof(token);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f004 ffa3 	bl	800681c <atof>
 80018d6:	ec53 2b10 	vmov	r2, r3, d0
 80018da:	4610      	mov	r0, r2
 80018dc:	4619      	mov	r1, r3
 80018de:	f7ff f98b 	bl	8000bf8 <__aeabi_d2f>
 80018e2:	4603      	mov	r3, r0
 80018e4:	4a74      	ldr	r2, [pc, #464]	; (8001ab8 <main+0x4cc>)
 80018e6:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 80018e8:	463b      	mov	r3, r7
 80018ea:	461a      	mov	r2, r3
 80018ec:	68b9      	ldr	r1, [r7, #8]
 80018ee:	2000      	movs	r0, #0
 80018f0:	f006 fe15 	bl	800851e <strtok_r>
 80018f4:	6078      	str	r0, [r7, #4]
		  ki2 = atof(token);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f004 ff90 	bl	800681c <atof>
 80018fc:	ec53 2b10 	vmov	r2, r3, d0
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f978 	bl	8000bf8 <__aeabi_d2f>
 8001908:	4603      	mov	r3, r0
 800190a:	4a6c      	ldr	r2, [pc, #432]	; (8001abc <main+0x4d0>)
 800190c:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 800190e:	463b      	mov	r3, r7
 8001910:	461a      	mov	r2, r3
 8001912:	68b9      	ldr	r1, [r7, #8]
 8001914:	2000      	movs	r0, #0
 8001916:	f006 fe02 	bl	800851e <strtok_r>
 800191a:	6078      	str	r0, [r7, #4]
		  kd2 = atof(token);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f004 ff7d 	bl	800681c <atof>
 8001922:	ec53 2b10 	vmov	r2, r3, d0
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f965 	bl	8000bf8 <__aeabi_d2f>
 800192e:	4603      	mov	r3, r0
 8001930:	4a63      	ldr	r2, [pc, #396]	; (8001ac0 <main+0x4d4>)
 8001932:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 8001934:	463b      	mov	r3, r7
 8001936:	461a      	mov	r2, r3
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	2000      	movs	r0, #0
 800193c:	f006 fdef 	bl	800851e <strtok_r>
 8001940:	6078      	str	r0, [r7, #4]
		  GzMul = atof(token);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f004 ff6a 	bl	800681c <atof>
 8001948:	ec53 2b10 	vmov	r2, r3, d0
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f952 	bl	8000bf8 <__aeabi_d2f>
 8001954:	4603      	mov	r3, r0
 8001956:	4a5b      	ldr	r2, [pc, #364]	; (8001ac4 <main+0x4d8>)
 8001958:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 800195a:	463b      	mov	r3, r7
 800195c:	461a      	mov	r2, r3
 800195e:	68b9      	ldr	r1, [r7, #8]
 8001960:	2000      	movs	r0, #0
 8001962:	f006 fddc 	bl	800851e <strtok_r>
 8001966:	6078      	str	r0, [r7, #4]
		  R_offset_error = atof(token);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f004 ff57 	bl	800681c <atof>
 800196e:	ec53 2b10 	vmov	r2, r3, d0
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff f93f 	bl	8000bf8 <__aeabi_d2f>
 800197a:	4603      	mov	r3, r0
 800197c:	4a52      	ldr	r2, [pc, #328]	; (8001ac8 <main+0x4dc>)
 800197e:	6013      	str	r3, [r2, #0]
		  token = strtok_r(NULL, delimiter, &saveptr);
 8001980:	463b      	mov	r3, r7
 8001982:	461a      	mov	r2, r3
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	2000      	movs	r0, #0
 8001988:	f006 fdc9 	bl	800851e <strtok_r>
 800198c:	6078      	str	r0, [r7, #4]
		  Rdelay = atoi(token);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f004 ff47 	bl	8006822 <atoi>
 8001994:	4603      	mov	r3, r0
 8001996:	4a4d      	ldr	r2, [pc, #308]	; (8001acc <main+0x4e0>)
 8001998:	6013      	str	r3, [r2, #0]
		  command = COMMAND_NC;
 800199a:	4b41      	ldr	r3, [pc, #260]	; (8001aa0 <main+0x4b4>)
 800199c:	224e      	movs	r2, #78	; 0x4e
 800199e:	701a      	strb	r2, [r3, #0]
	  }
	  USART_recive = 0;
 80019a0:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <main+0x4e4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	701a      	strb	r2, [r3, #0]
	  if (command == COMMAND_NC)
 80019a6:	4b3e      	ldr	r3, [pc, #248]	; (8001aa0 <main+0x4b4>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b4e      	cmp	r3, #78	; 0x4e
 80019ac:	d105      	bne.n	80019ba <main+0x3ce>
		  HAL_UART_Transmit(&huart1, (uint8_t *)("DONE"), sizeof("DONE"), 100);
 80019ae:	2364      	movs	r3, #100	; 0x64
 80019b0:	2205      	movs	r2, #5
 80019b2:	4948      	ldr	r1, [pc, #288]	; (8001ad4 <main+0x4e8>)
 80019b4:	4848      	ldr	r0, [pc, #288]	; (8001ad8 <main+0x4ec>)
 80019b6:	f003 ff06 	bl	80057c6 <HAL_UART_Transmit>
	}
	// handle current command
	switch(command)
 80019ba:	4b39      	ldr	r3, [pc, #228]	; (8001aa0 <main+0x4b4>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	3b48      	subs	r3, #72	; 0x48
 80019c0:	2b0a      	cmp	r3, #10
 80019c2:	d86b      	bhi.n	8001a9c <main+0x4b0>
 80019c4:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <main+0x3e0>)
 80019c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ca:	bf00      	nop
 80019cc:	080019f9 	.word	0x080019f9
 80019d0:	08001a9d 	.word	0x08001a9d
 80019d4:	08001a9d 	.word	0x08001a9d
 80019d8:	08001a9d 	.word	0x08001a9d
 80019dc:	08001a9d 	.word	0x08001a9d
 80019e0:	08001a1b 	.word	0x08001a1b
 80019e4:	08001a9d 	.word	0x08001a9d
 80019e8:	08001a9d 	.word	0x08001a9d
 80019ec:	08001a9d 	.word	0x08001a9d
 80019f0:	08001a9d 	.word	0x08001a9d
 80019f4:	08001a75 	.word	0x08001a75
	case COMMAND_NC:
		// nothing to do
		break;
	case COMMAND_HALT:
		// stop both movement and rotation
		speed = 0;
 80019f8:	4b38      	ldr	r3, [pc, #224]	; (8001adc <main+0x4f0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
		speed_ctl();
 80019fe:	f7ff fcf3 	bl	80013e8 <speed_ctl>
		apply_speed();
 8001a02:	f7ff fc53 	bl	80012ac <apply_speed>
		command = COMMAND_NC; // command done
 8001a06:	4b26      	ldr	r3, [pc, #152]	; (8001aa0 <main+0x4b4>)
 8001a08:	224e      	movs	r2, #78	; 0x4e
 8001a0a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *)("DONE"), sizeof("DONE"), 100);
 8001a0c:	2364      	movs	r3, #100	; 0x64
 8001a0e:	2205      	movs	r2, #5
 8001a10:	4930      	ldr	r1, [pc, #192]	; (8001ad4 <main+0x4e8>)
 8001a12:	4831      	ldr	r0, [pc, #196]	; (8001ad8 <main+0x4ec>)
 8001a14:	f003 fed7 	bl	80057c6 <HAL_UART_Transmit>
		break;
 8001a18:	e041      	b.n	8001a9e <main+0x4b2>
	case COMMAND_MOVE:
		// set speed
		speed = Arg1;
 8001a1a:	4b31      	ldr	r3, [pc, #196]	; (8001ae0 <main+0x4f4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	b25a      	sxtb	r2, r3
 8001a20:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <main+0x4f0>)
 8001a22:	701a      	strb	r2, [r3, #0]
		speed_ctl();
 8001a24:	f7ff fce0 	bl	80013e8 <speed_ctl>
		apply_speed();
 8001a28:	f7ff fc40 	bl	80012ac <apply_speed>
		while(Arg2 > 0)
 8001a2c:	e00d      	b.n	8001a4a <main+0x45e>
		{
			Arg2 -= LOOP_DELAY;
 8001a2e:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <main+0x4f8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	3b0a      	subs	r3, #10
 8001a34:	4a2b      	ldr	r2, [pc, #172]	; (8001ae4 <main+0x4f8>)
 8001a36:	6013      	str	r3, [r2, #0]
			HAL_Delay(LOOP_DELAY);
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f001 f88b 	bl	8002b54 <HAL_Delay>
			MPU6050_Read_All(&hi2c1, &MPU6050);
 8001a3e:	492a      	ldr	r1, [pc, #168]	; (8001ae8 <main+0x4fc>)
 8001a40:	482a      	ldr	r0, [pc, #168]	; (8001aec <main+0x500>)
 8001a42:	f000 f94d 	bl	8001ce0 <MPU6050_Read_All>
			apply_speed();
 8001a46:	f7ff fc31 	bl	80012ac <apply_speed>
		while(Arg2 > 0)
 8001a4a:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <main+0x4f8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	dced      	bgt.n	8001a2e <main+0x442>
		}
		speed = 0;
 8001a52:	4b22      	ldr	r3, [pc, #136]	; (8001adc <main+0x4f0>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
		speed_ctl();
 8001a58:	f7ff fcc6 	bl	80013e8 <speed_ctl>
		apply_speed();
 8001a5c:	f7ff fc26 	bl	80012ac <apply_speed>
		command = COMMAND_NC; // command done
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <main+0x4b4>)
 8001a62:	224e      	movs	r2, #78	; 0x4e
 8001a64:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *)("DONE"), sizeof("DONE"), 100);
 8001a66:	2364      	movs	r3, #100	; 0x64
 8001a68:	2205      	movs	r2, #5
 8001a6a:	491a      	ldr	r1, [pc, #104]	; (8001ad4 <main+0x4e8>)
 8001a6c:	481a      	ldr	r0, [pc, #104]	; (8001ad8 <main+0x4ec>)
 8001a6e:	f003 feaa 	bl	80057c6 <HAL_UART_Transmit>
		break;
 8001a72:	e014      	b.n	8001a9e <main+0x4b2>
	case COMMAND_ROTATE:
		rotate(Arg1);
 8001a74:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <main+0x4f4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	ee07 3a90 	vmov	s15, r3
 8001a7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a80:	eeb0 0a67 	vmov.f32	s0, s15
 8001a84:	f7ff fcdc 	bl	8001440 <rotate>
		command = COMMAND_NC; // command done
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <main+0x4b4>)
 8001a8a:	224e      	movs	r2, #78	; 0x4e
 8001a8c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *)("DONE"), sizeof("DONE"), 100);
 8001a8e:	2364      	movs	r3, #100	; 0x64
 8001a90:	2205      	movs	r2, #5
 8001a92:	4910      	ldr	r1, [pc, #64]	; (8001ad4 <main+0x4e8>)
 8001a94:	4810      	ldr	r0, [pc, #64]	; (8001ad8 <main+0x4ec>)
 8001a96:	f003 fe96 	bl	80057c6 <HAL_UART_Transmit>
		break;
 8001a9a:	e000      	b.n	8001a9e <main+0x4b2>
	default:
		// TODO: implementation of other commands
		break;
 8001a9c:	bf00      	nop
	if (USART_recive == 1)
 8001a9e:	e646      	b.n	800172e <main+0x142>
 8001aa0:	20000010 	.word	0x20000010
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	200003a8 	.word	0x200003a8
 8001aac:	200003ac 	.word	0x200003ac
 8001ab0:	00000000 	.word	0x00000000
 8001ab4:	20000378 	.word	0x20000378
 8001ab8:	20000004 	.word	0x20000004
 8001abc:	20000008 	.word	0x20000008
 8001ac0:	200003b0 	.word	0x200003b0
 8001ac4:	200003b4 	.word	0x200003b4
 8001ac8:	200003b8 	.word	0x200003b8
 8001acc:	2000000c 	.word	0x2000000c
 8001ad0:	200003eb 	.word	0x200003eb
 8001ad4:	0800b74c 	.word	0x0800b74c
 8001ad8:	20000490 	.word	0x20000490
 8001adc:	200003c8 	.word	0x200003c8
 8001ae0:	200003f0 	.word	0x200003f0
 8001ae4:	200003f4 	.word	0x200003f4
 8001ae8:	20000300 	.word	0x20000300
 8001aec:	200002ac 	.word	0x200002ac

08001af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b094      	sub	sp, #80	; 0x50
 8001af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001af6:	f107 0320 	add.w	r3, r7, #32
 8001afa:	2230      	movs	r2, #48	; 0x30
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f006 fccb 	bl	800849a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b04:	f107 030c 	add.w	r3, r7, #12
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b14:	2300      	movs	r3, #0
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	4b28      	ldr	r3, [pc, #160]	; (8001bbc <SystemClock_Config+0xcc>)
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1c:	4a27      	ldr	r2, [pc, #156]	; (8001bbc <SystemClock_Config+0xcc>)
 8001b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b22:	6413      	str	r3, [r2, #64]	; 0x40
 8001b24:	4b25      	ldr	r3, [pc, #148]	; (8001bbc <SystemClock_Config+0xcc>)
 8001b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b30:	2300      	movs	r3, #0
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <SystemClock_Config+0xd0>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b3c:	4a20      	ldr	r2, [pc, #128]	; (8001bc0 <SystemClock_Config+0xd0>)
 8001b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	4b1e      	ldr	r3, [pc, #120]	; (8001bc0 <SystemClock_Config+0xd0>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b50:	2301      	movs	r3, #1
 8001b52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 20;
 8001b64:	2314      	movs	r3, #20
 8001b66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b70:	2304      	movs	r3, #4
 8001b72:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b74:	f107 0320 	add.w	r3, r7, #32
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f002 fb11 	bl	80041a0 <HAL_RCC_OscConfig>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b84:	f000 f84e 	bl	8001c24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b88:	230f      	movs	r3, #15
 8001b8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b9e:	f107 030c 	add.w	r3, r7, #12
 8001ba2:	2102      	movs	r1, #2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 fd73 	bl	8004690 <HAL_RCC_ClockConfig>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001bb0:	f000 f838 	bl	8001c24 <Error_Handler>
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	3750      	adds	r7, #80	; 0x50
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40007000 	.word	0x40007000

08001bc4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);


  rx_buffer[rx_buffer_index++] = UART1_rxBuffer[0];
 8001bcc:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <HAL_UART_RxCpltCallback+0x4c>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	1c5a      	adds	r2, r3, #1
 8001bd2:	b2d1      	uxtb	r1, r2
 8001bd4:	4a0e      	ldr	r2, [pc, #56]	; (8001c10 <HAL_UART_RxCpltCallback+0x4c>)
 8001bd6:	7011      	strb	r1, [r2, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <HAL_UART_RxCpltCallback+0x50>)
 8001bdc:	7819      	ldrb	r1, [r3, #0]
 8001bde:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <HAL_UART_RxCpltCallback+0x54>)
 8001be0:	5499      	strb	r1, [r3, r2]

  if ((UART1_rxBuffer[0] == '\r') || rx_buffer_index > 30) // end of data
 8001be2:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <HAL_UART_RxCpltCallback+0x50>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b0d      	cmp	r3, #13
 8001be8:	d003      	beq.n	8001bf2 <HAL_UART_RxCpltCallback+0x2e>
 8001bea:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_UART_RxCpltCallback+0x4c>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b1e      	cmp	r3, #30
 8001bf0:	d905      	bls.n	8001bfe <HAL_UART_RxCpltCallback+0x3a>
  {
	  rx_buffer_index = 0;
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <HAL_UART_RxCpltCallback+0x4c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
	  USART_recive = 1;
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <HAL_UART_RxCpltCallback+0x58>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	701a      	strb	r2, [r3, #0]
  }
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, sizeof(UART1_rxBuffer));
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4904      	ldr	r1, [pc, #16]	; (8001c14 <HAL_UART_RxCpltCallback+0x50>)
 8001c02:	4807      	ldr	r0, [pc, #28]	; (8001c20 <HAL_UART_RxCpltCallback+0x5c>)
 8001c04:	f003 fe71 	bl	80058ea <HAL_UART_Receive_IT>
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200003ea 	.word	0x200003ea
 8001c14:	200003ec 	.word	0x200003ec
 8001c18:	200003cc 	.word	0x200003cc
 8001c1c:	200003eb 	.word	0x200003eb
 8001c20:	20000490 	.word	0x20000490

08001c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c28:	b672      	cpsid	i
}
 8001c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <Error_Handler+0x8>

08001c2e <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b088      	sub	sp, #32
 8001c32:	af04      	add	r7, sp, #16
 8001c34:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001c36:	2364      	movs	r3, #100	; 0x64
 8001c38:	9302      	str	r3, [sp, #8]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	f107 030f 	add.w	r3, r7, #15
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	2301      	movs	r3, #1
 8001c46:	2275      	movs	r2, #117	; 0x75
 8001c48:	21d0      	movs	r1, #208	; 0xd0
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f001 fd26 	bl	800369c <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	2b68      	cmp	r3, #104	; 0x68
 8001c54:	d13d      	bne.n	8001cd2 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001c5a:	2364      	movs	r3, #100	; 0x64
 8001c5c:	9302      	str	r3, [sp, #8]
 8001c5e:	2301      	movs	r3, #1
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	f107 030e 	add.w	r3, r7, #14
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	226b      	movs	r2, #107	; 0x6b
 8001c6c:	21d0      	movs	r1, #208	; 0xd0
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f001 fc1a 	bl	80034a8 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001c74:	2307      	movs	r3, #7
 8001c76:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001c78:	2364      	movs	r3, #100	; 0x64
 8001c7a:	9302      	str	r3, [sp, #8]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	9301      	str	r3, [sp, #4]
 8001c80:	f107 030e 	add.w	r3, r7, #14
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2301      	movs	r3, #1
 8001c88:	2219      	movs	r2, #25
 8001c8a:	21d0      	movs	r1, #208	; 0xd0
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f001 fc0b 	bl	80034a8 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001c92:	2300      	movs	r3, #0
 8001c94:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001c96:	2364      	movs	r3, #100	; 0x64
 8001c98:	9302      	str	r3, [sp, #8]
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	f107 030e 	add.w	r3, r7, #14
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	221c      	movs	r2, #28
 8001ca8:	21d0      	movs	r1, #208	; 0xd0
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f001 fbfc 	bl	80034a8 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001cb4:	2364      	movs	r3, #100	; 0x64
 8001cb6:	9302      	str	r3, [sp, #8]
 8001cb8:	2301      	movs	r3, #1
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	f107 030e 	add.w	r3, r7, #14
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	221b      	movs	r2, #27
 8001cc6:	21d0      	movs	r1, #208	; 0xd0
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f001 fbed 	bl	80034a8 <HAL_I2C_Mem_Write>
        return 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	e000      	b.n	8001cd4 <MPU6050_Init+0xa6>
    }
    return 1;
 8001cd2:	2301      	movs	r3, #1
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3710      	adds	r7, #16
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	0000      	movs	r0, r0
	...

08001ce0 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ce4:	b094      	sub	sp, #80	; 0x50
 8001ce6:	af04      	add	r7, sp, #16
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001cec:	2364      	movs	r3, #100	; 0x64
 8001cee:	9302      	str	r3, [sp, #8]
 8001cf0:	230e      	movs	r3, #14
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	f107 0308 	add.w	r3, r7, #8
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	223b      	movs	r2, #59	; 0x3b
 8001cfe:	21d0      	movs	r1, #208	; 0xd0
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f001 fccb 	bl	800369c <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001d06:	7a3b      	ldrb	r3, [r7, #8]
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21a      	sxth	r2, r3
 8001d0c:	7a7b      	ldrb	r3, [r7, #9]
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	b21a      	sxth	r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001d18:	7abb      	ldrb	r3, [r7, #10]
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	b21a      	sxth	r2, r3
 8001d1e:	7afb      	ldrb	r3, [r7, #11]
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	4313      	orrs	r3, r2
 8001d24:	b21a      	sxth	r2, r3
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001d2a:	7b3b      	ldrb	r3, [r7, #12]
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	7b7b      	ldrb	r3, [r7, #13]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4313      	orrs	r3, r2
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001d3c:	7bbb      	ldrb	r3, [r7, #14]
 8001d3e:	021b      	lsls	r3, r3, #8
 8001d40:	b21a      	sxth	r2, r3
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	4313      	orrs	r3, r2
 8001d48:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001d4a:	7c3b      	ldrb	r3, [r7, #16]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	7c7b      	ldrb	r3, [r7, #17]
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001d5c:	7cbb      	ldrb	r3, [r7, #18]
 8001d5e:	021b      	lsls	r3, r3, #8
 8001d60:	b21a      	sxth	r2, r3
 8001d62:	7cfb      	ldrb	r3, [r7, #19]
 8001d64:	b21b      	sxth	r3, r3
 8001d66:	4313      	orrs	r3, r2
 8001d68:	b21a      	sxth	r2, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001d6e:	7d3b      	ldrb	r3, [r7, #20]
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	7d7b      	ldrb	r3, [r7, #21]
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b21a      	sxth	r2, r3
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fbd4 	bl	8000534 <__aeabi_i2d>
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	4bbd      	ldr	r3, [pc, #756]	; (8002088 <MPU6050_Read_All+0x3a8>)
 8001d92:	f7fe fd63 	bl	800085c <__aeabi_ddiv>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	6839      	ldr	r1, [r7, #0]
 8001d9c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fbc4 	bl	8000534 <__aeabi_i2d>
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	4bb5      	ldr	r3, [pc, #724]	; (8002088 <MPU6050_Read_All+0x3a8>)
 8001db2:	f7fe fd53 	bl	800085c <__aeabi_ddiv>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	6839      	ldr	r1, [r7, #0]
 8001dbc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe fbb4 	bl	8000534 <__aeabi_i2d>
 8001dcc:	a3a8      	add	r3, pc, #672	; (adr r3, 8002070 <MPU6050_Read_All+0x390>)
 8001dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd2:	f7fe fd43 	bl	800085c <__aeabi_ddiv>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	6839      	ldr	r1, [r7, #0]
 8001ddc:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001de0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001de4:	ee07 3a90 	vmov	s15, r3
 8001de8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dec:	eddf 6aa7 	vldr	s13, [pc, #668]	; 800208c <MPU6050_Read_All+0x3ac>
 8001df0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df4:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002090 <MPU6050_Read_All+0x3b0>
 8001df8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fb93 	bl	8000534 <__aeabi_i2d>
 8001e0e:	a39a      	add	r3, pc, #616	; (adr r3, 8002078 <MPU6050_Read_All+0x398>)
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	f7fe fd22 	bl	800085c <__aeabi_ddiv>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	6839      	ldr	r1, [r7, #0]
 8001e1e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe fb83 	bl	8000534 <__aeabi_i2d>
 8001e2e:	a392      	add	r3, pc, #584	; (adr r3, 8002078 <MPU6050_Read_All+0x398>)
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	f7fe fd12 	bl	800085c <__aeabi_ddiv>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	6839      	ldr	r1, [r7, #0]
 8001e3e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe fb73 	bl	8000534 <__aeabi_i2d>
 8001e4e:	a38a      	add	r3, pc, #552	; (adr r3, 8002078 <MPU6050_Read_All+0x398>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f7fe fd02 	bl	800085c <__aeabi_ddiv>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	6839      	ldr	r1, [r7, #0]
 8001e5e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001e62:	f000 fe6b 	bl	8002b3c <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	4b8a      	ldr	r3, [pc, #552]	; (8002094 <MPU6050_Read_All+0x3b4>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fb50 	bl	8000514 <__aeabi_ui2d>
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	4b87      	ldr	r3, [pc, #540]	; (8002098 <MPU6050_Read_All+0x3b8>)
 8001e7a:	f7fe fcef 	bl	800085c <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001e86:	f000 fe59 	bl	8002b3c <HAL_GetTick>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4a81      	ldr	r2, [pc, #516]	; (8002094 <MPU6050_Read_All+0x3b4>)
 8001e8e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e96:	461a      	mov	r2, r3
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9e:	fb03 f202 	mul.w	r2, r3, r2
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001eb0:	fb01 f303 	mul.w	r3, r1, r3
 8001eb4:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fb3c 	bl	8000534 <__aeabi_i2d>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	ec43 2b10 	vmov	d0, r2, r3
 8001ec4:	f009 f8ba 	bl	800b03c <sqrt>
 8001ec8:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8001ecc:	f04f 0200 	mov.w	r2, #0
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ed8:	f7fe fdfe 	bl	8000ad8 <__aeabi_dcmpeq>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d11f      	bne.n	8001f22 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fb23 	bl	8000534 <__aeabi_i2d>
 8001eee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ef2:	f7fe fcb3 	bl	800085c <__aeabi_ddiv>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	ec43 2b17 	vmov	d7, r2, r3
 8001efe:	eeb0 0a47 	vmov.f32	s0, s14
 8001f02:	eef0 0a67 	vmov.f32	s1, s15
 8001f06:	f009 f8c7 	bl	800b098 <atan>
 8001f0a:	ec51 0b10 	vmov	r0, r1, d0
 8001f0e:	a35c      	add	r3, pc, #368	; (adr r3, 8002080 <MPU6050_Read_All+0x3a0>)
 8001f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f14:	f7fe fb78 	bl	8000608 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001f20:	e005      	b.n	8001f2e <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	f04f 0300 	mov.w	r3, #0
 8001f2a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f34:	425b      	negs	r3, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe fafc 	bl	8000534 <__aeabi_i2d>
 8001f3c:	4682      	mov	sl, r0
 8001f3e:	468b      	mov	fp, r1
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe faf4 	bl	8000534 <__aeabi_i2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	ec43 2b11 	vmov	d1, r2, r3
 8001f54:	ec4b ab10 	vmov	d0, sl, fp
 8001f58:	f009 f86e 	bl	800b038 <atan2>
 8001f5c:	ec51 0b10 	vmov	r0, r1, d0
 8001f60:	a347      	add	r3, pc, #284	; (adr r3, 8002080 <MPU6050_Read_All+0x3a0>)
 8001f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f66:	f7fe fb4f 	bl	8000608 <__aeabi_dmul>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001f72:	f04f 0200 	mov.w	r2, #0
 8001f76:	4b49      	ldr	r3, [pc, #292]	; (800209c <MPU6050_Read_All+0x3bc>)
 8001f78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f7c:	f7fe fdb6 	bl	8000aec <__aeabi_dcmplt>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00a      	beq.n	8001f9c <MPU6050_Read_All+0x2bc>
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	4b43      	ldr	r3, [pc, #268]	; (80020a0 <MPU6050_Read_All+0x3c0>)
 8001f92:	f7fe fdc9 	bl	8000b28 <__aeabi_dcmpgt>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d114      	bne.n	8001fc6 <MPU6050_Read_All+0x2e6>
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	4b3f      	ldr	r3, [pc, #252]	; (80020a0 <MPU6050_Read_All+0x3c0>)
 8001fa2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001fa6:	f7fe fdbf 	bl	8000b28 <__aeabi_dcmpgt>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d015      	beq.n	8001fdc <MPU6050_Read_All+0x2fc>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b38      	ldr	r3, [pc, #224]	; (800209c <MPU6050_Read_All+0x3bc>)
 8001fbc:	f7fe fd96 	bl	8000aec <__aeabi_dcmplt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00a      	beq.n	8001fdc <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8001fc6:	4937      	ldr	r1, [pc, #220]	; (80020a4 <MPU6050_Read_All+0x3c4>)
 8001fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fcc:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001fd0:	6839      	ldr	r1, [r7, #0]
 8001fd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fd6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001fda:	e014      	b.n	8002006 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8001fe2:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001fe6:	eeb0 1a47 	vmov.f32	s2, s14
 8001fea:	eef0 1a67 	vmov.f32	s3, s15
 8001fee:	ed97 0b06 	vldr	d0, [r7, #24]
 8001ff2:	482c      	ldr	r0, [pc, #176]	; (80020a4 <MPU6050_Read_All+0x3c4>)
 8001ff4:	f000 f85a 	bl	80020ac <Kalman_getAngle>
 8001ff8:	eeb0 7a40 	vmov.f32	s14, s0
 8001ffc:	eef0 7a60 	vmov.f32	s15, s1
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800200c:	4690      	mov	r8, r2
 800200e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	4b22      	ldr	r3, [pc, #136]	; (80020a0 <MPU6050_Read_All+0x3c0>)
 8002018:	4640      	mov	r0, r8
 800201a:	4649      	mov	r1, r9
 800201c:	f7fe fd84 	bl	8000b28 <__aeabi_dcmpgt>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d008      	beq.n	8002038 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800202c:	4614      	mov	r4, r2
 800202e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800203e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002042:	eeb0 1a47 	vmov.f32	s2, s14
 8002046:	eef0 1a67 	vmov.f32	s3, s15
 800204a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800204e:	4816      	ldr	r0, [pc, #88]	; (80020a8 <MPU6050_Read_All+0x3c8>)
 8002050:	f000 f82c 	bl	80020ac <Kalman_getAngle>
 8002054:	eeb0 7a40 	vmov.f32	s14, s0
 8002058:	eef0 7a60 	vmov.f32	s15, s1
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8002062:	bf00      	nop
 8002064:	3740      	adds	r7, #64	; 0x40
 8002066:	46bd      	mov	sp, r7
 8002068:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800206c:	f3af 8000 	nop.w
 8002070:	00000000 	.word	0x00000000
 8002074:	40cc2900 	.word	0x40cc2900
 8002078:	00000000 	.word	0x00000000
 800207c:	40606000 	.word	0x40606000
 8002080:	1a63c1f8 	.word	0x1a63c1f8
 8002084:	404ca5dc 	.word	0x404ca5dc
 8002088:	40d00000 	.word	0x40d00000
 800208c:	43aa0000 	.word	0x43aa0000
 8002090:	42121eb8 	.word	0x42121eb8
 8002094:	200003f8 	.word	0x200003f8
 8002098:	408f4000 	.word	0x408f4000
 800209c:	c0568000 	.word	0xc0568000
 80020a0:	40568000 	.word	0x40568000
 80020a4:	20000060 	.word	0x20000060
 80020a8:	20000018 	.word	0x20000018

080020ac <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80020ac:	b5b0      	push	{r4, r5, r7, lr}
 80020ae:	b096      	sub	sp, #88	; 0x58
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	61f8      	str	r0, [r7, #28]
 80020b4:	ed87 0b04 	vstr	d0, [r7, #16]
 80020b8:	ed87 1b02 	vstr	d1, [r7, #8]
 80020bc:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80020c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020ca:	f7fe f8e5 	bl	8000298 <__aeabi_dsub>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80020dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80020e4:	f7fe fa90 	bl	8000608 <__aeabi_dmul>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4620      	mov	r0, r4
 80020ee:	4629      	mov	r1, r5
 80020f0:	f7fe f8d4 	bl	800029c <__adddf3>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	69f9      	ldr	r1, [r7, #28]
 80020fa:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800210a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800210e:	f7fe fa7b 	bl	8000608 <__aeabi_dmul>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002120:	f7fe f8ba 	bl	8000298 <__aeabi_dsub>
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	4610      	mov	r0, r2
 800212a:	4619      	mov	r1, r3
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002132:	f7fe f8b1 	bl	8000298 <__aeabi_dsub>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002144:	f7fe f8aa 	bl	800029c <__adddf3>
 8002148:	4602      	mov	r2, r0
 800214a:	460b      	mov	r3, r1
 800214c:	4610      	mov	r0, r2
 800214e:	4619      	mov	r1, r3
 8002150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002154:	f7fe fa58 	bl	8000608 <__aeabi_dmul>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4620      	mov	r0, r4
 800215e:	4629      	mov	r1, r5
 8002160:	f7fe f89c 	bl	800029c <__adddf3>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	69f9      	ldr	r1, [r7, #28]
 800216a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800217a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800217e:	f7fe fa43 	bl	8000608 <__aeabi_dmul>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	4620      	mov	r0, r4
 8002188:	4629      	mov	r1, r5
 800218a:	f7fe f885 	bl	8000298 <__aeabi_dsub>
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	69f9      	ldr	r1, [r7, #28]
 8002194:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80021a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021a8:	f7fe fa2e 	bl	8000608 <__aeabi_dmul>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4620      	mov	r0, r4
 80021b2:	4629      	mov	r1, r5
 80021b4:	f7fe f870 	bl	8000298 <__aeabi_dsub>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	69f9      	ldr	r1, [r7, #28]
 80021be:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021d2:	f7fe fa19 	bl	8000608 <__aeabi_dmul>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4620      	mov	r0, r4
 80021dc:	4629      	mov	r1, r5
 80021de:	f7fe f85d 	bl	800029c <__adddf3>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	69f9      	ldr	r1, [r7, #28]
 80021e8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80021f8:	f7fe f850 	bl	800029c <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800220a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800220e:	f7fe fb25 	bl	800085c <__aeabi_ddiv>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002220:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002224:	f7fe fb1a 	bl	800085c <__aeabi_ddiv>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002236:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800223a:	f7fe f82d 	bl	8000298 <__aeabi_dsub>
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800224c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002250:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002254:	f7fe f9d8 	bl	8000608 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4620      	mov	r0, r4
 800225e:	4629      	mov	r1, r5
 8002260:	f7fe f81c 	bl	800029c <__adddf3>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	69f9      	ldr	r1, [r7, #28]
 800226a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002274:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002278:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800227c:	f7fe f9c4 	bl	8000608 <__aeabi_dmul>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4620      	mov	r0, r4
 8002286:	4629      	mov	r1, r5
 8002288:	f7fe f808 	bl	800029c <__adddf3>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	69f9      	ldr	r1, [r7, #28]
 8002292:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800229c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80022a6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80022b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022b8:	f7fe f9a6 	bl	8000608 <__aeabi_dmul>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4620      	mov	r0, r4
 80022c2:	4629      	mov	r1, r5
 80022c4:	f7fd ffe8 	bl	8000298 <__aeabi_dsub>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	69f9      	ldr	r1, [r7, #28]
 80022ce:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80022d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022dc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022e0:	f7fe f992 	bl	8000608 <__aeabi_dmul>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4620      	mov	r0, r4
 80022ea:	4629      	mov	r1, r5
 80022ec:	f7fd ffd4 	bl	8000298 <__aeabi_dsub>
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	69f9      	ldr	r1, [r7, #28]
 80022f6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002300:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002304:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002308:	f7fe f97e 	bl	8000608 <__aeabi_dmul>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4620      	mov	r0, r4
 8002312:	4629      	mov	r1, r5
 8002314:	f7fd ffc0 	bl	8000298 <__aeabi_dsub>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	69f9      	ldr	r1, [r7, #28]
 800231e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002328:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800232c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002330:	f7fe f96a 	bl	8000608 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4620      	mov	r0, r4
 800233a:	4629      	mov	r1, r5
 800233c:	f7fd ffac 	bl	8000298 <__aeabi_dsub>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	69f9      	ldr	r1, [r7, #28]
 8002346:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002350:	ec43 2b17 	vmov	d7, r2, r3
};
 8002354:	eeb0 0a47 	vmov.f32	s0, s14
 8002358:	eef0 0a67 	vmov.f32	s1, s15
 800235c:	3758      	adds	r7, #88	; 0x58
 800235e:	46bd      	mov	sp, r7
 8002360:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <HAL_MspInit+0x4c>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002372:	4a0f      	ldr	r2, [pc, #60]	; (80023b0 <HAL_MspInit+0x4c>)
 8002374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002378:	6453      	str	r3, [r2, #68]	; 0x44
 800237a:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <HAL_MspInit+0x4c>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	4b09      	ldr	r3, [pc, #36]	; (80023b0 <HAL_MspInit+0x4c>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	4a08      	ldr	r2, [pc, #32]	; (80023b0 <HAL_MspInit+0x4c>)
 8002390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002394:	6413      	str	r3, [r2, #64]	; 0x40
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_MspInit+0x4c>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800

080023b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023b8:	e7fe      	b.n	80023b8 <NMI_Handler+0x4>

080023ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023be:	e7fe      	b.n	80023be <HardFault_Handler+0x4>

080023c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c4:	e7fe      	b.n	80023c4 <MemManage_Handler+0x4>

080023c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ca:	e7fe      	b.n	80023ca <BusFault_Handler+0x4>

080023cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d0:	e7fe      	b.n	80023d0 <UsageFault_Handler+0x4>

080023d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d2:	b480      	push	{r7}
 80023d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002400:	f000 fb88 	bl	8002b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002404:	bf00      	nop
 8002406:	bd80      	pop	{r7, pc}

08002408 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <USART1_IRQHandler+0x10>)
 800240e:	f003 fa9d 	bl	800594c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000490 	.word	0x20000490

0800241c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_kill>:

int _kill(int pid, int sig)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002436:	f006 f8bf 	bl	80085b8 <__errno>
 800243a:	4603      	mov	r3, r0
 800243c:	2216      	movs	r2, #22
 800243e:	601a      	str	r2, [r3, #0]
  return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_exit>:

void _exit (int status)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002454:	f04f 31ff 	mov.w	r1, #4294967295
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffe7 	bl	800242c <_kill>
  while (1) {}    /* Make sure we hang here */
 800245e:	e7fe      	b.n	800245e <_exit+0x12>

08002460 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	e00a      	b.n	8002488 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002472:	f3af 8000 	nop.w
 8002476:	4601      	mov	r1, r0
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	60ba      	str	r2, [r7, #8]
 800247e:	b2ca      	uxtb	r2, r1
 8002480:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	3301      	adds	r3, #1
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	429a      	cmp	r2, r3
 800248e:	dbf0      	blt.n	8002472 <_read+0x12>
  }

  return len;
 8002490:	687b      	ldr	r3, [r7, #4]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	e009      	b.n	80024c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	1c5a      	adds	r2, r3, #1
 80024b0:	60ba      	str	r2, [r7, #8]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	3301      	adds	r3, #1
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	dbf1      	blt.n	80024ac <_write+0x12>
  }
  return len;
 80024c8:	687b      	ldr	r3, [r7, #4]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <_close>:

int _close(int file)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024fa:	605a      	str	r2, [r3, #4]
  return 0;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <_isatty>:

int _isatty(int file)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002512:	2301      	movs	r3, #1
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002544:	4a14      	ldr	r2, [pc, #80]	; (8002598 <_sbrk+0x5c>)
 8002546:	4b15      	ldr	r3, [pc, #84]	; (800259c <_sbrk+0x60>)
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002550:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002558:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <_sbrk+0x64>)
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <_sbrk+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	429a      	cmp	r2, r3
 800256a:	d207      	bcs.n	800257c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800256c:	f006 f824 	bl	80085b8 <__errno>
 8002570:	4603      	mov	r3, r0
 8002572:	220c      	movs	r2, #12
 8002574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e009      	b.n	8002590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <_sbrk+0x64>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002582:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	4a05      	ldr	r2, [pc, #20]	; (80025a0 <_sbrk+0x64>)
 800258c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20010000 	.word	0x20010000
 800259c:	00000400 	.word	0x00000400
 80025a0:	200003fc 	.word	0x200003fc
 80025a4:	20000628 	.word	0x20000628

080025a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	; (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b096      	sub	sp, #88	; 0x58
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	605a      	str	r2, [r3, #4]
 80025f4:	609a      	str	r2, [r3, #8]
 80025f6:	60da      	str	r2, [r3, #12]
 80025f8:	611a      	str	r2, [r3, #16]
 80025fa:	615a      	str	r2, [r3, #20]
 80025fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	2220      	movs	r2, #32
 8002602:	2100      	movs	r1, #0
 8002604:	4618      	mov	r0, r3
 8002606:	f005 ff48 	bl	800849a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800260a:	4b3e      	ldr	r3, [pc, #248]	; (8002704 <MX_TIM1_Init+0x138>)
 800260c:	4a3e      	ldr	r2, [pc, #248]	; (8002708 <MX_TIM1_Init+0x13c>)
 800260e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 39;
 8002610:	4b3c      	ldr	r3, [pc, #240]	; (8002704 <MX_TIM1_Init+0x138>)
 8002612:	2227      	movs	r2, #39	; 0x27
 8002614:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002616:	4b3b      	ldr	r3, [pc, #236]	; (8002704 <MX_TIM1_Init+0x138>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000;
 800261c:	4b39      	ldr	r3, [pc, #228]	; (8002704 <MX_TIM1_Init+0x138>)
 800261e:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002622:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002624:	4b37      	ldr	r3, [pc, #220]	; (8002704 <MX_TIM1_Init+0x138>)
 8002626:	2200      	movs	r2, #0
 8002628:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800262a:	4b36      	ldr	r3, [pc, #216]	; (8002704 <MX_TIM1_Init+0x138>)
 800262c:	2200      	movs	r2, #0
 800262e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002630:	4b34      	ldr	r3, [pc, #208]	; (8002704 <MX_TIM1_Init+0x138>)
 8002632:	2200      	movs	r2, #0
 8002634:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002636:	4833      	ldr	r0, [pc, #204]	; (8002704 <MX_TIM1_Init+0x138>)
 8002638:	f002 fa0a 	bl	8004a50 <HAL_TIM_Base_Init>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002642:	f7ff faef 	bl	8001c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002646:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800264a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800264c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002650:	4619      	mov	r1, r3
 8002652:	482c      	ldr	r0, [pc, #176]	; (8002704 <MX_TIM1_Init+0x138>)
 8002654:	f002 fc16 	bl	8004e84 <HAL_TIM_ConfigClockSource>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800265e:	f7ff fae1 	bl	8001c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002662:	4828      	ldr	r0, [pc, #160]	; (8002704 <MX_TIM1_Init+0x138>)
 8002664:	f002 fa43 	bl	8004aee <HAL_TIM_PWM_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800266e:	f7ff fad9 	bl	8001c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002672:	2300      	movs	r3, #0
 8002674:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002676:	2300      	movs	r3, #0
 8002678:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800267a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800267e:	4619      	mov	r1, r3
 8002680:	4820      	ldr	r0, [pc, #128]	; (8002704 <MX_TIM1_Init+0x138>)
 8002682:	f002 ff93 	bl	80055ac <HAL_TIMEx_MasterConfigSynchronization>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800268c:	f7ff faca 	bl	8001c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002690:	2360      	movs	r3, #96	; 0x60
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002698:	2300      	movs	r3, #0
 800269a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800269c:	2300      	movs	r3, #0
 800269e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026a4:	2300      	movs	r3, #0
 80026a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026a8:	2300      	movs	r3, #0
 80026aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026b0:	2200      	movs	r2, #0
 80026b2:	4619      	mov	r1, r3
 80026b4:	4813      	ldr	r0, [pc, #76]	; (8002704 <MX_TIM1_Init+0x138>)
 80026b6:	f002 fb23 	bl	8004d00 <HAL_TIM_PWM_ConfigChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80026c0:	f7ff fab0 	bl	8001c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026c4:	2300      	movs	r3, #0
 80026c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026de:	2300      	movs	r3, #0
 80026e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	4619      	mov	r1, r3
 80026e6:	4807      	ldr	r0, [pc, #28]	; (8002704 <MX_TIM1_Init+0x138>)
 80026e8:	f002 ffce 	bl	8005688 <HAL_TIMEx_ConfigBreakDeadTime>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80026f2:	f7ff fa97 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80026f6:	4803      	ldr	r0, [pc, #12]	; (8002704 <MX_TIM1_Init+0x138>)
 80026f8:	f000 f8b4 	bl	8002864 <HAL_TIM_MspPostInit>

}
 80026fc:	bf00      	nop
 80026fe:	3758      	adds	r7, #88	; 0x58
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000400 	.word	0x20000400
 8002708:	40010000 	.word	0x40010000

0800270c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b08e      	sub	sp, #56	; 0x38
 8002710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	609a      	str	r2, [r3, #8]
 800271e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002720:	f107 0320 	add.w	r3, r7, #32
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800272a:	1d3b      	adds	r3, r7, #4
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	611a      	str	r2, [r3, #16]
 8002738:	615a      	str	r2, [r3, #20]
 800273a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800273c:	4b2d      	ldr	r3, [pc, #180]	; (80027f4 <MX_TIM2_Init+0xe8>)
 800273e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002742:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 8002744:	4b2b      	ldr	r3, [pc, #172]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002746:	2227      	movs	r2, #39	; 0x27
 8002748:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274a:	4b2a      	ldr	r3, [pc, #168]	; (80027f4 <MX_TIM2_Init+0xe8>)
 800274c:	2200      	movs	r2, #0
 800274e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 8002750:	4b28      	ldr	r3, [pc, #160]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002752:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002756:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002758:	4b26      	ldr	r3, [pc, #152]	; (80027f4 <MX_TIM2_Init+0xe8>)
 800275a:	2200      	movs	r2, #0
 800275c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800275e:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002764:	4823      	ldr	r0, [pc, #140]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002766:	f002 f973 	bl	8004a50 <HAL_TIM_Base_Init>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002770:	f7ff fa58 	bl	8001c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002774:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002778:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800277a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800277e:	4619      	mov	r1, r3
 8002780:	481c      	ldr	r0, [pc, #112]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002782:	f002 fb7f 	bl	8004e84 <HAL_TIM_ConfigClockSource>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800278c:	f7ff fa4a 	bl	8001c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002790:	4818      	ldr	r0, [pc, #96]	; (80027f4 <MX_TIM2_Init+0xe8>)
 8002792:	f002 f9ac 	bl	8004aee <HAL_TIM_PWM_Init>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800279c:	f7ff fa42 	bl	8001c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027a0:	2300      	movs	r3, #0
 80027a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a8:	f107 0320 	add.w	r3, r7, #32
 80027ac:	4619      	mov	r1, r3
 80027ae:	4811      	ldr	r0, [pc, #68]	; (80027f4 <MX_TIM2_Init+0xe8>)
 80027b0:	f002 fefc 	bl	80055ac <HAL_TIMEx_MasterConfigSynchronization>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80027ba:	f7ff fa33 	bl	8001c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027be:	2360      	movs	r3, #96	; 0x60
 80027c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027ce:	1d3b      	adds	r3, r7, #4
 80027d0:	2208      	movs	r2, #8
 80027d2:	4619      	mov	r1, r3
 80027d4:	4807      	ldr	r0, [pc, #28]	; (80027f4 <MX_TIM2_Init+0xe8>)
 80027d6:	f002 fa93 	bl	8004d00 <HAL_TIM_PWM_ConfigChannel>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80027e0:	f7ff fa20 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80027e4:	4803      	ldr	r0, [pc, #12]	; (80027f4 <MX_TIM2_Init+0xe8>)
 80027e6:	f000 f83d 	bl	8002864 <HAL_TIM_MspPostInit>

}
 80027ea:	bf00      	nop
 80027ec:	3738      	adds	r7, #56	; 0x38
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000448 	.word	0x20000448

080027f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a15      	ldr	r2, [pc, #84]	; (800285c <HAL_TIM_Base_MspInit+0x64>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d10e      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b14      	ldr	r3, [pc, #80]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a13      	ldr	r2, [pc, #76]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002826:	e012      	b.n	800284e <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM2)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002830:	d10d      	bne.n	800284e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a09      	ldr	r2, [pc, #36]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b07      	ldr	r3, [pc, #28]	; (8002860 <HAL_TIM_Base_MspInit+0x68>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	68bb      	ldr	r3, [r7, #8]
}
 800284e:	bf00      	nop
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40010000 	.word	0x40010000
 8002860:	40023800 	.word	0x40023800

08002864 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	; 0x28
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a25      	ldr	r2, [pc, #148]	; (8002918 <HAL_TIM_MspPostInit+0xb4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d11f      	bne.n	80028c6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b24      	ldr	r3, [pc, #144]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a23      	ldr	r2, [pc, #140]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b21      	ldr	r3, [pc, #132]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b0:	2300      	movs	r3, #0
 80028b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028b4:	2301      	movs	r3, #1
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b8:	f107 0314 	add.w	r3, r7, #20
 80028bc:	4619      	mov	r1, r3
 80028be:	4818      	ldr	r0, [pc, #96]	; (8002920 <HAL_TIM_MspPostInit+0xbc>)
 80028c0:	f000 fb10 	bl	8002ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028c4:	e023      	b.n	800290e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM2)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ce:	d11e      	bne.n	800290e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	4b11      	ldr	r3, [pc, #68]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 80028d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d8:	4a10      	ldr	r2, [pc, #64]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 80028da:	f043 0302 	orr.w	r3, r3, #2
 80028de:	6313      	str	r3, [r2, #48]	; 0x30
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <HAL_TIM_MspPostInit+0xb8>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028fe:	2301      	movs	r3, #1
 8002900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002902:	f107 0314 	add.w	r3, r7, #20
 8002906:	4619      	mov	r1, r3
 8002908:	4806      	ldr	r0, [pc, #24]	; (8002924 <HAL_TIM_MspPostInit+0xc0>)
 800290a:	f000 faeb 	bl	8002ee4 <HAL_GPIO_Init>
}
 800290e:	bf00      	nop
 8002910:	3728      	adds	r7, #40	; 0x28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40010000 	.word	0x40010000
 800291c:	40023800 	.word	0x40023800
 8002920:	40020000 	.word	0x40020000
 8002924:	40020400 	.word	0x40020400

08002928 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800292c:	4b11      	ldr	r3, [pc, #68]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800292e:	4a12      	ldr	r2, [pc, #72]	; (8002978 <MX_USART1_UART_Init+0x50>)
 8002930:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002934:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002938:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800293a:	4b0e      	ldr	r3, [pc, #56]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800293c:	2200      	movs	r2, #0
 800293e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002940:	4b0c      	ldr	r3, [pc, #48]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002942:	2200      	movs	r2, #0
 8002944:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002946:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800294c:	4b09      	ldr	r3, [pc, #36]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800294e:	220c      	movs	r2, #12
 8002950:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002952:	4b08      	ldr	r3, [pc, #32]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002954:	2200      	movs	r2, #0
 8002956:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800295a:	2200      	movs	r2, #0
 800295c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800295e:	4805      	ldr	r0, [pc, #20]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002960:	f002 fee4 	bl	800572c <HAL_UART_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800296a:	f7ff f95b 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000490 	.word	0x20000490
 8002978:	40011000 	.word	0x40011000

0800297c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08a      	sub	sp, #40	; 0x28
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	60da      	str	r2, [r3, #12]
 8002992:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <HAL_UART_MspInit+0x94>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d134      	bne.n	8002a08 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	4a1b      	ldr	r2, [pc, #108]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029a8:	f043 0310 	orr.w	r3, r3, #16
 80029ac:	6453      	str	r3, [r2, #68]	; 0x44
 80029ae:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	f003 0310 	and.w	r3, r3, #16
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]


    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	4a14      	ldr	r2, [pc, #80]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_UART_MspInit+0x98>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e4:	2303      	movs	r3, #3
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029e8:	2307      	movs	r3, #7
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	4809      	ldr	r0, [pc, #36]	; (8002a18 <HAL_UART_MspInit+0x9c>)
 80029f4:	f000 fa76 	bl	8002ee4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80029f8:	2200      	movs	r2, #0
 80029fa:	2100      	movs	r1, #0
 80029fc:	2025      	movs	r0, #37	; 0x25
 80029fe:	f000 f9a8 	bl	8002d52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a02:	2025      	movs	r0, #37	; 0x25
 8002a04:	f000 f9c1 	bl	8002d8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a08:	bf00      	nop
 8002a0a:	3728      	adds	r7, #40	; 0x28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40011000 	.word	0x40011000
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40020000 	.word	0x40020000

08002a1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a20:	480d      	ldr	r0, [pc, #52]	; (8002a58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a22:	490e      	ldr	r1, [pc, #56]	; (8002a5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a24:	4a0e      	ldr	r2, [pc, #56]	; (8002a60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a28:	e002      	b.n	8002a30 <LoopCopyDataInit>

08002a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2e:	3304      	adds	r3, #4

08002a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a34:	d3f9      	bcc.n	8002a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a36:	4a0b      	ldr	r2, [pc, #44]	; (8002a64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a38:	4c0b      	ldr	r4, [pc, #44]	; (8002a68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a3c:	e001      	b.n	8002a42 <LoopFillZerobss>

08002a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a40:	3204      	adds	r2, #4

08002a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a44:	d3fb      	bcc.n	8002a3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a46:	f7ff fdaf 	bl	80025a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a4a:	f005 fdbb 	bl	80085c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a4e:	f7fe fdcd 	bl	80015ec <main>
  bx  lr    
 8002a52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a54:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a5c:	20000290 	.word	0x20000290
  ldr r2, =_sidata
 8002a60:	0800bc18 	.word	0x0800bc18
  ldr r2, =_sbss
 8002a64:	20000290 	.word	0x20000290
  ldr r4, =_ebss
 8002a68:	20000624 	.word	0x20000624

08002a6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a6c:	e7fe      	b.n	8002a6c <ADC_IRQHandler>
	...

08002a70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a74:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_Init+0x40>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0d      	ldr	r2, [pc, #52]	; (8002ab0 <HAL_Init+0x40>)
 8002a7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_Init+0x40>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0a      	ldr	r2, [pc, #40]	; (8002ab0 <HAL_Init+0x40>)
 8002a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a8c:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <HAL_Init+0x40>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <HAL_Init+0x40>)
 8002a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a98:	2003      	movs	r0, #3
 8002a9a:	f000 f94f 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a9e:	200f      	movs	r0, #15
 8002aa0:	f000 f808 	bl	8002ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aa4:	f7ff fc5e 	bl	8002364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40023c00 	.word	0x40023c00

08002ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002abc:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <HAL_InitTick+0x54>)
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_InitTick+0x58>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 f967 	bl	8002da6 <HAL_SYSTICK_Config>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e00e      	b.n	8002b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b0f      	cmp	r3, #15
 8002ae6:	d80a      	bhi.n	8002afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	f000 f92f 	bl	8002d52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002af4:	4a06      	ldr	r2, [pc, #24]	; (8002b10 <HAL_InitTick+0x5c>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	e000      	b.n	8002b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	200000a8 	.word	0x200000a8
 8002b0c:	200000b0 	.word	0x200000b0
 8002b10:	200000ac 	.word	0x200000ac

08002b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b18:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <HAL_IncTick+0x20>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_IncTick+0x24>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4413      	add	r3, r2
 8002b24:	4a04      	ldr	r2, [pc, #16]	; (8002b38 <HAL_IncTick+0x24>)
 8002b26:	6013      	str	r3, [r2, #0]
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	200000b0 	.word	0x200000b0
 8002b38:	200004d4 	.word	0x200004d4

08002b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b40:	4b03      	ldr	r3, [pc, #12]	; (8002b50 <HAL_GetTick+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	200004d4 	.word	0x200004d4

08002b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b5c:	f7ff ffee 	bl	8002b3c <HAL_GetTick>
 8002b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6c:	d005      	beq.n	8002b7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <HAL_Delay+0x44>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	461a      	mov	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4413      	add	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b7a:	bf00      	nop
 8002b7c:	f7ff ffde 	bl	8002b3c <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d8f7      	bhi.n	8002b7c <HAL_Delay+0x28>
  {
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200000b0 	.word	0x200000b0

08002b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bb8:	4013      	ands	r3, r2
 8002bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bce:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	60d3      	str	r3, [r2, #12]
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	e000ed00 	.word	0xe000ed00

08002be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be8:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <__NVIC_GetPriorityGrouping+0x18>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	f003 0307 	and.w	r3, r3, #7
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	db0b      	blt.n	8002c2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	4907      	ldr	r1, [pc, #28]	; (8002c38 <__NVIC_EnableIRQ+0x38>)
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	2001      	movs	r0, #1
 8002c22:	fa00 f202 	lsl.w	r2, r0, r2
 8002c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	e000e100 	.word	0xe000e100

08002c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	db0a      	blt.n	8002c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	490c      	ldr	r1, [pc, #48]	; (8002c88 <__NVIC_SetPriority+0x4c>)
 8002c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5a:	0112      	lsls	r2, r2, #4
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	440b      	add	r3, r1
 8002c60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c64:	e00a      	b.n	8002c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	4908      	ldr	r1, [pc, #32]	; (8002c8c <__NVIC_SetPriority+0x50>)
 8002c6c:	79fb      	ldrb	r3, [r7, #7]
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	3b04      	subs	r3, #4
 8002c74:	0112      	lsls	r2, r2, #4
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	440b      	add	r3, r1
 8002c7a:	761a      	strb	r2, [r3, #24]
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000e100 	.word	0xe000e100
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b089      	sub	sp, #36	; 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f1c3 0307 	rsb	r3, r3, #7
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	bf28      	it	cs
 8002cae:	2304      	movcs	r3, #4
 8002cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	2b06      	cmp	r3, #6
 8002cb8:	d902      	bls.n	8002cc0 <NVIC_EncodePriority+0x30>
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	3b03      	subs	r3, #3
 8002cbe:	e000      	b.n	8002cc2 <NVIC_EncodePriority+0x32>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	43da      	mvns	r2, r3
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	43d9      	mvns	r1, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	4313      	orrs	r3, r2
         );
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3724      	adds	r7, #36	; 0x24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d08:	d301      	bcc.n	8002d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00f      	b.n	8002d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d0e:	4a0a      	ldr	r2, [pc, #40]	; (8002d38 <SysTick_Config+0x40>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d16:	210f      	movs	r1, #15
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f7ff ff8e 	bl	8002c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d20:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <SysTick_Config+0x40>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d26:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <SysTick_Config+0x40>)
 8002d28:	2207      	movs	r2, #7
 8002d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	e000e010 	.word	0xe000e010

08002d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ff29 	bl	8002b9c <__NVIC_SetPriorityGrouping>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d64:	f7ff ff3e 	bl	8002be4 <__NVIC_GetPriorityGrouping>
 8002d68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	6978      	ldr	r0, [r7, #20]
 8002d70:	f7ff ff8e 	bl	8002c90 <NVIC_EncodePriority>
 8002d74:	4602      	mov	r2, r0
 8002d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff ff5d 	bl	8002c3c <__NVIC_SetPriority>
}
 8002d82:	bf00      	nop
 8002d84:	3718      	adds	r7, #24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b082      	sub	sp, #8
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff31 	bl	8002c00 <__NVIC_EnableIRQ>
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff ffa2 	bl	8002cf8 <SysTick_Config>
 8002db4:	4603      	mov	r3, r0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b084      	sub	sp, #16
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dcc:	f7ff feb6 	bl	8002b3c <HAL_GetTick>
 8002dd0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d008      	beq.n	8002df0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2280      	movs	r2, #128	; 0x80
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e052      	b.n	8002e96 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0216 	bic.w	r2, r2, #22
 8002dfe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695a      	ldr	r2, [r3, #20]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e0e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d103      	bne.n	8002e20 <HAL_DMA_Abort+0x62>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d007      	beq.n	8002e30 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0208 	bic.w	r2, r2, #8
 8002e2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0201 	bic.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e40:	e013      	b.n	8002e6a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e42:	f7ff fe7b 	bl	8002b3c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b05      	cmp	r3, #5
 8002e4e:	d90c      	bls.n	8002e6a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2220      	movs	r2, #32
 8002e54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2203      	movs	r2, #3
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e015      	b.n	8002e96 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1e4      	bne.n	8002e42 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7c:	223f      	movs	r2, #63	; 0x3f
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d004      	beq.n	8002ebc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2280      	movs	r2, #128	; 0x80
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e00c      	b.n	8002ed6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2205      	movs	r2, #5
 8002ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0201 	bic.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	; 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
 8002efe:	e159      	b.n	80031b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f00:	2201      	movs	r2, #1
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4013      	ands	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	f040 8148 	bne.w	80031ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d005      	beq.n	8002f36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d130      	bne.n	8002f98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	2203      	movs	r2, #3
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	091b      	lsrs	r3, r3, #4
 8002f82:	f003 0201 	and.w	r2, r3, #1
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d017      	beq.n	8002fd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2203      	movs	r2, #3
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 0303 	and.w	r3, r3, #3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d123      	bne.n	8003028 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	08da      	lsrs	r2, r3, #3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3208      	adds	r2, #8
 8002fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	220f      	movs	r2, #15
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	08da      	lsrs	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3208      	adds	r2, #8
 8003022:	69b9      	ldr	r1, [r7, #24]
 8003024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	2203      	movs	r2, #3
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 0203 	and.w	r2, r3, #3
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 80a2 	beq.w	80031ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	4b57      	ldr	r3, [pc, #348]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	4a56      	ldr	r2, [pc, #344]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 8003074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003078:	6453      	str	r3, [r2, #68]	; 0x44
 800307a:	4b54      	ldr	r3, [pc, #336]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003086:	4a52      	ldr	r2, [pc, #328]	; (80031d0 <HAL_GPIO_Init+0x2ec>)
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	089b      	lsrs	r3, r3, #2
 800308c:	3302      	adds	r3, #2
 800308e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	220f      	movs	r2, #15
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a49      	ldr	r2, [pc, #292]	; (80031d4 <HAL_GPIO_Init+0x2f0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d019      	beq.n	80030e6 <HAL_GPIO_Init+0x202>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a48      	ldr	r2, [pc, #288]	; (80031d8 <HAL_GPIO_Init+0x2f4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_GPIO_Init+0x1fe>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a47      	ldr	r2, [pc, #284]	; (80031dc <HAL_GPIO_Init+0x2f8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00d      	beq.n	80030de <HAL_GPIO_Init+0x1fa>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a46      	ldr	r2, [pc, #280]	; (80031e0 <HAL_GPIO_Init+0x2fc>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d007      	beq.n	80030da <HAL_GPIO_Init+0x1f6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a45      	ldr	r2, [pc, #276]	; (80031e4 <HAL_GPIO_Init+0x300>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d101      	bne.n	80030d6 <HAL_GPIO_Init+0x1f2>
 80030d2:	2304      	movs	r3, #4
 80030d4:	e008      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030d6:	2307      	movs	r3, #7
 80030d8:	e006      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030da:	2303      	movs	r3, #3
 80030dc:	e004      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030de:	2302      	movs	r3, #2
 80030e0:	e002      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030e6:	2300      	movs	r3, #0
 80030e8:	69fa      	ldr	r2, [r7, #28]
 80030ea:	f002 0203 	and.w	r2, r2, #3
 80030ee:	0092      	lsls	r2, r2, #2
 80030f0:	4093      	lsls	r3, r2
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030f8:	4935      	ldr	r1, [pc, #212]	; (80031d0 <HAL_GPIO_Init+0x2ec>)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	089b      	lsrs	r3, r3, #2
 80030fe:	3302      	adds	r3, #2
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003106:	4b38      	ldr	r3, [pc, #224]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	43db      	mvns	r3, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4013      	ands	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800312a:	4a2f      	ldr	r2, [pc, #188]	; (80031e8 <HAL_GPIO_Init+0x304>)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003130:	4b2d      	ldr	r3, [pc, #180]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	43db      	mvns	r3, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4013      	ands	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003154:	4a24      	ldr	r2, [pc, #144]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800315a:	4b23      	ldr	r3, [pc, #140]	; (80031e8 <HAL_GPIO_Init+0x304>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800317e:	4a1a      	ldr	r2, [pc, #104]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003184:	4b18      	ldr	r3, [pc, #96]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031a8:	4a0f      	ldr	r2, [pc, #60]	; (80031e8 <HAL_GPIO_Init+0x304>)
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3301      	adds	r3, #1
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	2b0f      	cmp	r3, #15
 80031b8:	f67f aea2 	bls.w	8002f00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	3724      	adds	r7, #36	; 0x24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	40013800 	.word	0x40013800
 80031d4:	40020000 	.word	0x40020000
 80031d8:	40020400 	.word	0x40020400
 80031dc:	40020800 	.word	0x40020800
 80031e0:	40020c00 	.word	0x40020c00
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40013c00 	.word	0x40013c00

080031ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]
 80031f8:	4613      	mov	r3, r2
 80031fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031fc:	787b      	ldrb	r3, [r7, #1]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003202:	887a      	ldrh	r2, [r7, #2]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003208:	e003      	b.n	8003212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	041a      	lsls	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	619a      	str	r2, [r3, #24]
}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e12b      	b.n	800348a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fd ff68 	bl	800111c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2224      	movs	r2, #36	; 0x24
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003272:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003282:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003284:	f001 fbbc 	bl	8004a00 <HAL_RCC_GetPCLK1Freq>
 8003288:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a81      	ldr	r2, [pc, #516]	; (8003494 <HAL_I2C_Init+0x274>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d807      	bhi.n	80032a4 <HAL_I2C_Init+0x84>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a80      	ldr	r2, [pc, #512]	; (8003498 <HAL_I2C_Init+0x278>)
 8003298:	4293      	cmp	r3, r2
 800329a:	bf94      	ite	ls
 800329c:	2301      	movls	r3, #1
 800329e:	2300      	movhi	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e006      	b.n	80032b2 <HAL_I2C_Init+0x92>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a7d      	ldr	r2, [pc, #500]	; (800349c <HAL_I2C_Init+0x27c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	bf94      	ite	ls
 80032ac:	2301      	movls	r3, #1
 80032ae:	2300      	movhi	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0e7      	b.n	800348a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a78      	ldr	r2, [pc, #480]	; (80034a0 <HAL_I2C_Init+0x280>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9b      	lsrs	r3, r3, #18
 80032c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a6a      	ldr	r2, [pc, #424]	; (8003494 <HAL_I2C_Init+0x274>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d802      	bhi.n	80032f4 <HAL_I2C_Init+0xd4>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3301      	adds	r3, #1
 80032f2:	e009      	b.n	8003308 <HAL_I2C_Init+0xe8>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	4a69      	ldr	r2, [pc, #420]	; (80034a4 <HAL_I2C_Init+0x284>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	3301      	adds	r3, #1
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800331a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	495c      	ldr	r1, [pc, #368]	; (8003494 <HAL_I2C_Init+0x274>)
 8003324:	428b      	cmp	r3, r1
 8003326:	d819      	bhi.n	800335c <HAL_I2C_Init+0x13c>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1e59      	subs	r1, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fbb1 f3f3 	udiv	r3, r1, r3
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	f640 73fc 	movw	r3, #4092	; 0xffc
 800333c:	400b      	ands	r3, r1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_I2C_Init+0x138>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1e59      	subs	r1, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	e051      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 8003358:	2304      	movs	r3, #4
 800335a:	e04f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <HAL_I2C_Init+0x168>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1e58      	subs	r0, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	440b      	add	r3, r1
 8003372:	fbb0 f3f3 	udiv	r3, r0, r3
 8003376:	3301      	adds	r3, #1
 8003378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf0c      	ite	eq
 8003380:	2301      	moveq	r3, #1
 8003382:	2300      	movne	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e012      	b.n	80033ae <HAL_I2C_Init+0x18e>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	0099      	lsls	r1, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	fbb0 f3f3 	udiv	r3, r0, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x196>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e022      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10e      	bne.n	80033dc <HAL_I2C_Init+0x1bc>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1e58      	subs	r0, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	460b      	mov	r3, r1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	440b      	add	r3, r1
 80033cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033da:	e00f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	0099      	lsls	r1, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f2:	3301      	adds	r3, #1
 80033f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	6809      	ldr	r1, [r1, #0]
 8003400:	4313      	orrs	r3, r2
 8003402:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69da      	ldr	r2, [r3, #28]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800342a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6911      	ldr	r1, [r2, #16]
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68d2      	ldr	r2, [r2, #12]
 8003436:	4311      	orrs	r1, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	430b      	orrs	r3, r1
 800343e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695a      	ldr	r2, [r3, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	000186a0 	.word	0x000186a0
 8003498:	001e847f 	.word	0x001e847f
 800349c:	003d08ff 	.word	0x003d08ff
 80034a0:	431bde83 	.word	0x431bde83
 80034a4:	10624dd3 	.word	0x10624dd3

080034a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	461a      	mov	r2, r3
 80034b6:	4603      	mov	r3, r0
 80034b8:	817b      	strh	r3, [r7, #10]
 80034ba:	460b      	mov	r3, r1
 80034bc:	813b      	strh	r3, [r7, #8]
 80034be:	4613      	mov	r3, r2
 80034c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034c2:	f7ff fb3b 	bl	8002b3c <HAL_GetTick>
 80034c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b20      	cmp	r3, #32
 80034d2:	f040 80d9 	bne.w	8003688 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2319      	movs	r3, #25
 80034dc:	2201      	movs	r2, #1
 80034de:	496d      	ldr	r1, [pc, #436]	; (8003694 <HAL_I2C_Mem_Write+0x1ec>)
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f000 fc7f 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
 80034ee:	e0cc      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_I2C_Mem_Write+0x56>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e0c5      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d007      	beq.n	8003524 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003532:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2221      	movs	r2, #33	; 0x21
 8003538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2240      	movs	r2, #64	; 0x40
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a3a      	ldr	r2, [r7, #32]
 800354e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003554:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a4d      	ldr	r2, [pc, #308]	; (8003698 <HAL_I2C_Mem_Write+0x1f0>)
 8003564:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003566:	88f8      	ldrh	r0, [r7, #6]
 8003568:	893a      	ldrh	r2, [r7, #8]
 800356a:	8979      	ldrh	r1, [r7, #10]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	4603      	mov	r3, r0
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 fab6 	bl	8003ae8 <I2C_RequestMemoryWrite>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d052      	beq.n	8003628 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e081      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 fd00 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00d      	beq.n	80035b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	2b04      	cmp	r3, #4
 800359c:	d107      	bne.n	80035ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e06b      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	f003 0304 	and.w	r3, r3, #4
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d11b      	bne.n	8003628 <HAL_I2C_Mem_Write+0x180>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d017      	beq.n	8003628 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	781a      	ldrb	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1aa      	bne.n	8003586 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fcec 	bl	8004012 <I2C_WaitOnBTFFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	2b04      	cmp	r3, #4
 8003646:	d107      	bne.n	8003658 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003656:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e016      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800366a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	e000      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003688:	2302      	movs	r3, #2
  }
}
 800368a:	4618      	mov	r0, r3
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	00100002 	.word	0x00100002
 8003698:	ffff0000 	.word	0xffff0000

0800369c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08c      	sub	sp, #48	; 0x30
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	4608      	mov	r0, r1
 80036a6:	4611      	mov	r1, r2
 80036a8:	461a      	mov	r2, r3
 80036aa:	4603      	mov	r3, r0
 80036ac:	817b      	strh	r3, [r7, #10]
 80036ae:	460b      	mov	r3, r1
 80036b0:	813b      	strh	r3, [r7, #8]
 80036b2:	4613      	mov	r3, r2
 80036b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036b6:	f7ff fa41 	bl	8002b3c <HAL_GetTick>
 80036ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	f040 8208 	bne.w	8003ada <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	2319      	movs	r3, #25
 80036d0:	2201      	movs	r2, #1
 80036d2:	497b      	ldr	r1, [pc, #492]	; (80038c0 <HAL_I2C_Mem_Read+0x224>)
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 fb85 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80036e0:	2302      	movs	r3, #2
 80036e2:	e1fb      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_I2C_Mem_Read+0x56>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e1f4      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b01      	cmp	r3, #1
 8003706:	d007      	beq.n	8003718 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003726:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2222      	movs	r2, #34	; 0x22
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2240      	movs	r2, #64	; 0x40
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003742:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003748:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4a5b      	ldr	r2, [pc, #364]	; (80038c4 <HAL_I2C_Mem_Read+0x228>)
 8003758:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800375a:	88f8      	ldrh	r0, [r7, #6]
 800375c:	893a      	ldrh	r2, [r7, #8]
 800375e:	8979      	ldrh	r1, [r7, #10]
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	4603      	mov	r3, r0
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 fa52 	bl	8003c14 <I2C_RequestMemoryRead>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e1b0      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	2b00      	cmp	r3, #0
 8003780:	d113      	bne.n	80037aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003782:	2300      	movs	r3, #0
 8003784:	623b      	str	r3, [r7, #32]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	623b      	str	r3, [r7, #32]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	623b      	str	r3, [r7, #32]
 8003796:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	e184      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d11b      	bne.n	80037ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	e164      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d11b      	bne.n	800382a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003800:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003810:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	61bb      	str	r3, [r7, #24]
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	e144      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003840:	e138      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003846:	2b03      	cmp	r3, #3
 8003848:	f200 80f1 	bhi.w	8003a2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003850:	2b01      	cmp	r3, #1
 8003852:	d123      	bne.n	800389c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003856:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 fc1b 	bl	8004094 <I2C_WaitOnRXNEFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e139      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	691a      	ldr	r2, [r3, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	855a      	strh	r2, [r3, #42]	; 0x2a
 800389a:	e10b      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d14e      	bne.n	8003942 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038aa:	2200      	movs	r2, #0
 80038ac:	4906      	ldr	r1, [pc, #24]	; (80038c8 <HAL_I2C_Mem_Read+0x22c>)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fa98 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d008      	beq.n	80038cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e10e      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
 80038be:	bf00      	nop
 80038c0:	00100002 	.word	0x00100002
 80038c4:	ffff0000 	.word	0xffff0000
 80038c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	691a      	ldr	r2, [r3, #16]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003940:	e0b8      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003948:	2200      	movs	r2, #0
 800394a:	4966      	ldr	r1, [pc, #408]	; (8003ae4 <HAL_I2C_Mem_Read+0x448>)
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 fa49 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0bf      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691a      	ldr	r2, [r3, #16]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	1c5a      	adds	r2, r3, #1
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a4:	2200      	movs	r2, #0
 80039a6:	494f      	ldr	r1, [pc, #316]	; (8003ae4 <HAL_I2C_Mem_Read+0x448>)
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 fa1b 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e091      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e4:	3b01      	subs	r3, #1
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	3b01      	subs	r3, #1
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a2c:	e042      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 fb2e 	bl	8004094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e04c      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	1c5a      	adds	r2, r3, #1
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d118      	bne.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	1c5a      	adds	r2, r3, #1
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f47f aec2 	bne.w	8003842 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e000      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003ada:	2302      	movs	r3, #2
  }
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3728      	adds	r7, #40	; 0x28
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	00010004 	.word	0x00010004

08003ae8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	4608      	mov	r0, r1
 8003af2:	4611      	mov	r1, r2
 8003af4:	461a      	mov	r2, r3
 8003af6:	4603      	mov	r3, r0
 8003af8:	817b      	strh	r3, [r7, #10]
 8003afa:	460b      	mov	r3, r1
 8003afc:	813b      	strh	r3, [r7, #8]
 8003afe:	4613      	mov	r3, r2
 8003b00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 f960 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00d      	beq.n	8003b46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b38:	d103      	bne.n	8003b42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e05f      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b46:	897b      	ldrh	r3, [r7, #10]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b58:	6a3a      	ldr	r2, [r7, #32]
 8003b5a:	492d      	ldr	r1, [pc, #180]	; (8003c10 <I2C_RequestMemoryWrite+0x128>)
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f998 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e04c      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b84:	6a39      	ldr	r1, [r7, #32]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 fa02 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d107      	bne.n	8003baa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e02b      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d105      	bne.n	8003bc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bb4:	893b      	ldrh	r3, [r7, #8]
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	611a      	str	r2, [r3, #16]
 8003bbe:	e021      	b.n	8003c04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bc0:	893b      	ldrh	r3, [r7, #8]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd0:	6a39      	ldr	r1, [r7, #32]
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 f9dc 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00d      	beq.n	8003bfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d107      	bne.n	8003bf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e005      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bfa:	893b      	ldrh	r3, [r7, #8]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	00010002 	.word	0x00010002

08003c14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b088      	sub	sp, #32
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	4608      	mov	r0, r1
 8003c1e:	4611      	mov	r1, r2
 8003c20:	461a      	mov	r2, r3
 8003c22:	4603      	mov	r3, r0
 8003c24:	817b      	strh	r3, [r7, #10]
 8003c26:	460b      	mov	r3, r1
 8003c28:	813b      	strh	r3, [r7, #8]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f8c2 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00d      	beq.n	8003c82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c74:	d103      	bne.n	8003c7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e0aa      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c82:	897b      	ldrh	r3, [r7, #10]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	6a3a      	ldr	r2, [r7, #32]
 8003c96:	4952      	ldr	r1, [pc, #328]	; (8003de0 <I2C_RequestMemoryRead+0x1cc>)
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f8fa 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e097      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc0:	6a39      	ldr	r1, [r7, #32]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f964 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00d      	beq.n	8003cea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d107      	bne.n	8003ce6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e076      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d105      	bne.n	8003cfc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cf0:	893b      	ldrh	r3, [r7, #8]
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	611a      	str	r2, [r3, #16]
 8003cfa:	e021      	b.n	8003d40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cfc:	893b      	ldrh	r3, [r7, #8]
 8003cfe:	0a1b      	lsrs	r3, r3, #8
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d0c:	6a39      	ldr	r1, [r7, #32]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f93e 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00d      	beq.n	8003d36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d107      	bne.n	8003d32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e050      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d36:	893b      	ldrh	r3, [r7, #8]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d42:	6a39      	ldr	r1, [r7, #32]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f923 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00d      	beq.n	8003d6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d107      	bne.n	8003d68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e035      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f82b 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00d      	beq.n	8003db0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003da2:	d103      	bne.n	8003dac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003daa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e013      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003db0:	897b      	ldrh	r3, [r7, #10]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	6a3a      	ldr	r2, [r7, #32]
 8003dc4:	4906      	ldr	r1, [pc, #24]	; (8003de0 <I2C_RequestMemoryRead+0x1cc>)
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f863 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	00010002 	.word	0x00010002

08003de4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	603b      	str	r3, [r7, #0]
 8003df0:	4613      	mov	r3, r2
 8003df2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003df4:	e025      	b.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfc:	d021      	beq.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dfe:	f7fe fe9d 	bl	8002b3c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d302      	bcc.n	8003e14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d116      	bne.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	f043 0220 	orr.w	r2, r3, #32
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e023      	b.n	8003e8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d10d      	bne.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	43da      	mvns	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	4013      	ands	r3, r2
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	bf0c      	ite	eq
 8003e5e:	2301      	moveq	r3, #1
 8003e60:	2300      	movne	r3, #0
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	461a      	mov	r2, r3
 8003e66:	e00c      	b.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	43da      	mvns	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4013      	ands	r3, r2
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf0c      	ite	eq
 8003e7a:	2301      	moveq	r3, #1
 8003e7c:	2300      	movne	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	461a      	mov	r2, r3
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d0b6      	beq.n	8003df6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ea0:	e051      	b.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb0:	d123      	bne.n	8003efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003eca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e046      	b.n	8003f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f00:	d021      	beq.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f02:	f7fe fe1b 	bl	8002b3c <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d302      	bcc.n	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d116      	bne.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	f043 0220 	orr.w	r2, r3, #32
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e020      	b.n	8003f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	0c1b      	lsrs	r3, r3, #16
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d10c      	bne.n	8003f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	e00b      	b.n	8003f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	43da      	mvns	r2, r3
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	4013      	ands	r3, r2
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf14      	ite	ne
 8003f7c:	2301      	movne	r3, #1
 8003f7e:	2300      	moveq	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d18d      	bne.n	8003ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f9c:	e02d      	b.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 f8ce 	bl	8004140 <I2C_IsAcknowledgeFailed>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e02d      	b.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb4:	d021      	beq.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb6:	f7fe fdc1 	bl	8002b3c <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d302      	bcc.n	8003fcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d116      	bne.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	f043 0220 	orr.w	r2, r3, #32
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e007      	b.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	2b80      	cmp	r3, #128	; 0x80
 8004006:	d1ca      	bne.n	8003f9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b084      	sub	sp, #16
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800401e:	e02d      	b.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 f88d 	bl	8004140 <I2C_IsAcknowledgeFailed>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e02d      	b.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004036:	d021      	beq.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004038:	f7fe fd80 	bl	8002b3c <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	429a      	cmp	r2, r3
 8004046:	d302      	bcc.n	800404e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d116      	bne.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004068:	f043 0220 	orr.w	r2, r3, #32
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e007      	b.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d1ca      	bne.n	8004020 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040a0:	e042      	b.n	8004128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	d119      	bne.n	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f06f 0210 	mvn.w	r2, #16
 80040b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e029      	b.n	8004138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e4:	f7fe fd2a 	bl	8002b3c <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d302      	bcc.n	80040fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d116      	bne.n	8004128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e007      	b.n	8004138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	2b40      	cmp	r3, #64	; 0x40
 8004134:	d1b5      	bne.n	80040a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004156:	d11b      	bne.n	8004190 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004160:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	f043 0204 	orr.w	r2, r3, #4
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e000      	b.n	8004192 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
	...

080041a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e267      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d075      	beq.n	80042aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041be:	4b88      	ldr	r3, [pc, #544]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d00c      	beq.n	80041e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ca:	4b85      	ldr	r3, [pc, #532]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d112      	bne.n	80041fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041d6:	4b82      	ldr	r3, [pc, #520]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041e2:	d10b      	bne.n	80041fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e4:	4b7e      	ldr	r3, [pc, #504]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d05b      	beq.n	80042a8 <HAL_RCC_OscConfig+0x108>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d157      	bne.n	80042a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e242      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004204:	d106      	bne.n	8004214 <HAL_RCC_OscConfig+0x74>
 8004206:	4b76      	ldr	r3, [pc, #472]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a75      	ldr	r2, [pc, #468]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	e01d      	b.n	8004250 <HAL_RCC_OscConfig+0xb0>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800421c:	d10c      	bne.n	8004238 <HAL_RCC_OscConfig+0x98>
 800421e:	4b70      	ldr	r3, [pc, #448]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a6f      	ldr	r2, [pc, #444]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	4b6d      	ldr	r3, [pc, #436]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a6c      	ldr	r2, [pc, #432]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	e00b      	b.n	8004250 <HAL_RCC_OscConfig+0xb0>
 8004238:	4b69      	ldr	r3, [pc, #420]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a68      	ldr	r2, [pc, #416]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800423e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004242:	6013      	str	r3, [r2, #0]
 8004244:	4b66      	ldr	r3, [pc, #408]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a65      	ldr	r2, [pc, #404]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800424a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800424e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d013      	beq.n	8004280 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe fc70 	bl	8002b3c <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004260:	f7fe fc6c 	bl	8002b3c <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b64      	cmp	r3, #100	; 0x64
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e207      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004272:	4b5b      	ldr	r3, [pc, #364]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0xc0>
 800427e:	e014      	b.n	80042aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004280:	f7fe fc5c 	bl	8002b3c <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004288:	f7fe fc58 	bl	8002b3c <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b64      	cmp	r3, #100	; 0x64
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e1f3      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429a:	4b51      	ldr	r3, [pc, #324]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f0      	bne.n	8004288 <HAL_RCC_OscConfig+0xe8>
 80042a6:	e000      	b.n	80042aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d063      	beq.n	800437e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042b6:	4b4a      	ldr	r3, [pc, #296]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00b      	beq.n	80042da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042c2:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d11c      	bne.n	8004308 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ce:	4b44      	ldr	r3, [pc, #272]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d116      	bne.n	8004308 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042da:	4b41      	ldr	r3, [pc, #260]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d005      	beq.n	80042f2 <HAL_RCC_OscConfig+0x152>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d001      	beq.n	80042f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e1c7      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042f2:	4b3b      	ldr	r3, [pc, #236]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4937      	ldr	r1, [pc, #220]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004302:	4313      	orrs	r3, r2
 8004304:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004306:	e03a      	b.n	800437e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d020      	beq.n	8004352 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004310:	4b34      	ldr	r3, [pc, #208]	; (80043e4 <HAL_RCC_OscConfig+0x244>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004316:	f7fe fc11 	bl	8002b3c <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800431e:	f7fe fc0d 	bl	8002b3c <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e1a8      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004330:	4b2b      	ldr	r3, [pc, #172]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433c:	4b28      	ldr	r3, [pc, #160]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	4925      	ldr	r1, [pc, #148]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 800434c:	4313      	orrs	r3, r2
 800434e:	600b      	str	r3, [r1, #0]
 8004350:	e015      	b.n	800437e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004352:	4b24      	ldr	r3, [pc, #144]	; (80043e4 <HAL_RCC_OscConfig+0x244>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7fe fbf0 	bl	8002b3c <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004360:	f7fe fbec 	bl	8002b3c <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e187      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004372:	4b1b      	ldr	r3, [pc, #108]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1f0      	bne.n	8004360 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d036      	beq.n	80043f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d016      	beq.n	80043c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004392:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <HAL_RCC_OscConfig+0x248>)
 8004394:	2201      	movs	r2, #1
 8004396:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004398:	f7fe fbd0 	bl	8002b3c <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043a0:	f7fe fbcc 	bl	8002b3c <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e167      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <HAL_RCC_OscConfig+0x240>)
 80043b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCC_OscConfig+0x200>
 80043be:	e01b      	b.n	80043f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043c0:	4b09      	ldr	r3, [pc, #36]	; (80043e8 <HAL_RCC_OscConfig+0x248>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c6:	f7fe fbb9 	bl	8002b3c <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043cc:	e00e      	b.n	80043ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ce:	f7fe fbb5 	bl	8002b3c <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d907      	bls.n	80043ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e150      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
 80043e0:	40023800 	.word	0x40023800
 80043e4:	42470000 	.word	0x42470000
 80043e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043ec:	4b88      	ldr	r3, [pc, #544]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80043ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1ea      	bne.n	80043ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 8097 	beq.w	8004534 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004406:	2300      	movs	r3, #0
 8004408:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800440a:	4b81      	ldr	r3, [pc, #516]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10f      	bne.n	8004436 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	4b7d      	ldr	r3, [pc, #500]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	4a7c      	ldr	r2, [pc, #496]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004424:	6413      	str	r3, [r2, #64]	; 0x40
 8004426:	4b7a      	ldr	r3, [pc, #488]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800442e:	60bb      	str	r3, [r7, #8]
 8004430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004432:	2301      	movs	r3, #1
 8004434:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004436:	4b77      	ldr	r3, [pc, #476]	; (8004614 <HAL_RCC_OscConfig+0x474>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d118      	bne.n	8004474 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004442:	4b74      	ldr	r3, [pc, #464]	; (8004614 <HAL_RCC_OscConfig+0x474>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a73      	ldr	r2, [pc, #460]	; (8004614 <HAL_RCC_OscConfig+0x474>)
 8004448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800444c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800444e:	f7fe fb75 	bl	8002b3c <HAL_GetTick>
 8004452:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004456:	f7fe fb71 	bl	8002b3c <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e10c      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004468:	4b6a      	ldr	r3, [pc, #424]	; (8004614 <HAL_RCC_OscConfig+0x474>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0f0      	beq.n	8004456 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d106      	bne.n	800448a <HAL_RCC_OscConfig+0x2ea>
 800447c:	4b64      	ldr	r3, [pc, #400]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 800447e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004480:	4a63      	ldr	r2, [pc, #396]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004482:	f043 0301 	orr.w	r3, r3, #1
 8004486:	6713      	str	r3, [r2, #112]	; 0x70
 8004488:	e01c      	b.n	80044c4 <HAL_RCC_OscConfig+0x324>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	2b05      	cmp	r3, #5
 8004490:	d10c      	bne.n	80044ac <HAL_RCC_OscConfig+0x30c>
 8004492:	4b5f      	ldr	r3, [pc, #380]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004496:	4a5e      	ldr	r2, [pc, #376]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004498:	f043 0304 	orr.w	r3, r3, #4
 800449c:	6713      	str	r3, [r2, #112]	; 0x70
 800449e:	4b5c      	ldr	r3, [pc, #368]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a2:	4a5b      	ldr	r2, [pc, #364]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044a4:	f043 0301 	orr.w	r3, r3, #1
 80044a8:	6713      	str	r3, [r2, #112]	; 0x70
 80044aa:	e00b      	b.n	80044c4 <HAL_RCC_OscConfig+0x324>
 80044ac:	4b58      	ldr	r3, [pc, #352]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b0:	4a57      	ldr	r2, [pc, #348]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044b2:	f023 0301 	bic.w	r3, r3, #1
 80044b6:	6713      	str	r3, [r2, #112]	; 0x70
 80044b8:	4b55      	ldr	r3, [pc, #340]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044bc:	4a54      	ldr	r2, [pc, #336]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044be:	f023 0304 	bic.w	r3, r3, #4
 80044c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d015      	beq.n	80044f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044cc:	f7fe fb36 	bl	8002b3c <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d2:	e00a      	b.n	80044ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044d4:	f7fe fb32 	bl	8002b3c <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e0cb      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ea:	4b49      	ldr	r3, [pc, #292]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80044ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0ee      	beq.n	80044d4 <HAL_RCC_OscConfig+0x334>
 80044f6:	e014      	b.n	8004522 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f8:	f7fe fb20 	bl	8002b3c <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044fe:	e00a      	b.n	8004516 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004500:	f7fe fb1c 	bl	8002b3c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	f241 3288 	movw	r2, #5000	; 0x1388
 800450e:	4293      	cmp	r3, r2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e0b5      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004516:	4b3e      	ldr	r3, [pc, #248]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1ee      	bne.n	8004500 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004522:	7dfb      	ldrb	r3, [r7, #23]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d105      	bne.n	8004534 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004528:	4b39      	ldr	r3, [pc, #228]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 800452a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452c:	4a38      	ldr	r2, [pc, #224]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 800452e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004532:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	2b00      	cmp	r3, #0
 800453a:	f000 80a1 	beq.w	8004680 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800453e:	4b34      	ldr	r3, [pc, #208]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 030c 	and.w	r3, r3, #12
 8004546:	2b08      	cmp	r3, #8
 8004548:	d05c      	beq.n	8004604 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	2b02      	cmp	r3, #2
 8004550:	d141      	bne.n	80045d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004552:	4b31      	ldr	r3, [pc, #196]	; (8004618 <HAL_RCC_OscConfig+0x478>)
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004558:	f7fe faf0 	bl	8002b3c <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004560:	f7fe faec 	bl	8002b3c <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e087      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004572:	4b27      	ldr	r3, [pc, #156]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1f0      	bne.n	8004560 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69da      	ldr	r2, [r3, #28]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	019b      	lsls	r3, r3, #6
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004594:	085b      	lsrs	r3, r3, #1
 8004596:	3b01      	subs	r3, #1
 8004598:	041b      	lsls	r3, r3, #16
 800459a:	431a      	orrs	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a0:	061b      	lsls	r3, r3, #24
 80045a2:	491b      	ldr	r1, [pc, #108]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045a8:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <HAL_RCC_OscConfig+0x478>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ae:	f7fe fac5 	bl	8002b3c <HAL_GetTick>
 80045b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b4:	e008      	b.n	80045c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b6:	f7fe fac1 	bl	8002b3c <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e05c      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c8:	4b11      	ldr	r3, [pc, #68]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d0f0      	beq.n	80045b6 <HAL_RCC_OscConfig+0x416>
 80045d4:	e054      	b.n	8004680 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d6:	4b10      	ldr	r3, [pc, #64]	; (8004618 <HAL_RCC_OscConfig+0x478>)
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045dc:	f7fe faae 	bl	8002b3c <HAL_GetTick>
 80045e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045e4:	f7fe faaa 	bl	8002b3c <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e045      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045f6:	4b06      	ldr	r3, [pc, #24]	; (8004610 <HAL_RCC_OscConfig+0x470>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1f0      	bne.n	80045e4 <HAL_RCC_OscConfig+0x444>
 8004602:	e03d      	b.n	8004680 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d107      	bne.n	800461c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e038      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
 8004610:	40023800 	.word	0x40023800
 8004614:	40007000 	.word	0x40007000
 8004618:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800461c:	4b1b      	ldr	r3, [pc, #108]	; (800468c <HAL_RCC_OscConfig+0x4ec>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d028      	beq.n	800467c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004634:	429a      	cmp	r2, r3
 8004636:	d121      	bne.n	800467c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004642:	429a      	cmp	r2, r3
 8004644:	d11a      	bne.n	800467c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800464c:	4013      	ands	r3, r2
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004652:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004654:	4293      	cmp	r3, r2
 8004656:	d111      	bne.n	800467c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004662:	085b      	lsrs	r3, r3, #1
 8004664:	3b01      	subs	r3, #1
 8004666:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004668:	429a      	cmp	r2, r3
 800466a:	d107      	bne.n	800467c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004678:	429a      	cmp	r2, r3
 800467a:	d001      	beq.n	8004680 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e000      	b.n	8004682 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40023800 	.word	0x40023800

08004690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e0cc      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046a4:	4b68      	ldr	r3, [pc, #416]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d90c      	bls.n	80046cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b2:	4b65      	ldr	r3, [pc, #404]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ba:	4b63      	ldr	r3, [pc, #396]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0307 	and.w	r3, r3, #7
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d001      	beq.n	80046cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e0b8      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d020      	beq.n	800471a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046e4:	4b59      	ldr	r3, [pc, #356]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	4a58      	ldr	r2, [pc, #352]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046fc:	4b53      	ldr	r3, [pc, #332]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	4a52      	ldr	r2, [pc, #328]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004702:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004706:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004708:	4b50      	ldr	r3, [pc, #320]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	494d      	ldr	r1, [pc, #308]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d044      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d107      	bne.n	800473e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800472e:	4b47      	ldr	r3, [pc, #284]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d119      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e07f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d003      	beq.n	800474e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800474a:	2b03      	cmp	r3, #3
 800474c:	d107      	bne.n	800475e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474e:	4b3f      	ldr	r3, [pc, #252]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d109      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e06f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800475e:	4b3b      	ldr	r3, [pc, #236]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e067      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800476e:	4b37      	ldr	r3, [pc, #220]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f023 0203 	bic.w	r2, r3, #3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	4934      	ldr	r1, [pc, #208]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	4313      	orrs	r3, r2
 800477e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004780:	f7fe f9dc 	bl	8002b3c <HAL_GetTick>
 8004784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004786:	e00a      	b.n	800479e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004788:	f7fe f9d8 	bl	8002b3c <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	f241 3288 	movw	r2, #5000	; 0x1388
 8004796:	4293      	cmp	r3, r2
 8004798:	d901      	bls.n	800479e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e04f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479e:	4b2b      	ldr	r3, [pc, #172]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 020c 	and.w	r2, r3, #12
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d1eb      	bne.n	8004788 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047b0:	4b25      	ldr	r3, [pc, #148]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d20c      	bcs.n	80047d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047be:	4b22      	ldr	r3, [pc, #136]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047c6:	4b20      	ldr	r3, [pc, #128]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e032      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d008      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047e4:	4b19      	ldr	r3, [pc, #100]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	4916      	ldr	r1, [pc, #88]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004802:	4b12      	ldr	r3, [pc, #72]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	490e      	ldr	r1, [pc, #56]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	4313      	orrs	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004816:	f000 f821 	bl	800485c <HAL_RCC_GetSysClockFreq>
 800481a:	4602      	mov	r2, r0
 800481c:	4b0b      	ldr	r3, [pc, #44]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	091b      	lsrs	r3, r3, #4
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	490a      	ldr	r1, [pc, #40]	; (8004850 <HAL_RCC_ClockConfig+0x1c0>)
 8004828:	5ccb      	ldrb	r3, [r1, r3]
 800482a:	fa22 f303 	lsr.w	r3, r2, r3
 800482e:	4a09      	ldr	r2, [pc, #36]	; (8004854 <HAL_RCC_ClockConfig+0x1c4>)
 8004830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004832:	4b09      	ldr	r3, [pc, #36]	; (8004858 <HAL_RCC_ClockConfig+0x1c8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe f93c 	bl	8002ab4 <HAL_InitTick>

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40023c00 	.word	0x40023c00
 800484c:	40023800 	.word	0x40023800
 8004850:	0800b754 	.word	0x0800b754
 8004854:	200000a8 	.word	0x200000a8
 8004858:	200000ac 	.word	0x200000ac

0800485c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800485c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004860:	b090      	sub	sp, #64	; 0x40
 8004862:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	637b      	str	r3, [r7, #52]	; 0x34
 8004868:	2300      	movs	r3, #0
 800486a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800486c:	2300      	movs	r3, #0
 800486e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004874:	4b59      	ldr	r3, [pc, #356]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 030c 	and.w	r3, r3, #12
 800487c:	2b08      	cmp	r3, #8
 800487e:	d00d      	beq.n	800489c <HAL_RCC_GetSysClockFreq+0x40>
 8004880:	2b08      	cmp	r3, #8
 8004882:	f200 80a1 	bhi.w	80049c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x34>
 800488a:	2b04      	cmp	r3, #4
 800488c:	d003      	beq.n	8004896 <HAL_RCC_GetSysClockFreq+0x3a>
 800488e:	e09b      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004890:	4b53      	ldr	r3, [pc, #332]	; (80049e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004892:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004894:	e09b      	b.n	80049ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004896:	4b53      	ldr	r3, [pc, #332]	; (80049e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800489a:	e098      	b.n	80049ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800489c:	4b4f      	ldr	r3, [pc, #316]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048a4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048a6:	4b4d      	ldr	r3, [pc, #308]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d028      	beq.n	8004904 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048b2:	4b4a      	ldr	r3, [pc, #296]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	099b      	lsrs	r3, r3, #6
 80048b8:	2200      	movs	r2, #0
 80048ba:	623b      	str	r3, [r7, #32]
 80048bc:	627a      	str	r2, [r7, #36]	; 0x24
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048c4:	2100      	movs	r1, #0
 80048c6:	4b47      	ldr	r3, [pc, #284]	; (80049e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80048c8:	fb03 f201 	mul.w	r2, r3, r1
 80048cc:	2300      	movs	r3, #0
 80048ce:	fb00 f303 	mul.w	r3, r0, r3
 80048d2:	4413      	add	r3, r2
 80048d4:	4a43      	ldr	r2, [pc, #268]	; (80049e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80048d6:	fba0 1202 	umull	r1, r2, r0, r2
 80048da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048dc:	460a      	mov	r2, r1
 80048de:	62ba      	str	r2, [r7, #40]	; 0x28
 80048e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048e2:	4413      	add	r3, r2
 80048e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e8:	2200      	movs	r2, #0
 80048ea:	61bb      	str	r3, [r7, #24]
 80048ec:	61fa      	str	r2, [r7, #28]
 80048ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048f6:	f7fc f9cf 	bl	8000c98 <__aeabi_uldivmod>
 80048fa:	4602      	mov	r2, r0
 80048fc:	460b      	mov	r3, r1
 80048fe:	4613      	mov	r3, r2
 8004900:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004902:	e053      	b.n	80049ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004904:	4b35      	ldr	r3, [pc, #212]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	099b      	lsrs	r3, r3, #6
 800490a:	2200      	movs	r2, #0
 800490c:	613b      	str	r3, [r7, #16]
 800490e:	617a      	str	r2, [r7, #20]
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004916:	f04f 0b00 	mov.w	fp, #0
 800491a:	4652      	mov	r2, sl
 800491c:	465b      	mov	r3, fp
 800491e:	f04f 0000 	mov.w	r0, #0
 8004922:	f04f 0100 	mov.w	r1, #0
 8004926:	0159      	lsls	r1, r3, #5
 8004928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800492c:	0150      	lsls	r0, r2, #5
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	ebb2 080a 	subs.w	r8, r2, sl
 8004936:	eb63 090b 	sbc.w	r9, r3, fp
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004946:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800494a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800494e:	ebb2 0408 	subs.w	r4, r2, r8
 8004952:	eb63 0509 	sbc.w	r5, r3, r9
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	00eb      	lsls	r3, r5, #3
 8004960:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004964:	00e2      	lsls	r2, r4, #3
 8004966:	4614      	mov	r4, r2
 8004968:	461d      	mov	r5, r3
 800496a:	eb14 030a 	adds.w	r3, r4, sl
 800496e:	603b      	str	r3, [r7, #0]
 8004970:	eb45 030b 	adc.w	r3, r5, fp
 8004974:	607b      	str	r3, [r7, #4]
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	f04f 0300 	mov.w	r3, #0
 800497e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004982:	4629      	mov	r1, r5
 8004984:	028b      	lsls	r3, r1, #10
 8004986:	4621      	mov	r1, r4
 8004988:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800498c:	4621      	mov	r1, r4
 800498e:	028a      	lsls	r2, r1, #10
 8004990:	4610      	mov	r0, r2
 8004992:	4619      	mov	r1, r3
 8004994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004996:	2200      	movs	r2, #0
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	60fa      	str	r2, [r7, #12]
 800499c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049a0:	f7fc f97a 	bl	8000c98 <__aeabi_uldivmod>
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4613      	mov	r3, r2
 80049aa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049ac:	4b0b      	ldr	r3, [pc, #44]	; (80049dc <HAL_RCC_GetSysClockFreq+0x180>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	0c1b      	lsrs	r3, r3, #16
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	3301      	adds	r3, #1
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80049bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049c6:	e002      	b.n	80049ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049c8:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80049ca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3740      	adds	r7, #64	; 0x40
 80049d4:	46bd      	mov	sp, r7
 80049d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049da:	bf00      	nop
 80049dc:	40023800 	.word	0x40023800
 80049e0:	00f42400 	.word	0x00f42400
 80049e4:	017d7840 	.word	0x017d7840

080049e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049ec:	4b03      	ldr	r3, [pc, #12]	; (80049fc <HAL_RCC_GetHCLKFreq+0x14>)
 80049ee:	681b      	ldr	r3, [r3, #0]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	200000a8 	.word	0x200000a8

08004a00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a04:	f7ff fff0 	bl	80049e8 <HAL_RCC_GetHCLKFreq>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	0a9b      	lsrs	r3, r3, #10
 8004a10:	f003 0307 	and.w	r3, r3, #7
 8004a14:	4903      	ldr	r1, [pc, #12]	; (8004a24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a16:	5ccb      	ldrb	r3, [r1, r3]
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40023800 	.word	0x40023800
 8004a24:	0800b764 	.word	0x0800b764

08004a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a2c:	f7ff ffdc 	bl	80049e8 <HAL_RCC_GetHCLKFreq>
 8004a30:	4602      	mov	r2, r0
 8004a32:	4b05      	ldr	r3, [pc, #20]	; (8004a48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	0b5b      	lsrs	r3, r3, #13
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	4903      	ldr	r1, [pc, #12]	; (8004a4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a3e:	5ccb      	ldrb	r3, [r1, r3]
 8004a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	0800b764 	.word	0x0800b764

08004a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e041      	b.n	8004ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d106      	bne.n	8004a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fd febe 	bl	80027f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4610      	mov	r0, r2
 8004a90:	f000 fac0 	bl	8005014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b082      	sub	sp, #8
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e041      	b.n	8004b84 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f839 	bl	8004b8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f000 fa71 	bl	8005014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b94:	bf00      	nop
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d109      	bne.n	8004bc4 <HAL_TIM_PWM_Start+0x24>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	bf14      	ite	ne
 8004bbc:	2301      	movne	r3, #1
 8004bbe:	2300      	moveq	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	e022      	b.n	8004c0a <HAL_TIM_PWM_Start+0x6a>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d109      	bne.n	8004bde <HAL_TIM_PWM_Start+0x3e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	bf14      	ite	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	2300      	moveq	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	e015      	b.n	8004c0a <HAL_TIM_PWM_Start+0x6a>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d109      	bne.n	8004bf8 <HAL_TIM_PWM_Start+0x58>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	bf14      	ite	ne
 8004bf0:	2301      	movne	r3, #1
 8004bf2:	2300      	moveq	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	e008      	b.n	8004c0a <HAL_TIM_PWM_Start+0x6a>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	bf14      	ite	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	2300      	moveq	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e068      	b.n	8004ce4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d104      	bne.n	8004c22 <HAL_TIM_PWM_Start+0x82>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c20:	e013      	b.n	8004c4a <HAL_TIM_PWM_Start+0xaa>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d104      	bne.n	8004c32 <HAL_TIM_PWM_Start+0x92>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c30:	e00b      	b.n	8004c4a <HAL_TIM_PWM_Start+0xaa>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b08      	cmp	r3, #8
 8004c36:	d104      	bne.n	8004c42 <HAL_TIM_PWM_Start+0xa2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c40:	e003      	b.n	8004c4a <HAL_TIM_PWM_Start+0xaa>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2202      	movs	r2, #2
 8004c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	6839      	ldr	r1, [r7, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 fc84 	bl	8005560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a23      	ldr	r2, [pc, #140]	; (8004cec <HAL_TIM_PWM_Start+0x14c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d107      	bne.n	8004c72 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1d      	ldr	r2, [pc, #116]	; (8004cec <HAL_TIM_PWM_Start+0x14c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d018      	beq.n	8004cae <HAL_TIM_PWM_Start+0x10e>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c84:	d013      	beq.n	8004cae <HAL_TIM_PWM_Start+0x10e>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a19      	ldr	r2, [pc, #100]	; (8004cf0 <HAL_TIM_PWM_Start+0x150>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d00e      	beq.n	8004cae <HAL_TIM_PWM_Start+0x10e>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a17      	ldr	r2, [pc, #92]	; (8004cf4 <HAL_TIM_PWM_Start+0x154>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d009      	beq.n	8004cae <HAL_TIM_PWM_Start+0x10e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a16      	ldr	r2, [pc, #88]	; (8004cf8 <HAL_TIM_PWM_Start+0x158>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d004      	beq.n	8004cae <HAL_TIM_PWM_Start+0x10e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a14      	ldr	r2, [pc, #80]	; (8004cfc <HAL_TIM_PWM_Start+0x15c>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d111      	bne.n	8004cd2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f003 0307 	and.w	r3, r3, #7
 8004cb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b06      	cmp	r3, #6
 8004cbe:	d010      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0201 	orr.w	r2, r2, #1
 8004cce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd0:	e007      	b.n	8004ce2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0201 	orr.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40010000 	.word	0x40010000
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40000800 	.word	0x40000800
 8004cf8:	40000c00 	.word	0x40000c00
 8004cfc:	40014000 	.word	0x40014000

08004d00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e0ae      	b.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b0c      	cmp	r3, #12
 8004d2a:	f200 809f 	bhi.w	8004e6c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d2e:	a201      	add	r2, pc, #4	; (adr r2, 8004d34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d34:	08004d69 	.word	0x08004d69
 8004d38:	08004e6d 	.word	0x08004e6d
 8004d3c:	08004e6d 	.word	0x08004e6d
 8004d40:	08004e6d 	.word	0x08004e6d
 8004d44:	08004da9 	.word	0x08004da9
 8004d48:	08004e6d 	.word	0x08004e6d
 8004d4c:	08004e6d 	.word	0x08004e6d
 8004d50:	08004e6d 	.word	0x08004e6d
 8004d54:	08004deb 	.word	0x08004deb
 8004d58:	08004e6d 	.word	0x08004e6d
 8004d5c:	08004e6d 	.word	0x08004e6d
 8004d60:	08004e6d 	.word	0x08004e6d
 8004d64:	08004e2b 	.word	0x08004e2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 f9d0 	bl	8005114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0208 	orr.w	r2, r2, #8
 8004d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f022 0204 	bic.w	r2, r2, #4
 8004d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6999      	ldr	r1, [r3, #24]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	691a      	ldr	r2, [r3, #16]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	619a      	str	r2, [r3, #24]
      break;
 8004da6:	e064      	b.n	8004e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68b9      	ldr	r1, [r7, #8]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f000 fa16 	bl	80051e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699a      	ldr	r2, [r3, #24]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699a      	ldr	r2, [r3, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6999      	ldr	r1, [r3, #24]
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	021a      	lsls	r2, r3, #8
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	619a      	str	r2, [r3, #24]
      break;
 8004de8:	e043      	b.n	8004e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68b9      	ldr	r1, [r7, #8]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fa61 	bl	80052b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69da      	ldr	r2, [r3, #28]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f042 0208 	orr.w	r2, r2, #8
 8004e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0204 	bic.w	r2, r2, #4
 8004e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69d9      	ldr	r1, [r3, #28]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	691a      	ldr	r2, [r3, #16]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	61da      	str	r2, [r3, #28]
      break;
 8004e28:	e023      	b.n	8004e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68b9      	ldr	r1, [r7, #8]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f000 faab 	bl	800538c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	69da      	ldr	r2, [r3, #28]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	69d9      	ldr	r1, [r3, #28]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	021a      	lsls	r2, r3, #8
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	61da      	str	r2, [r3, #28]
      break;
 8004e6a:	e002      	b.n	8004e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3718      	adds	r7, #24
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_TIM_ConfigClockSource+0x1c>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e0b4      	b.n	800500a <HAL_TIM_ConfigClockSource+0x186>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ec6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ed8:	d03e      	beq.n	8004f58 <HAL_TIM_ConfigClockSource+0xd4>
 8004eda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ede:	f200 8087 	bhi.w	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee6:	f000 8086 	beq.w	8004ff6 <HAL_TIM_ConfigClockSource+0x172>
 8004eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eee:	d87f      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef0:	2b70      	cmp	r3, #112	; 0x70
 8004ef2:	d01a      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0xa6>
 8004ef4:	2b70      	cmp	r3, #112	; 0x70
 8004ef6:	d87b      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef8:	2b60      	cmp	r3, #96	; 0x60
 8004efa:	d050      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x11a>
 8004efc:	2b60      	cmp	r3, #96	; 0x60
 8004efe:	d877      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f00:	2b50      	cmp	r3, #80	; 0x50
 8004f02:	d03c      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0xfa>
 8004f04:	2b50      	cmp	r3, #80	; 0x50
 8004f06:	d873      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f08:	2b40      	cmp	r3, #64	; 0x40
 8004f0a:	d058      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x13a>
 8004f0c:	2b40      	cmp	r3, #64	; 0x40
 8004f0e:	d86f      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f10:	2b30      	cmp	r3, #48	; 0x30
 8004f12:	d064      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0x15a>
 8004f14:	2b30      	cmp	r3, #48	; 0x30
 8004f16:	d86b      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f18:	2b20      	cmp	r3, #32
 8004f1a:	d060      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0x15a>
 8004f1c:	2b20      	cmp	r3, #32
 8004f1e:	d867      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d05c      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0x15a>
 8004f24:	2b10      	cmp	r3, #16
 8004f26:	d05a      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0x15a>
 8004f28:	e062      	b.n	8004ff0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6818      	ldr	r0, [r3, #0]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	6899      	ldr	r1, [r3, #8]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	f000 faf1 	bl	8005520 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	609a      	str	r2, [r3, #8]
      break;
 8004f56:	e04f      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6818      	ldr	r0, [r3, #0]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	6899      	ldr	r1, [r3, #8]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f000 fada 	bl	8005520 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f7a:	609a      	str	r2, [r3, #8]
      break;
 8004f7c:	e03c      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6859      	ldr	r1, [r3, #4]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f000 fa4e 	bl	800542c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2150      	movs	r1, #80	; 0x50
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 faa7 	bl	80054ea <TIM_ITRx_SetConfig>
      break;
 8004f9c:	e02c      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	6859      	ldr	r1, [r3, #4]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f000 fa6d 	bl	800548a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2160      	movs	r1, #96	; 0x60
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fa97 	bl	80054ea <TIM_ITRx_SetConfig>
      break;
 8004fbc:	e01c      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	6859      	ldr	r1, [r3, #4]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	f000 fa2e 	bl	800542c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2140      	movs	r1, #64	; 0x40
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 fa87 	bl	80054ea <TIM_ITRx_SetConfig>
      break;
 8004fdc:	e00c      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	4610      	mov	r0, r2
 8004fea:	f000 fa7e 	bl	80054ea <TIM_ITRx_SetConfig>
      break;
 8004fee:	e003      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff4:	e000      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ff6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005008:	7bfb      	ldrb	r3, [r7, #15]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a34      	ldr	r2, [pc, #208]	; (80050f8 <TIM_Base_SetConfig+0xe4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d00f      	beq.n	800504c <TIM_Base_SetConfig+0x38>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005032:	d00b      	beq.n	800504c <TIM_Base_SetConfig+0x38>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a31      	ldr	r2, [pc, #196]	; (80050fc <TIM_Base_SetConfig+0xe8>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d007      	beq.n	800504c <TIM_Base_SetConfig+0x38>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a30      	ldr	r2, [pc, #192]	; (8005100 <TIM_Base_SetConfig+0xec>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d003      	beq.n	800504c <TIM_Base_SetConfig+0x38>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a2f      	ldr	r2, [pc, #188]	; (8005104 <TIM_Base_SetConfig+0xf0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d108      	bne.n	800505e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005052:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	4313      	orrs	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a25      	ldr	r2, [pc, #148]	; (80050f8 <TIM_Base_SetConfig+0xe4>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d01b      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800506c:	d017      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a22      	ldr	r2, [pc, #136]	; (80050fc <TIM_Base_SetConfig+0xe8>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d013      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a21      	ldr	r2, [pc, #132]	; (8005100 <TIM_Base_SetConfig+0xec>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d00f      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a20      	ldr	r2, [pc, #128]	; (8005104 <TIM_Base_SetConfig+0xf0>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00b      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <TIM_Base_SetConfig+0xf4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d007      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a1e      	ldr	r2, [pc, #120]	; (800510c <TIM_Base_SetConfig+0xf8>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_Base_SetConfig+0x8a>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a1d      	ldr	r2, [pc, #116]	; (8005110 <TIM_Base_SetConfig+0xfc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d108      	bne.n	80050b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a08      	ldr	r2, [pc, #32]	; (80050f8 <TIM_Base_SetConfig+0xe4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d103      	bne.n	80050e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	615a      	str	r2, [r3, #20]
}
 80050ea:	bf00      	nop
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40010000 	.word	0x40010000
 80050fc:	40000400 	.word	0x40000400
 8005100:	40000800 	.word	0x40000800
 8005104:	40000c00 	.word	0x40000c00
 8005108:	40014000 	.word	0x40014000
 800510c:	40014400 	.word	0x40014400
 8005110:	40014800 	.word	0x40014800

08005114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	f023 0201 	bic.w	r2, r3, #1
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f023 0302 	bic.w	r3, r3, #2
 800515c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a1c      	ldr	r2, [pc, #112]	; (80051dc <TIM_OC1_SetConfig+0xc8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d10c      	bne.n	800518a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f023 0308 	bic.w	r3, r3, #8
 8005176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	697a      	ldr	r2, [r7, #20]
 800517e:	4313      	orrs	r3, r2
 8005180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f023 0304 	bic.w	r3, r3, #4
 8005188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a13      	ldr	r2, [pc, #76]	; (80051dc <TIM_OC1_SetConfig+0xc8>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d111      	bne.n	80051b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005198:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	621a      	str	r2, [r3, #32]
}
 80051d0:	bf00      	nop
 80051d2:	371c      	adds	r7, #28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	40010000 	.word	0x40010000

080051e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f023 0210 	bic.w	r2, r3, #16
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800520e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	021b      	lsls	r3, r3, #8
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f023 0320 	bic.w	r3, r3, #32
 800522a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	4313      	orrs	r3, r2
 8005236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a1e      	ldr	r2, [pc, #120]	; (80052b4 <TIM_OC2_SetConfig+0xd4>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d10d      	bne.n	800525c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800525a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a15      	ldr	r2, [pc, #84]	; (80052b4 <TIM_OC2_SetConfig+0xd4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d113      	bne.n	800528c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800526a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005272:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	621a      	str	r2, [r3, #32]
}
 80052a6:	bf00      	nop
 80052a8:	371c      	adds	r7, #28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	40010000 	.word	0x40010000

080052b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0303 	bic.w	r3, r3, #3
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	021b      	lsls	r3, r3, #8
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	4313      	orrs	r3, r2
 800530c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a1d      	ldr	r2, [pc, #116]	; (8005388 <TIM_OC3_SetConfig+0xd0>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d10d      	bne.n	8005332 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800531c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	021b      	lsls	r3, r3, #8
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	4313      	orrs	r3, r2
 8005328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a14      	ldr	r2, [pc, #80]	; (8005388 <TIM_OC3_SetConfig+0xd0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d113      	bne.n	8005362 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	4313      	orrs	r3, r2
 8005354:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	621a      	str	r2, [r3, #32]
}
 800537c:	bf00      	nop
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	40010000 	.word	0x40010000

0800538c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	021b      	lsls	r3, r3, #8
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	031b      	lsls	r3, r3, #12
 80053de:	693a      	ldr	r2, [r7, #16]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a10      	ldr	r2, [pc, #64]	; (8005428 <TIM_OC4_SetConfig+0x9c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d109      	bne.n	8005400 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	019b      	lsls	r3, r3, #6
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	621a      	str	r2, [r3, #32]
}
 800541a:	bf00      	nop
 800541c:	371c      	adds	r7, #28
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	40010000 	.word	0x40010000

0800542c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800542c:	b480      	push	{r7}
 800542e:	b087      	sub	sp, #28
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	f023 0201 	bic.w	r2, r3, #1
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005456:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	4313      	orrs	r3, r2
 8005460:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f023 030a 	bic.w	r3, r3, #10
 8005468:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4313      	orrs	r3, r2
 8005470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	621a      	str	r2, [r3, #32]
}
 800547e:	bf00      	nop
 8005480:	371c      	adds	r7, #28
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800548a:	b480      	push	{r7}
 800548c:	b087      	sub	sp, #28
 800548e:	af00      	add	r7, sp, #0
 8005490:	60f8      	str	r0, [r7, #12]
 8005492:	60b9      	str	r1, [r7, #8]
 8005494:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	f023 0210 	bic.w	r2, r3, #16
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	031b      	lsls	r3, r3, #12
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80054c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	621a      	str	r2, [r3, #32]
}
 80054de:	bf00      	nop
 80054e0:	371c      	adds	r7, #28
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b085      	sub	sp, #20
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4313      	orrs	r3, r2
 8005508:	f043 0307 	orr.w	r3, r3, #7
 800550c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	609a      	str	r2, [r3, #8]
}
 8005514:	bf00      	nop
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005520:	b480      	push	{r7}
 8005522:	b087      	sub	sp, #28
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800553a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	021a      	lsls	r2, r3, #8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	431a      	orrs	r2, r3
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	4313      	orrs	r3, r2
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	609a      	str	r2, [r3, #8]
}
 8005554:	bf00      	nop
 8005556:	371c      	adds	r7, #28
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f003 031f 	and.w	r3, r3, #31
 8005572:	2201      	movs	r2, #1
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a1a      	ldr	r2, [r3, #32]
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	43db      	mvns	r3, r3
 8005582:	401a      	ands	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f003 031f 	and.w	r3, r3, #31
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	fa01 f303 	lsl.w	r3, r1, r3
 8005598:	431a      	orrs	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	621a      	str	r2, [r3, #32]
}
 800559e:	bf00      	nop
 80055a0:	371c      	adds	r7, #28
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
	...

080055ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055c0:	2302      	movs	r3, #2
 80055c2:	e050      	b.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2202      	movs	r2, #2
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a1c      	ldr	r2, [pc, #112]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d018      	beq.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005610:	d013      	beq.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a18      	ldr	r2, [pc, #96]	; (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00e      	beq.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a16      	ldr	r2, [pc, #88]	; (800567c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d009      	beq.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a15      	ldr	r2, [pc, #84]	; (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d004      	beq.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a13      	ldr	r2, [pc, #76]	; (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d10c      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005640:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	68ba      	ldr	r2, [r7, #8]
 8005648:	4313      	orrs	r3, r2
 800564a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68ba      	ldr	r2, [r7, #8]
 8005652:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40010000 	.word	0x40010000
 8005678:	40000400 	.word	0x40000400
 800567c:	40000800 	.word	0x40000800
 8005680:	40000c00 	.word	0x40000c00
 8005684:	40014000 	.word	0x40014000

08005688 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e03d      	b.n	8005720 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e03f      	b.n	80057be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d106      	bne.n	8005758 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7fd f912 	bl	800297c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2224      	movs	r2, #36	; 0x24
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800576e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 fddf 	bl	8006334 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	691a      	ldr	r2, [r3, #16]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005784:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695a      	ldr	r2, [r3, #20]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005794:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68da      	ldr	r2, [r3, #12]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b08a      	sub	sp, #40	; 0x28
 80057ca:	af02      	add	r7, sp, #8
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	603b      	str	r3, [r7, #0]
 80057d2:	4613      	mov	r3, r2
 80057d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b20      	cmp	r3, #32
 80057e4:	d17c      	bne.n	80058e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <HAL_UART_Transmit+0x2c>
 80057ec:	88fb      	ldrh	r3, [r7, #6]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e075      	b.n	80058e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_UART_Transmit+0x3e>
 8005800:	2302      	movs	r3, #2
 8005802:	e06e      	b.n	80058e2 <HAL_UART_Transmit+0x11c>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2221      	movs	r2, #33	; 0x21
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800581a:	f7fd f98f 	bl	8002b3c <HAL_GetTick>
 800581e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	88fa      	ldrh	r2, [r7, #6]
 8005824:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	88fa      	ldrh	r2, [r7, #6]
 800582a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005834:	d108      	bne.n	8005848 <HAL_UART_Transmit+0x82>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d104      	bne.n	8005848 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800583e:	2300      	movs	r3, #0
 8005840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	61bb      	str	r3, [r7, #24]
 8005846:	e003      	b.n	8005850 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800584c:	2300      	movs	r3, #0
 800584e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005858:	e02a      	b.n	80058b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	2200      	movs	r2, #0
 8005862:	2180      	movs	r1, #128	; 0x80
 8005864:	68f8      	ldr	r0, [r7, #12]
 8005866:	f000 fb1f 	bl	8005ea8 <UART_WaitOnFlagUntilTimeout>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d001      	beq.n	8005874 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e036      	b.n	80058e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10b      	bne.n	8005892 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	881b      	ldrh	r3, [r3, #0]
 800587e:	461a      	mov	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005888:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	3302      	adds	r3, #2
 800588e:	61bb      	str	r3, [r7, #24]
 8005890:	e007      	b.n	80058a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	781a      	ldrb	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	3301      	adds	r3, #1
 80058a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1cf      	bne.n	800585a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	2140      	movs	r1, #64	; 0x40
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 faef 	bl	8005ea8 <UART_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e006      	b.n	80058e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	e000      	b.n	80058e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80058e0:	2302      	movs	r3, #2
  }
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b084      	sub	sp, #16
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	4613      	mov	r3, r2
 80058f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b20      	cmp	r3, #32
 8005902:	d11d      	bne.n	8005940 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <HAL_UART_Receive_IT+0x26>
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e016      	b.n	8005942 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_UART_Receive_IT+0x38>
 800591e:	2302      	movs	r3, #2
 8005920:	e00f      	b.n	8005942 <HAL_UART_Receive_IT+0x58>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005930:	88fb      	ldrh	r3, [r7, #6]
 8005932:	461a      	mov	r2, r3
 8005934:	68b9      	ldr	r1, [r7, #8]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 fb24 	bl	8005f84 <UART_Start_Receive_IT>
 800593c:	4603      	mov	r3, r0
 800593e:	e000      	b.n	8005942 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005940:	2302      	movs	r3, #2
  }
}
 8005942:	4618      	mov	r0, r3
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b0ba      	sub	sp, #232	; 0xe8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005972:	2300      	movs	r3, #0
 8005974:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005978:	2300      	movs	r3, #0
 800597a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800598a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10f      	bne.n	80059b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005996:	f003 0320 	and.w	r3, r3, #32
 800599a:	2b00      	cmp	r3, #0
 800599c:	d009      	beq.n	80059b2 <HAL_UART_IRQHandler+0x66>
 800599e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059a2:	f003 0320 	and.w	r3, r3, #32
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 fc07 	bl	80061be <UART_Receive_IT>
      return;
 80059b0:	e256      	b.n	8005e60 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80de 	beq.w	8005b78 <HAL_UART_IRQHandler+0x22c>
 80059bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d106      	bne.n	80059d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 80d1 	beq.w	8005b78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00b      	beq.n	80059fa <HAL_UART_IRQHandler+0xae>
 80059e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d005      	beq.n	80059fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	f043 0201 	orr.w	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00b      	beq.n	8005a1e <HAL_UART_IRQHandler+0xd2>
 8005a06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d005      	beq.n	8005a1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a16:	f043 0202 	orr.w	r2, r3, #2
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00b      	beq.n	8005a42 <HAL_UART_IRQHandler+0xf6>
 8005a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d005      	beq.n	8005a42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3a:	f043 0204 	orr.w	r2, r3, #4
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a46:	f003 0308 	and.w	r3, r3, #8
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d011      	beq.n	8005a72 <HAL_UART_IRQHandler+0x126>
 8005a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d105      	bne.n	8005a66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d005      	beq.n	8005a72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	f043 0208 	orr.w	r2, r3, #8
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f000 81ed 	beq.w	8005e56 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a80:	f003 0320 	and.w	r3, r3, #32
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d008      	beq.n	8005a9a <HAL_UART_IRQHandler+0x14e>
 8005a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a8c:	f003 0320 	and.w	r3, r3, #32
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 fb92 	bl	80061be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa4:	2b40      	cmp	r3, #64	; 0x40
 8005aa6:	bf0c      	ite	eq
 8005aa8:	2301      	moveq	r3, #1
 8005aaa:	2300      	movne	r3, #0
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d103      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x17a>
 8005abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d04f      	beq.n	8005b66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 fa9a 	bl	8006000 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad6:	2b40      	cmp	r3, #64	; 0x40
 8005ad8:	d141      	bne.n	8005b5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3314      	adds	r3, #20
 8005ae0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ae8:	e853 3f00 	ldrex	r3, [r3]
 8005aec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005af0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005af8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	3314      	adds	r3, #20
 8005b02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1d9      	bne.n	8005ada <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d013      	beq.n	8005b56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b32:	4a7d      	ldr	r2, [pc, #500]	; (8005d28 <HAL_UART_IRQHandler+0x3dc>)
 8005b34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fd f9af 	bl	8002e9e <HAL_DMA_Abort_IT>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d016      	beq.n	8005b74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b50:	4610      	mov	r0, r2
 8005b52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b54:	e00e      	b.n	8005b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f990 	bl	8005e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b5c:	e00a      	b.n	8005b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f98c 	bl	8005e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	e006      	b.n	8005b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f988 	bl	8005e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005b72:	e170      	b.n	8005e56 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b74:	bf00      	nop
    return;
 8005b76:	e16e      	b.n	8005e56 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	f040 814a 	bne.w	8005e16 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b86:	f003 0310 	and.w	r3, r3, #16
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 8143 	beq.w	8005e16 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f000 813c 	beq.w	8005e16 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60bb      	str	r3, [r7, #8]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	60bb      	str	r3, [r7, #8]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	60bb      	str	r3, [r7, #8]
 8005bb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bbe:	2b40      	cmp	r3, #64	; 0x40
 8005bc0:	f040 80b4 	bne.w	8005d2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f000 8140 	beq.w	8005e5a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005be2:	429a      	cmp	r2, r3
 8005be4:	f080 8139 	bcs.w	8005e5a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bfa:	f000 8088 	beq.w	8005d0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	330c      	adds	r3, #12
 8005c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c0c:	e853 3f00 	ldrex	r3, [r3]
 8005c10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	330c      	adds	r3, #12
 8005c26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1d9      	bne.n	8005bfe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3314      	adds	r3, #20
 8005c50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c54:	e853 3f00 	ldrex	r3, [r3]
 8005c58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c5c:	f023 0301 	bic.w	r3, r3, #1
 8005c60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3314      	adds	r3, #20
 8005c6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005c80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1e1      	bne.n	8005c4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	3314      	adds	r3, #20
 8005c8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005c96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	3314      	adds	r3, #20
 8005ca6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005caa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005cac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005cb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005cb2:	e841 2300 	strex	r3, r2, [r1]
 8005cb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005cb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1e3      	bne.n	8005c86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	330c      	adds	r3, #12
 8005cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cd6:	e853 3f00 	ldrex	r3, [r3]
 8005cda:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cde:	f023 0310 	bic.w	r3, r3, #16
 8005ce2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	330c      	adds	r3, #12
 8005cec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005cf0:	65ba      	str	r2, [r7, #88]	; 0x58
 8005cf2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005cf6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005cf8:	e841 2300 	strex	r3, r2, [r1]
 8005cfc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005cfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1e3      	bne.n	8005ccc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fd f858 	bl	8002dbe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f8b6 	bl	8005e90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d24:	e099      	b.n	8005e5a <HAL_UART_IRQHandler+0x50e>
 8005d26:	bf00      	nop
 8005d28:	080060c7 	.word	0x080060c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f000 808b 	beq.w	8005e5e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005d48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 8086 	beq.w	8005e5e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	330c      	adds	r3, #12
 8005d58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5c:	e853 3f00 	ldrex	r3, [r3]
 8005d60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	330c      	adds	r3, #12
 8005d72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005d76:	647a      	str	r2, [r7, #68]	; 0x44
 8005d78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e3      	bne.n	8005d52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3314      	adds	r3, #20
 8005d90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	623b      	str	r3, [r7, #32]
   return(result);
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	f023 0301 	bic.w	r3, r3, #1
 8005da0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3314      	adds	r3, #20
 8005daa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005dae:	633a      	str	r2, [r7, #48]	; 0x30
 8005db0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005db4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e3      	bne.n	8005d8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	330c      	adds	r3, #12
 8005dd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	60fb      	str	r3, [r7, #12]
   return(result);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0310 	bic.w	r3, r3, #16
 8005de6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	330c      	adds	r3, #12
 8005df0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005df4:	61fa      	str	r2, [r7, #28]
 8005df6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	69b9      	ldr	r1, [r7, #24]
 8005dfa:	69fa      	ldr	r2, [r7, #28]
 8005dfc:	e841 2300 	strex	r3, r2, [r1]
 8005e00:	617b      	str	r3, [r7, #20]
   return(result);
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1e3      	bne.n	8005dd0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 f83e 	bl	8005e90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e14:	e023      	b.n	8005e5e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d009      	beq.n	8005e36 <HAL_UART_IRQHandler+0x4ea>
 8005e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f95d 	bl	80060ee <UART_Transmit_IT>
    return;
 8005e34:	e014      	b.n	8005e60 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00e      	beq.n	8005e60 <HAL_UART_IRQHandler+0x514>
 8005e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d008      	beq.n	8005e60 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f99d 	bl	800618e <UART_EndTransmit_IT>
    return;
 8005e54:	e004      	b.n	8005e60 <HAL_UART_IRQHandler+0x514>
    return;
 8005e56:	bf00      	nop
 8005e58:	e002      	b.n	8005e60 <HAL_UART_IRQHandler+0x514>
      return;
 8005e5a:	bf00      	nop
 8005e5c:	e000      	b.n	8005e60 <HAL_UART_IRQHandler+0x514>
      return;
 8005e5e:	bf00      	nop
  }
}
 8005e60:	37e8      	adds	r7, #232	; 0xe8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop

08005e68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b090      	sub	sp, #64	; 0x40
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb8:	e050      	b.n	8005f5c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec0:	d04c      	beq.n	8005f5c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d007      	beq.n	8005ed8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ec8:	f7fc fe38 	bl	8002b3c <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d241      	bcs.n	8005f5c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	330c      	adds	r3, #12
 8005ede:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee2:	e853 3f00 	ldrex	r3, [r3]
 8005ee6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005eee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	330c      	adds	r3, #12
 8005ef6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ef8:	637a      	str	r2, [r7, #52]	; 0x34
 8005efa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f00:	e841 2300 	strex	r3, r2, [r1]
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e5      	bne.n	8005ed8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3314      	adds	r3, #20
 8005f12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	f023 0301 	bic.w	r3, r3, #1
 8005f22:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3314      	adds	r3, #20
 8005f2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f2c:	623a      	str	r2, [r7, #32]
 8005f2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	69f9      	ldr	r1, [r7, #28]
 8005f32:	6a3a      	ldr	r2, [r7, #32]
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e5      	bne.n	8005f0c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2220      	movs	r2, #32
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e00f      	b.n	8005f7c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	4013      	ands	r3, r2
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	bf0c      	ite	eq
 8005f6c:	2301      	moveq	r3, #1
 8005f6e:	2300      	movne	r3, #0
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	461a      	mov	r2, r3
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d09f      	beq.n	8005eba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3740      	adds	r7, #64	; 0x40
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	88fa      	ldrh	r2, [r7, #6]
 8005f9c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	88fa      	ldrh	r2, [r7, #6]
 8005fa2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2222      	movs	r2, #34	; 0x22
 8005fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d007      	beq.n	8005fd2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fd0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	695a      	ldr	r2, [r3, #20]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f042 0201 	orr.w	r2, r2, #1
 8005fe0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68da      	ldr	r2, [r3, #12]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0220 	orr.w	r2, r2, #32
 8005ff0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3714      	adds	r7, #20
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006000:	b480      	push	{r7}
 8006002:	b095      	sub	sp, #84	; 0x54
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	330c      	adds	r3, #12
 800600e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800601e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	330c      	adds	r3, #12
 8006026:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006028:	643a      	str	r2, [r7, #64]	; 0x40
 800602a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800602e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006030:	e841 2300 	strex	r3, r2, [r1]
 8006034:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e5      	bne.n	8006008 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3314      	adds	r3, #20
 8006042:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	61fb      	str	r3, [r7, #28]
   return(result);
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	64bb      	str	r3, [r7, #72]	; 0x48
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	3314      	adds	r3, #20
 800605a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800605c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800605e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006064:	e841 2300 	strex	r3, r2, [r1]
 8006068:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800606a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e5      	bne.n	800603c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	2b01      	cmp	r3, #1
 8006076:	d119      	bne.n	80060ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	330c      	adds	r3, #12
 800607e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	e853 3f00 	ldrex	r3, [r3]
 8006086:	60bb      	str	r3, [r7, #8]
   return(result);
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	f023 0310 	bic.w	r3, r3, #16
 800608e:	647b      	str	r3, [r7, #68]	; 0x44
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	330c      	adds	r3, #12
 8006096:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006098:	61ba      	str	r2, [r7, #24]
 800609a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609c:	6979      	ldr	r1, [r7, #20]
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	e841 2300 	strex	r3, r2, [r1]
 80060a4:	613b      	str	r3, [r7, #16]
   return(result);
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e5      	bne.n	8006078 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2220      	movs	r2, #32
 80060b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80060ba:	bf00      	nop
 80060bc:	3754      	adds	r7, #84	; 0x54
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b084      	sub	sp, #16
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f7ff fecb 	bl	8005e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060e6:	bf00      	nop
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b085      	sub	sp, #20
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b21      	cmp	r3, #33	; 0x21
 8006100:	d13e      	bne.n	8006180 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610a:	d114      	bne.n	8006136 <UART_Transmit_IT+0x48>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d110      	bne.n	8006136 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	461a      	mov	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006128:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	1c9a      	adds	r2, r3, #2
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	621a      	str	r2, [r3, #32]
 8006134:	e008      	b.n	8006148 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	1c59      	adds	r1, r3, #1
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	6211      	str	r1, [r2, #32]
 8006140:	781a      	ldrb	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800614c:	b29b      	uxth	r3, r3
 800614e:	3b01      	subs	r3, #1
 8006150:	b29b      	uxth	r3, r3
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	4619      	mov	r1, r3
 8006156:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10f      	bne.n	800617c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800616a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800617a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800617c:	2300      	movs	r3, #0
 800617e:	e000      	b.n	8006182 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006180:	2302      	movs	r3, #2
  }
}
 8006182:	4618      	mov	r0, r3
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b082      	sub	sp, #8
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff fe5a 	bl	8005e68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b08c      	sub	sp, #48	; 0x30
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b22      	cmp	r3, #34	; 0x22
 80061d0:	f040 80ab 	bne.w	800632a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061dc:	d117      	bne.n	800620e <UART_Receive_IT+0x50>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d113      	bne.n	800620e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006200:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006206:	1c9a      	adds	r2, r3, #2
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	629a      	str	r2, [r3, #40]	; 0x28
 800620c:	e026      	b.n	800625c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006220:	d007      	beq.n	8006232 <UART_Receive_IT+0x74>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10a      	bne.n	8006240 <UART_Receive_IT+0x82>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d106      	bne.n	8006240 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	b2da      	uxtb	r2, r3
 800623a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	e008      	b.n	8006252 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	b2db      	uxtb	r3, r3
 8006248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800624c:	b2da      	uxtb	r2, r3
 800624e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006250:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b01      	subs	r3, #1
 8006264:	b29b      	uxth	r3, r3
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4619      	mov	r1, r3
 800626a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800626c:	2b00      	cmp	r3, #0
 800626e:	d15a      	bne.n	8006326 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0220 	bic.w	r2, r2, #32
 800627e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800628e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695a      	ldr	r2, [r3, #20]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0201 	bic.w	r2, r2, #1
 800629e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d135      	bne.n	800631c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	330c      	adds	r3, #12
 80062bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	613b      	str	r3, [r7, #16]
   return(result);
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f023 0310 	bic.w	r3, r3, #16
 80062cc:	627b      	str	r3, [r7, #36]	; 0x24
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	330c      	adds	r3, #12
 80062d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062d6:	623a      	str	r2, [r7, #32]
 80062d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	69f9      	ldr	r1, [r7, #28]
 80062dc:	6a3a      	ldr	r2, [r7, #32]
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e5      	bne.n	80062b6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0310 	and.w	r3, r3, #16
 80062f4:	2b10      	cmp	r3, #16
 80062f6:	d10a      	bne.n	800630e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062f8:	2300      	movs	r3, #0
 80062fa:	60fb      	str	r3, [r7, #12]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	60fb      	str	r3, [r7, #12]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006312:	4619      	mov	r1, r3
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f7ff fdbb 	bl	8005e90 <HAL_UARTEx_RxEventCallback>
 800631a:	e002      	b.n	8006322 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f7fb fc51 	bl	8001bc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006322:	2300      	movs	r3, #0
 8006324:	e002      	b.n	800632c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	e000      	b.n	800632c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800632a:	2302      	movs	r3, #2
  }
}
 800632c:	4618      	mov	r0, r3
 800632e:	3730      	adds	r7, #48	; 0x30
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006338:	b0c0      	sub	sp, #256	; 0x100
 800633a:	af00      	add	r7, sp, #0
 800633c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006350:	68d9      	ldr	r1, [r3, #12]
 8006352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	ea40 0301 	orr.w	r3, r0, r1
 800635c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800635e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	431a      	orrs	r2, r3
 800636c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	431a      	orrs	r2, r3
 8006374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800638c:	f021 010c 	bic.w	r1, r1, #12
 8006390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800639a:	430b      	orrs	r3, r1
 800639c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800639e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80063aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ae:	6999      	ldr	r1, [r3, #24]
 80063b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	ea40 0301 	orr.w	r3, r0, r1
 80063ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	4b8f      	ldr	r3, [pc, #572]	; (8006600 <UART_SetConfig+0x2cc>)
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d005      	beq.n	80063d4 <UART_SetConfig+0xa0>
 80063c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	4b8d      	ldr	r3, [pc, #564]	; (8006604 <UART_SetConfig+0x2d0>)
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d104      	bne.n	80063de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063d4:	f7fe fb28 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 80063d8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80063dc:	e003      	b.n	80063e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063de:	f7fe fb0f 	bl	8004a00 <HAL_RCC_GetPCLK1Freq>
 80063e2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063f0:	f040 810c 	bne.w	800660c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063f8:	2200      	movs	r2, #0
 80063fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80063fe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006402:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006406:	4622      	mov	r2, r4
 8006408:	462b      	mov	r3, r5
 800640a:	1891      	adds	r1, r2, r2
 800640c:	65b9      	str	r1, [r7, #88]	; 0x58
 800640e:	415b      	adcs	r3, r3
 8006410:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006412:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006416:	4621      	mov	r1, r4
 8006418:	eb12 0801 	adds.w	r8, r2, r1
 800641c:	4629      	mov	r1, r5
 800641e:	eb43 0901 	adc.w	r9, r3, r1
 8006422:	f04f 0200 	mov.w	r2, #0
 8006426:	f04f 0300 	mov.w	r3, #0
 800642a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800642e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006432:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006436:	4690      	mov	r8, r2
 8006438:	4699      	mov	r9, r3
 800643a:	4623      	mov	r3, r4
 800643c:	eb18 0303 	adds.w	r3, r8, r3
 8006440:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006444:	462b      	mov	r3, r5
 8006446:	eb49 0303 	adc.w	r3, r9, r3
 800644a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800645a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800645e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006462:	460b      	mov	r3, r1
 8006464:	18db      	adds	r3, r3, r3
 8006466:	653b      	str	r3, [r7, #80]	; 0x50
 8006468:	4613      	mov	r3, r2
 800646a:	eb42 0303 	adc.w	r3, r2, r3
 800646e:	657b      	str	r3, [r7, #84]	; 0x54
 8006470:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006474:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006478:	f7fa fc0e 	bl	8000c98 <__aeabi_uldivmod>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4b61      	ldr	r3, [pc, #388]	; (8006608 <UART_SetConfig+0x2d4>)
 8006482:	fba3 2302 	umull	r2, r3, r3, r2
 8006486:	095b      	lsrs	r3, r3, #5
 8006488:	011c      	lsls	r4, r3, #4
 800648a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800648e:	2200      	movs	r2, #0
 8006490:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006494:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006498:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800649c:	4642      	mov	r2, r8
 800649e:	464b      	mov	r3, r9
 80064a0:	1891      	adds	r1, r2, r2
 80064a2:	64b9      	str	r1, [r7, #72]	; 0x48
 80064a4:	415b      	adcs	r3, r3
 80064a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80064ac:	4641      	mov	r1, r8
 80064ae:	eb12 0a01 	adds.w	sl, r2, r1
 80064b2:	4649      	mov	r1, r9
 80064b4:	eb43 0b01 	adc.w	fp, r3, r1
 80064b8:	f04f 0200 	mov.w	r2, #0
 80064bc:	f04f 0300 	mov.w	r3, #0
 80064c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064cc:	4692      	mov	sl, r2
 80064ce:	469b      	mov	fp, r3
 80064d0:	4643      	mov	r3, r8
 80064d2:	eb1a 0303 	adds.w	r3, sl, r3
 80064d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064da:	464b      	mov	r3, r9
 80064dc:	eb4b 0303 	adc.w	r3, fp, r3
 80064e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064f0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80064f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80064f8:	460b      	mov	r3, r1
 80064fa:	18db      	adds	r3, r3, r3
 80064fc:	643b      	str	r3, [r7, #64]	; 0x40
 80064fe:	4613      	mov	r3, r2
 8006500:	eb42 0303 	adc.w	r3, r2, r3
 8006504:	647b      	str	r3, [r7, #68]	; 0x44
 8006506:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800650a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800650e:	f7fa fbc3 	bl	8000c98 <__aeabi_uldivmod>
 8006512:	4602      	mov	r2, r0
 8006514:	460b      	mov	r3, r1
 8006516:	4611      	mov	r1, r2
 8006518:	4b3b      	ldr	r3, [pc, #236]	; (8006608 <UART_SetConfig+0x2d4>)
 800651a:	fba3 2301 	umull	r2, r3, r3, r1
 800651e:	095b      	lsrs	r3, r3, #5
 8006520:	2264      	movs	r2, #100	; 0x64
 8006522:	fb02 f303 	mul.w	r3, r2, r3
 8006526:	1acb      	subs	r3, r1, r3
 8006528:	00db      	lsls	r3, r3, #3
 800652a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800652e:	4b36      	ldr	r3, [pc, #216]	; (8006608 <UART_SetConfig+0x2d4>)
 8006530:	fba3 2302 	umull	r2, r3, r3, r2
 8006534:	095b      	lsrs	r3, r3, #5
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800653c:	441c      	add	r4, r3
 800653e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006542:	2200      	movs	r2, #0
 8006544:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006548:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800654c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006550:	4642      	mov	r2, r8
 8006552:	464b      	mov	r3, r9
 8006554:	1891      	adds	r1, r2, r2
 8006556:	63b9      	str	r1, [r7, #56]	; 0x38
 8006558:	415b      	adcs	r3, r3
 800655a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800655c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006560:	4641      	mov	r1, r8
 8006562:	1851      	adds	r1, r2, r1
 8006564:	6339      	str	r1, [r7, #48]	; 0x30
 8006566:	4649      	mov	r1, r9
 8006568:	414b      	adcs	r3, r1
 800656a:	637b      	str	r3, [r7, #52]	; 0x34
 800656c:	f04f 0200 	mov.w	r2, #0
 8006570:	f04f 0300 	mov.w	r3, #0
 8006574:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006578:	4659      	mov	r1, fp
 800657a:	00cb      	lsls	r3, r1, #3
 800657c:	4651      	mov	r1, sl
 800657e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006582:	4651      	mov	r1, sl
 8006584:	00ca      	lsls	r2, r1, #3
 8006586:	4610      	mov	r0, r2
 8006588:	4619      	mov	r1, r3
 800658a:	4603      	mov	r3, r0
 800658c:	4642      	mov	r2, r8
 800658e:	189b      	adds	r3, r3, r2
 8006590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006594:	464b      	mov	r3, r9
 8006596:	460a      	mov	r2, r1
 8006598:	eb42 0303 	adc.w	r3, r2, r3
 800659c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80065a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80065ac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80065b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80065b4:	460b      	mov	r3, r1
 80065b6:	18db      	adds	r3, r3, r3
 80065b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065ba:	4613      	mov	r3, r2
 80065bc:	eb42 0303 	adc.w	r3, r2, r3
 80065c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80065c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80065ca:	f7fa fb65 	bl	8000c98 <__aeabi_uldivmod>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4b0d      	ldr	r3, [pc, #52]	; (8006608 <UART_SetConfig+0x2d4>)
 80065d4:	fba3 1302 	umull	r1, r3, r3, r2
 80065d8:	095b      	lsrs	r3, r3, #5
 80065da:	2164      	movs	r1, #100	; 0x64
 80065dc:	fb01 f303 	mul.w	r3, r1, r3
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	3332      	adds	r3, #50	; 0x32
 80065e6:	4a08      	ldr	r2, [pc, #32]	; (8006608 <UART_SetConfig+0x2d4>)
 80065e8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ec:	095b      	lsrs	r3, r3, #5
 80065ee:	f003 0207 	and.w	r2, r3, #7
 80065f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4422      	add	r2, r4
 80065fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065fc:	e106      	b.n	800680c <UART_SetConfig+0x4d8>
 80065fe:	bf00      	nop
 8006600:	40011000 	.word	0x40011000
 8006604:	40011400 	.word	0x40011400
 8006608:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800660c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006610:	2200      	movs	r2, #0
 8006612:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006616:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800661a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	1891      	adds	r1, r2, r2
 8006624:	6239      	str	r1, [r7, #32]
 8006626:	415b      	adcs	r3, r3
 8006628:	627b      	str	r3, [r7, #36]	; 0x24
 800662a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800662e:	4641      	mov	r1, r8
 8006630:	1854      	adds	r4, r2, r1
 8006632:	4649      	mov	r1, r9
 8006634:	eb43 0501 	adc.w	r5, r3, r1
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	f04f 0300 	mov.w	r3, #0
 8006640:	00eb      	lsls	r3, r5, #3
 8006642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006646:	00e2      	lsls	r2, r4, #3
 8006648:	4614      	mov	r4, r2
 800664a:	461d      	mov	r5, r3
 800664c:	4643      	mov	r3, r8
 800664e:	18e3      	adds	r3, r4, r3
 8006650:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006654:	464b      	mov	r3, r9
 8006656:	eb45 0303 	adc.w	r3, r5, r3
 800665a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800665e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800666a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800666e:	f04f 0200 	mov.w	r2, #0
 8006672:	f04f 0300 	mov.w	r3, #0
 8006676:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800667a:	4629      	mov	r1, r5
 800667c:	008b      	lsls	r3, r1, #2
 800667e:	4621      	mov	r1, r4
 8006680:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006684:	4621      	mov	r1, r4
 8006686:	008a      	lsls	r2, r1, #2
 8006688:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800668c:	f7fa fb04 	bl	8000c98 <__aeabi_uldivmod>
 8006690:	4602      	mov	r2, r0
 8006692:	460b      	mov	r3, r1
 8006694:	4b60      	ldr	r3, [pc, #384]	; (8006818 <UART_SetConfig+0x4e4>)
 8006696:	fba3 2302 	umull	r2, r3, r3, r2
 800669a:	095b      	lsrs	r3, r3, #5
 800669c:	011c      	lsls	r4, r3, #4
 800669e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066a2:	2200      	movs	r2, #0
 80066a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80066a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80066ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80066b0:	4642      	mov	r2, r8
 80066b2:	464b      	mov	r3, r9
 80066b4:	1891      	adds	r1, r2, r2
 80066b6:	61b9      	str	r1, [r7, #24]
 80066b8:	415b      	adcs	r3, r3
 80066ba:	61fb      	str	r3, [r7, #28]
 80066bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066c0:	4641      	mov	r1, r8
 80066c2:	1851      	adds	r1, r2, r1
 80066c4:	6139      	str	r1, [r7, #16]
 80066c6:	4649      	mov	r1, r9
 80066c8:	414b      	adcs	r3, r1
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	f04f 0200 	mov.w	r2, #0
 80066d0:	f04f 0300 	mov.w	r3, #0
 80066d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066d8:	4659      	mov	r1, fp
 80066da:	00cb      	lsls	r3, r1, #3
 80066dc:	4651      	mov	r1, sl
 80066de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066e2:	4651      	mov	r1, sl
 80066e4:	00ca      	lsls	r2, r1, #3
 80066e6:	4610      	mov	r0, r2
 80066e8:	4619      	mov	r1, r3
 80066ea:	4603      	mov	r3, r0
 80066ec:	4642      	mov	r2, r8
 80066ee:	189b      	adds	r3, r3, r2
 80066f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80066f4:	464b      	mov	r3, r9
 80066f6:	460a      	mov	r2, r1
 80066f8:	eb42 0303 	adc.w	r3, r2, r3
 80066fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	67bb      	str	r3, [r7, #120]	; 0x78
 800670a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006718:	4649      	mov	r1, r9
 800671a:	008b      	lsls	r3, r1, #2
 800671c:	4641      	mov	r1, r8
 800671e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006722:	4641      	mov	r1, r8
 8006724:	008a      	lsls	r2, r1, #2
 8006726:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800672a:	f7fa fab5 	bl	8000c98 <__aeabi_uldivmod>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	4611      	mov	r1, r2
 8006734:	4b38      	ldr	r3, [pc, #224]	; (8006818 <UART_SetConfig+0x4e4>)
 8006736:	fba3 2301 	umull	r2, r3, r3, r1
 800673a:	095b      	lsrs	r3, r3, #5
 800673c:	2264      	movs	r2, #100	; 0x64
 800673e:	fb02 f303 	mul.w	r3, r2, r3
 8006742:	1acb      	subs	r3, r1, r3
 8006744:	011b      	lsls	r3, r3, #4
 8006746:	3332      	adds	r3, #50	; 0x32
 8006748:	4a33      	ldr	r2, [pc, #204]	; (8006818 <UART_SetConfig+0x4e4>)
 800674a:	fba2 2303 	umull	r2, r3, r2, r3
 800674e:	095b      	lsrs	r3, r3, #5
 8006750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006754:	441c      	add	r4, r3
 8006756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800675a:	2200      	movs	r2, #0
 800675c:	673b      	str	r3, [r7, #112]	; 0x70
 800675e:	677a      	str	r2, [r7, #116]	; 0x74
 8006760:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006764:	4642      	mov	r2, r8
 8006766:	464b      	mov	r3, r9
 8006768:	1891      	adds	r1, r2, r2
 800676a:	60b9      	str	r1, [r7, #8]
 800676c:	415b      	adcs	r3, r3
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006774:	4641      	mov	r1, r8
 8006776:	1851      	adds	r1, r2, r1
 8006778:	6039      	str	r1, [r7, #0]
 800677a:	4649      	mov	r1, r9
 800677c:	414b      	adcs	r3, r1
 800677e:	607b      	str	r3, [r7, #4]
 8006780:	f04f 0200 	mov.w	r2, #0
 8006784:	f04f 0300 	mov.w	r3, #0
 8006788:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800678c:	4659      	mov	r1, fp
 800678e:	00cb      	lsls	r3, r1, #3
 8006790:	4651      	mov	r1, sl
 8006792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006796:	4651      	mov	r1, sl
 8006798:	00ca      	lsls	r2, r1, #3
 800679a:	4610      	mov	r0, r2
 800679c:	4619      	mov	r1, r3
 800679e:	4603      	mov	r3, r0
 80067a0:	4642      	mov	r2, r8
 80067a2:	189b      	adds	r3, r3, r2
 80067a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80067a6:	464b      	mov	r3, r9
 80067a8:	460a      	mov	r2, r1
 80067aa:	eb42 0303 	adc.w	r3, r2, r3
 80067ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	663b      	str	r3, [r7, #96]	; 0x60
 80067ba:	667a      	str	r2, [r7, #100]	; 0x64
 80067bc:	f04f 0200 	mov.w	r2, #0
 80067c0:	f04f 0300 	mov.w	r3, #0
 80067c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80067c8:	4649      	mov	r1, r9
 80067ca:	008b      	lsls	r3, r1, #2
 80067cc:	4641      	mov	r1, r8
 80067ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067d2:	4641      	mov	r1, r8
 80067d4:	008a      	lsls	r2, r1, #2
 80067d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80067da:	f7fa fa5d 	bl	8000c98 <__aeabi_uldivmod>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	4b0d      	ldr	r3, [pc, #52]	; (8006818 <UART_SetConfig+0x4e4>)
 80067e4:	fba3 1302 	umull	r1, r3, r3, r2
 80067e8:	095b      	lsrs	r3, r3, #5
 80067ea:	2164      	movs	r1, #100	; 0x64
 80067ec:	fb01 f303 	mul.w	r3, r1, r3
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	3332      	adds	r3, #50	; 0x32
 80067f6:	4a08      	ldr	r2, [pc, #32]	; (8006818 <UART_SetConfig+0x4e4>)
 80067f8:	fba2 2303 	umull	r2, r3, r2, r3
 80067fc:	095b      	lsrs	r3, r3, #5
 80067fe:	f003 020f 	and.w	r2, r3, #15
 8006802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4422      	add	r2, r4
 800680a:	609a      	str	r2, [r3, #8]
}
 800680c:	bf00      	nop
 800680e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006812:	46bd      	mov	sp, r7
 8006814:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006818:	51eb851f 	.word	0x51eb851f

0800681c <atof>:
 800681c:	2100      	movs	r1, #0
 800681e:	f000 be19 	b.w	8007454 <strtod>

08006822 <atoi>:
 8006822:	220a      	movs	r2, #10
 8006824:	2100      	movs	r1, #0
 8006826:	f000 bea5 	b.w	8007574 <strtol>

0800682a <sulp>:
 800682a:	b570      	push	{r4, r5, r6, lr}
 800682c:	4604      	mov	r4, r0
 800682e:	460d      	mov	r5, r1
 8006830:	ec45 4b10 	vmov	d0, r4, r5
 8006834:	4616      	mov	r6, r2
 8006836:	f003 fd5b 	bl	800a2f0 <__ulp>
 800683a:	ec51 0b10 	vmov	r0, r1, d0
 800683e:	b17e      	cbz	r6, 8006860 <sulp+0x36>
 8006840:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006844:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006848:	2b00      	cmp	r3, #0
 800684a:	dd09      	ble.n	8006860 <sulp+0x36>
 800684c:	051b      	lsls	r3, r3, #20
 800684e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006852:	2400      	movs	r4, #0
 8006854:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006858:	4622      	mov	r2, r4
 800685a:	462b      	mov	r3, r5
 800685c:	f7f9 fed4 	bl	8000608 <__aeabi_dmul>
 8006860:	bd70      	pop	{r4, r5, r6, pc}
 8006862:	0000      	movs	r0, r0
 8006864:	0000      	movs	r0, r0
	...

08006868 <_strtod_l>:
 8006868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686c:	ed2d 8b02 	vpush	{d8}
 8006870:	b09b      	sub	sp, #108	; 0x6c
 8006872:	4604      	mov	r4, r0
 8006874:	9213      	str	r2, [sp, #76]	; 0x4c
 8006876:	2200      	movs	r2, #0
 8006878:	9216      	str	r2, [sp, #88]	; 0x58
 800687a:	460d      	mov	r5, r1
 800687c:	f04f 0800 	mov.w	r8, #0
 8006880:	f04f 0900 	mov.w	r9, #0
 8006884:	460a      	mov	r2, r1
 8006886:	9215      	str	r2, [sp, #84]	; 0x54
 8006888:	7811      	ldrb	r1, [r2, #0]
 800688a:	292b      	cmp	r1, #43	; 0x2b
 800688c:	d04c      	beq.n	8006928 <_strtod_l+0xc0>
 800688e:	d83a      	bhi.n	8006906 <_strtod_l+0x9e>
 8006890:	290d      	cmp	r1, #13
 8006892:	d834      	bhi.n	80068fe <_strtod_l+0x96>
 8006894:	2908      	cmp	r1, #8
 8006896:	d834      	bhi.n	8006902 <_strtod_l+0x9a>
 8006898:	2900      	cmp	r1, #0
 800689a:	d03d      	beq.n	8006918 <_strtod_l+0xb0>
 800689c:	2200      	movs	r2, #0
 800689e:	920a      	str	r2, [sp, #40]	; 0x28
 80068a0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80068a2:	7832      	ldrb	r2, [r6, #0]
 80068a4:	2a30      	cmp	r2, #48	; 0x30
 80068a6:	f040 80b4 	bne.w	8006a12 <_strtod_l+0x1aa>
 80068aa:	7872      	ldrb	r2, [r6, #1]
 80068ac:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80068b0:	2a58      	cmp	r2, #88	; 0x58
 80068b2:	d170      	bne.n	8006996 <_strtod_l+0x12e>
 80068b4:	9302      	str	r3, [sp, #8]
 80068b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	ab16      	add	r3, sp, #88	; 0x58
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	4a8e      	ldr	r2, [pc, #568]	; (8006af8 <_strtod_l+0x290>)
 80068c0:	ab17      	add	r3, sp, #92	; 0x5c
 80068c2:	a915      	add	r1, sp, #84	; 0x54
 80068c4:	4620      	mov	r0, r4
 80068c6:	f002 fdf1 	bl	80094ac <__gethex>
 80068ca:	f010 070f 	ands.w	r7, r0, #15
 80068ce:	4605      	mov	r5, r0
 80068d0:	d005      	beq.n	80068de <_strtod_l+0x76>
 80068d2:	2f06      	cmp	r7, #6
 80068d4:	d12a      	bne.n	800692c <_strtod_l+0xc4>
 80068d6:	3601      	adds	r6, #1
 80068d8:	2300      	movs	r3, #0
 80068da:	9615      	str	r6, [sp, #84]	; 0x54
 80068dc:	930a      	str	r3, [sp, #40]	; 0x28
 80068de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f040 857f 	bne.w	80073e4 <_strtod_l+0xb7c>
 80068e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e8:	b1db      	cbz	r3, 8006922 <_strtod_l+0xba>
 80068ea:	4642      	mov	r2, r8
 80068ec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80068f0:	ec43 2b10 	vmov	d0, r2, r3
 80068f4:	b01b      	add	sp, #108	; 0x6c
 80068f6:	ecbd 8b02 	vpop	{d8}
 80068fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fe:	2920      	cmp	r1, #32
 8006900:	d1cc      	bne.n	800689c <_strtod_l+0x34>
 8006902:	3201      	adds	r2, #1
 8006904:	e7bf      	b.n	8006886 <_strtod_l+0x1e>
 8006906:	292d      	cmp	r1, #45	; 0x2d
 8006908:	d1c8      	bne.n	800689c <_strtod_l+0x34>
 800690a:	2101      	movs	r1, #1
 800690c:	910a      	str	r1, [sp, #40]	; 0x28
 800690e:	1c51      	adds	r1, r2, #1
 8006910:	9115      	str	r1, [sp, #84]	; 0x54
 8006912:	7852      	ldrb	r2, [r2, #1]
 8006914:	2a00      	cmp	r2, #0
 8006916:	d1c3      	bne.n	80068a0 <_strtod_l+0x38>
 8006918:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800691a:	9515      	str	r5, [sp, #84]	; 0x54
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 855f 	bne.w	80073e0 <_strtod_l+0xb78>
 8006922:	4642      	mov	r2, r8
 8006924:	464b      	mov	r3, r9
 8006926:	e7e3      	b.n	80068f0 <_strtod_l+0x88>
 8006928:	2100      	movs	r1, #0
 800692a:	e7ef      	b.n	800690c <_strtod_l+0xa4>
 800692c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800692e:	b13a      	cbz	r2, 8006940 <_strtod_l+0xd8>
 8006930:	2135      	movs	r1, #53	; 0x35
 8006932:	a818      	add	r0, sp, #96	; 0x60
 8006934:	f003 fdd9 	bl	800a4ea <__copybits>
 8006938:	9916      	ldr	r1, [sp, #88]	; 0x58
 800693a:	4620      	mov	r0, r4
 800693c:	f003 f9ac 	bl	8009c98 <_Bfree>
 8006940:	3f01      	subs	r7, #1
 8006942:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006944:	2f04      	cmp	r7, #4
 8006946:	d806      	bhi.n	8006956 <_strtod_l+0xee>
 8006948:	e8df f007 	tbb	[pc, r7]
 800694c:	201d0314 	.word	0x201d0314
 8006950:	14          	.byte	0x14
 8006951:	00          	.byte	0x00
 8006952:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006956:	05e9      	lsls	r1, r5, #23
 8006958:	bf48      	it	mi
 800695a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800695e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006962:	0d1b      	lsrs	r3, r3, #20
 8006964:	051b      	lsls	r3, r3, #20
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1b9      	bne.n	80068de <_strtod_l+0x76>
 800696a:	f001 fe25 	bl	80085b8 <__errno>
 800696e:	2322      	movs	r3, #34	; 0x22
 8006970:	6003      	str	r3, [r0, #0]
 8006972:	e7b4      	b.n	80068de <_strtod_l+0x76>
 8006974:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006978:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800697c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006980:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006984:	e7e7      	b.n	8006956 <_strtod_l+0xee>
 8006986:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006b00 <_strtod_l+0x298>
 800698a:	e7e4      	b.n	8006956 <_strtod_l+0xee>
 800698c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006990:	f04f 38ff 	mov.w	r8, #4294967295
 8006994:	e7df      	b.n	8006956 <_strtod_l+0xee>
 8006996:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006998:	1c5a      	adds	r2, r3, #1
 800699a:	9215      	str	r2, [sp, #84]	; 0x54
 800699c:	785b      	ldrb	r3, [r3, #1]
 800699e:	2b30      	cmp	r3, #48	; 0x30
 80069a0:	d0f9      	beq.n	8006996 <_strtod_l+0x12e>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d09b      	beq.n	80068de <_strtod_l+0x76>
 80069a6:	2301      	movs	r3, #1
 80069a8:	f04f 0a00 	mov.w	sl, #0
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80069b2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80069b6:	46d3      	mov	fp, sl
 80069b8:	220a      	movs	r2, #10
 80069ba:	9815      	ldr	r0, [sp, #84]	; 0x54
 80069bc:	7806      	ldrb	r6, [r0, #0]
 80069be:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80069c2:	b2d9      	uxtb	r1, r3
 80069c4:	2909      	cmp	r1, #9
 80069c6:	d926      	bls.n	8006a16 <_strtod_l+0x1ae>
 80069c8:	494c      	ldr	r1, [pc, #304]	; (8006afc <_strtod_l+0x294>)
 80069ca:	2201      	movs	r2, #1
 80069cc:	f001 fd6d 	bl	80084aa <strncmp>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	d030      	beq.n	8006a36 <_strtod_l+0x1ce>
 80069d4:	2000      	movs	r0, #0
 80069d6:	4632      	mov	r2, r6
 80069d8:	9005      	str	r0, [sp, #20]
 80069da:	465e      	mov	r6, fp
 80069dc:	4603      	mov	r3, r0
 80069de:	2a65      	cmp	r2, #101	; 0x65
 80069e0:	d001      	beq.n	80069e6 <_strtod_l+0x17e>
 80069e2:	2a45      	cmp	r2, #69	; 0x45
 80069e4:	d113      	bne.n	8006a0e <_strtod_l+0x1a6>
 80069e6:	b91e      	cbnz	r6, 80069f0 <_strtod_l+0x188>
 80069e8:	9a04      	ldr	r2, [sp, #16]
 80069ea:	4302      	orrs	r2, r0
 80069ec:	d094      	beq.n	8006918 <_strtod_l+0xb0>
 80069ee:	2600      	movs	r6, #0
 80069f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80069f2:	1c6a      	adds	r2, r5, #1
 80069f4:	9215      	str	r2, [sp, #84]	; 0x54
 80069f6:	786a      	ldrb	r2, [r5, #1]
 80069f8:	2a2b      	cmp	r2, #43	; 0x2b
 80069fa:	d074      	beq.n	8006ae6 <_strtod_l+0x27e>
 80069fc:	2a2d      	cmp	r2, #45	; 0x2d
 80069fe:	d078      	beq.n	8006af2 <_strtod_l+0x28a>
 8006a00:	f04f 0c00 	mov.w	ip, #0
 8006a04:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006a08:	2909      	cmp	r1, #9
 8006a0a:	d97f      	bls.n	8006b0c <_strtod_l+0x2a4>
 8006a0c:	9515      	str	r5, [sp, #84]	; 0x54
 8006a0e:	2700      	movs	r7, #0
 8006a10:	e09e      	b.n	8006b50 <_strtod_l+0x2e8>
 8006a12:	2300      	movs	r3, #0
 8006a14:	e7c8      	b.n	80069a8 <_strtod_l+0x140>
 8006a16:	f1bb 0f08 	cmp.w	fp, #8
 8006a1a:	bfd8      	it	le
 8006a1c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006a1e:	f100 0001 	add.w	r0, r0, #1
 8006a22:	bfda      	itte	le
 8006a24:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a28:	9309      	strle	r3, [sp, #36]	; 0x24
 8006a2a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006a2e:	f10b 0b01 	add.w	fp, fp, #1
 8006a32:	9015      	str	r0, [sp, #84]	; 0x54
 8006a34:	e7c1      	b.n	80069ba <_strtod_l+0x152>
 8006a36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	9215      	str	r2, [sp, #84]	; 0x54
 8006a3c:	785a      	ldrb	r2, [r3, #1]
 8006a3e:	f1bb 0f00 	cmp.w	fp, #0
 8006a42:	d037      	beq.n	8006ab4 <_strtod_l+0x24c>
 8006a44:	9005      	str	r0, [sp, #20]
 8006a46:	465e      	mov	r6, fp
 8006a48:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006a4c:	2b09      	cmp	r3, #9
 8006a4e:	d912      	bls.n	8006a76 <_strtod_l+0x20e>
 8006a50:	2301      	movs	r3, #1
 8006a52:	e7c4      	b.n	80069de <_strtod_l+0x176>
 8006a54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	9215      	str	r2, [sp, #84]	; 0x54
 8006a5a:	785a      	ldrb	r2, [r3, #1]
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	2a30      	cmp	r2, #48	; 0x30
 8006a60:	d0f8      	beq.n	8006a54 <_strtod_l+0x1ec>
 8006a62:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006a66:	2b08      	cmp	r3, #8
 8006a68:	f200 84c1 	bhi.w	80073ee <_strtod_l+0xb86>
 8006a6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a6e:	9005      	str	r0, [sp, #20]
 8006a70:	2000      	movs	r0, #0
 8006a72:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a74:	4606      	mov	r6, r0
 8006a76:	3a30      	subs	r2, #48	; 0x30
 8006a78:	f100 0301 	add.w	r3, r0, #1
 8006a7c:	d014      	beq.n	8006aa8 <_strtod_l+0x240>
 8006a7e:	9905      	ldr	r1, [sp, #20]
 8006a80:	4419      	add	r1, r3
 8006a82:	9105      	str	r1, [sp, #20]
 8006a84:	4633      	mov	r3, r6
 8006a86:	eb00 0c06 	add.w	ip, r0, r6
 8006a8a:	210a      	movs	r1, #10
 8006a8c:	4563      	cmp	r3, ip
 8006a8e:	d113      	bne.n	8006ab8 <_strtod_l+0x250>
 8006a90:	1833      	adds	r3, r6, r0
 8006a92:	2b08      	cmp	r3, #8
 8006a94:	f106 0601 	add.w	r6, r6, #1
 8006a98:	4406      	add	r6, r0
 8006a9a:	dc1a      	bgt.n	8006ad2 <_strtod_l+0x26a>
 8006a9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a9e:	230a      	movs	r3, #10
 8006aa0:	fb03 2301 	mla	r3, r3, r1, r2
 8006aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006aaa:	1c51      	adds	r1, r2, #1
 8006aac:	9115      	str	r1, [sp, #84]	; 0x54
 8006aae:	7852      	ldrb	r2, [r2, #1]
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	e7c9      	b.n	8006a48 <_strtod_l+0x1e0>
 8006ab4:	4658      	mov	r0, fp
 8006ab6:	e7d2      	b.n	8006a5e <_strtod_l+0x1f6>
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	f103 0301 	add.w	r3, r3, #1
 8006abe:	dc03      	bgt.n	8006ac8 <_strtod_l+0x260>
 8006ac0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006ac2:	434f      	muls	r7, r1
 8006ac4:	9709      	str	r7, [sp, #36]	; 0x24
 8006ac6:	e7e1      	b.n	8006a8c <_strtod_l+0x224>
 8006ac8:	2b10      	cmp	r3, #16
 8006aca:	bfd8      	it	le
 8006acc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006ad0:	e7dc      	b.n	8006a8c <_strtod_l+0x224>
 8006ad2:	2e10      	cmp	r6, #16
 8006ad4:	bfdc      	itt	le
 8006ad6:	230a      	movle	r3, #10
 8006ad8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006adc:	e7e3      	b.n	8006aa6 <_strtod_l+0x23e>
 8006ade:	2300      	movs	r3, #0
 8006ae0:	9305      	str	r3, [sp, #20]
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e780      	b.n	80069e8 <_strtod_l+0x180>
 8006ae6:	f04f 0c00 	mov.w	ip, #0
 8006aea:	1caa      	adds	r2, r5, #2
 8006aec:	9215      	str	r2, [sp, #84]	; 0x54
 8006aee:	78aa      	ldrb	r2, [r5, #2]
 8006af0:	e788      	b.n	8006a04 <_strtod_l+0x19c>
 8006af2:	f04f 0c01 	mov.w	ip, #1
 8006af6:	e7f8      	b.n	8006aea <_strtod_l+0x282>
 8006af8:	0800b770 	.word	0x0800b770
 8006afc:	0800b76c 	.word	0x0800b76c
 8006b00:	7ff00000 	.word	0x7ff00000
 8006b04:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b06:	1c51      	adds	r1, r2, #1
 8006b08:	9115      	str	r1, [sp, #84]	; 0x54
 8006b0a:	7852      	ldrb	r2, [r2, #1]
 8006b0c:	2a30      	cmp	r2, #48	; 0x30
 8006b0e:	d0f9      	beq.n	8006b04 <_strtod_l+0x29c>
 8006b10:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006b14:	2908      	cmp	r1, #8
 8006b16:	f63f af7a 	bhi.w	8006a0e <_strtod_l+0x1a6>
 8006b1a:	3a30      	subs	r2, #48	; 0x30
 8006b1c:	9208      	str	r2, [sp, #32]
 8006b1e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b20:	920c      	str	r2, [sp, #48]	; 0x30
 8006b22:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b24:	1c57      	adds	r7, r2, #1
 8006b26:	9715      	str	r7, [sp, #84]	; 0x54
 8006b28:	7852      	ldrb	r2, [r2, #1]
 8006b2a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006b2e:	f1be 0f09 	cmp.w	lr, #9
 8006b32:	d938      	bls.n	8006ba6 <_strtod_l+0x33e>
 8006b34:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b36:	1a7f      	subs	r7, r7, r1
 8006b38:	2f08      	cmp	r7, #8
 8006b3a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006b3e:	dc03      	bgt.n	8006b48 <_strtod_l+0x2e0>
 8006b40:	9908      	ldr	r1, [sp, #32]
 8006b42:	428f      	cmp	r7, r1
 8006b44:	bfa8      	it	ge
 8006b46:	460f      	movge	r7, r1
 8006b48:	f1bc 0f00 	cmp.w	ip, #0
 8006b4c:	d000      	beq.n	8006b50 <_strtod_l+0x2e8>
 8006b4e:	427f      	negs	r7, r7
 8006b50:	2e00      	cmp	r6, #0
 8006b52:	d14f      	bne.n	8006bf4 <_strtod_l+0x38c>
 8006b54:	9904      	ldr	r1, [sp, #16]
 8006b56:	4301      	orrs	r1, r0
 8006b58:	f47f aec1 	bne.w	80068de <_strtod_l+0x76>
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f47f aedb 	bne.w	8006918 <_strtod_l+0xb0>
 8006b62:	2a69      	cmp	r2, #105	; 0x69
 8006b64:	d029      	beq.n	8006bba <_strtod_l+0x352>
 8006b66:	dc26      	bgt.n	8006bb6 <_strtod_l+0x34e>
 8006b68:	2a49      	cmp	r2, #73	; 0x49
 8006b6a:	d026      	beq.n	8006bba <_strtod_l+0x352>
 8006b6c:	2a4e      	cmp	r2, #78	; 0x4e
 8006b6e:	f47f aed3 	bne.w	8006918 <_strtod_l+0xb0>
 8006b72:	499b      	ldr	r1, [pc, #620]	; (8006de0 <_strtod_l+0x578>)
 8006b74:	a815      	add	r0, sp, #84	; 0x54
 8006b76:	f002 fed9 	bl	800992c <__match>
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	f43f aecc 	beq.w	8006918 <_strtod_l+0xb0>
 8006b80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	2b28      	cmp	r3, #40	; 0x28
 8006b86:	d12f      	bne.n	8006be8 <_strtod_l+0x380>
 8006b88:	4996      	ldr	r1, [pc, #600]	; (8006de4 <_strtod_l+0x57c>)
 8006b8a:	aa18      	add	r2, sp, #96	; 0x60
 8006b8c:	a815      	add	r0, sp, #84	; 0x54
 8006b8e:	f002 fee1 	bl	8009954 <__hexnan>
 8006b92:	2805      	cmp	r0, #5
 8006b94:	d128      	bne.n	8006be8 <_strtod_l+0x380>
 8006b96:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b9c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006ba0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006ba4:	e69b      	b.n	80068de <_strtod_l+0x76>
 8006ba6:	9f08      	ldr	r7, [sp, #32]
 8006ba8:	210a      	movs	r1, #10
 8006baa:	fb01 2107 	mla	r1, r1, r7, r2
 8006bae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006bb2:	9208      	str	r2, [sp, #32]
 8006bb4:	e7b5      	b.n	8006b22 <_strtod_l+0x2ba>
 8006bb6:	2a6e      	cmp	r2, #110	; 0x6e
 8006bb8:	e7d9      	b.n	8006b6e <_strtod_l+0x306>
 8006bba:	498b      	ldr	r1, [pc, #556]	; (8006de8 <_strtod_l+0x580>)
 8006bbc:	a815      	add	r0, sp, #84	; 0x54
 8006bbe:	f002 feb5 	bl	800992c <__match>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	f43f aea8 	beq.w	8006918 <_strtod_l+0xb0>
 8006bc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bca:	4988      	ldr	r1, [pc, #544]	; (8006dec <_strtod_l+0x584>)
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	a815      	add	r0, sp, #84	; 0x54
 8006bd0:	9315      	str	r3, [sp, #84]	; 0x54
 8006bd2:	f002 feab 	bl	800992c <__match>
 8006bd6:	b910      	cbnz	r0, 8006bde <_strtod_l+0x376>
 8006bd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bda:	3301      	adds	r3, #1
 8006bdc:	9315      	str	r3, [sp, #84]	; 0x54
 8006bde:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006dfc <_strtod_l+0x594>
 8006be2:	f04f 0800 	mov.w	r8, #0
 8006be6:	e67a      	b.n	80068de <_strtod_l+0x76>
 8006be8:	4881      	ldr	r0, [pc, #516]	; (8006df0 <_strtod_l+0x588>)
 8006bea:	f001 fd21 	bl	8008630 <nan>
 8006bee:	ec59 8b10 	vmov	r8, r9, d0
 8006bf2:	e674      	b.n	80068de <_strtod_l+0x76>
 8006bf4:	9b05      	ldr	r3, [sp, #20]
 8006bf6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bf8:	1afb      	subs	r3, r7, r3
 8006bfa:	f1bb 0f00 	cmp.w	fp, #0
 8006bfe:	bf08      	it	eq
 8006c00:	46b3      	moveq	fp, r6
 8006c02:	2e10      	cmp	r6, #16
 8006c04:	9308      	str	r3, [sp, #32]
 8006c06:	4635      	mov	r5, r6
 8006c08:	bfa8      	it	ge
 8006c0a:	2510      	movge	r5, #16
 8006c0c:	f7f9 fc82 	bl	8000514 <__aeabi_ui2d>
 8006c10:	2e09      	cmp	r6, #9
 8006c12:	4680      	mov	r8, r0
 8006c14:	4689      	mov	r9, r1
 8006c16:	dd13      	ble.n	8006c40 <_strtod_l+0x3d8>
 8006c18:	4b76      	ldr	r3, [pc, #472]	; (8006df4 <_strtod_l+0x58c>)
 8006c1a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006c1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006c22:	f7f9 fcf1 	bl	8000608 <__aeabi_dmul>
 8006c26:	4680      	mov	r8, r0
 8006c28:	4650      	mov	r0, sl
 8006c2a:	4689      	mov	r9, r1
 8006c2c:	f7f9 fc72 	bl	8000514 <__aeabi_ui2d>
 8006c30:	4602      	mov	r2, r0
 8006c32:	460b      	mov	r3, r1
 8006c34:	4640      	mov	r0, r8
 8006c36:	4649      	mov	r1, r9
 8006c38:	f7f9 fb30 	bl	800029c <__adddf3>
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	4689      	mov	r9, r1
 8006c40:	2e0f      	cmp	r6, #15
 8006c42:	dc38      	bgt.n	8006cb6 <_strtod_l+0x44e>
 8006c44:	9b08      	ldr	r3, [sp, #32]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f43f ae49 	beq.w	80068de <_strtod_l+0x76>
 8006c4c:	dd24      	ble.n	8006c98 <_strtod_l+0x430>
 8006c4e:	2b16      	cmp	r3, #22
 8006c50:	dc0b      	bgt.n	8006c6a <_strtod_l+0x402>
 8006c52:	4968      	ldr	r1, [pc, #416]	; (8006df4 <_strtod_l+0x58c>)
 8006c54:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c5c:	4642      	mov	r2, r8
 8006c5e:	464b      	mov	r3, r9
 8006c60:	f7f9 fcd2 	bl	8000608 <__aeabi_dmul>
 8006c64:	4680      	mov	r8, r0
 8006c66:	4689      	mov	r9, r1
 8006c68:	e639      	b.n	80068de <_strtod_l+0x76>
 8006c6a:	9a08      	ldr	r2, [sp, #32]
 8006c6c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006c70:	4293      	cmp	r3, r2
 8006c72:	db20      	blt.n	8006cb6 <_strtod_l+0x44e>
 8006c74:	4c5f      	ldr	r4, [pc, #380]	; (8006df4 <_strtod_l+0x58c>)
 8006c76:	f1c6 060f 	rsb	r6, r6, #15
 8006c7a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006c7e:	4642      	mov	r2, r8
 8006c80:	464b      	mov	r3, r9
 8006c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c86:	f7f9 fcbf 	bl	8000608 <__aeabi_dmul>
 8006c8a:	9b08      	ldr	r3, [sp, #32]
 8006c8c:	1b9e      	subs	r6, r3, r6
 8006c8e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006c92:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006c96:	e7e3      	b.n	8006c60 <_strtod_l+0x3f8>
 8006c98:	9b08      	ldr	r3, [sp, #32]
 8006c9a:	3316      	adds	r3, #22
 8006c9c:	db0b      	blt.n	8006cb6 <_strtod_l+0x44e>
 8006c9e:	9b05      	ldr	r3, [sp, #20]
 8006ca0:	1bdf      	subs	r7, r3, r7
 8006ca2:	4b54      	ldr	r3, [pc, #336]	; (8006df4 <_strtod_l+0x58c>)
 8006ca4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cac:	4640      	mov	r0, r8
 8006cae:	4649      	mov	r1, r9
 8006cb0:	f7f9 fdd4 	bl	800085c <__aeabi_ddiv>
 8006cb4:	e7d6      	b.n	8006c64 <_strtod_l+0x3fc>
 8006cb6:	9b08      	ldr	r3, [sp, #32]
 8006cb8:	1b75      	subs	r5, r6, r5
 8006cba:	441d      	add	r5, r3
 8006cbc:	2d00      	cmp	r5, #0
 8006cbe:	dd70      	ble.n	8006da2 <_strtod_l+0x53a>
 8006cc0:	f015 030f 	ands.w	r3, r5, #15
 8006cc4:	d00a      	beq.n	8006cdc <_strtod_l+0x474>
 8006cc6:	494b      	ldr	r1, [pc, #300]	; (8006df4 <_strtod_l+0x58c>)
 8006cc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ccc:	4642      	mov	r2, r8
 8006cce:	464b      	mov	r3, r9
 8006cd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cd4:	f7f9 fc98 	bl	8000608 <__aeabi_dmul>
 8006cd8:	4680      	mov	r8, r0
 8006cda:	4689      	mov	r9, r1
 8006cdc:	f035 050f 	bics.w	r5, r5, #15
 8006ce0:	d04d      	beq.n	8006d7e <_strtod_l+0x516>
 8006ce2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006ce6:	dd22      	ble.n	8006d2e <_strtod_l+0x4c6>
 8006ce8:	2500      	movs	r5, #0
 8006cea:	46ab      	mov	fp, r5
 8006cec:	9509      	str	r5, [sp, #36]	; 0x24
 8006cee:	9505      	str	r5, [sp, #20]
 8006cf0:	2322      	movs	r3, #34	; 0x22
 8006cf2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006dfc <_strtod_l+0x594>
 8006cf6:	6023      	str	r3, [r4, #0]
 8006cf8:	f04f 0800 	mov.w	r8, #0
 8006cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f43f aded 	beq.w	80068de <_strtod_l+0x76>
 8006d04:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d06:	4620      	mov	r0, r4
 8006d08:	f002 ffc6 	bl	8009c98 <_Bfree>
 8006d0c:	9905      	ldr	r1, [sp, #20]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f002 ffc2 	bl	8009c98 <_Bfree>
 8006d14:	4659      	mov	r1, fp
 8006d16:	4620      	mov	r0, r4
 8006d18:	f002 ffbe 	bl	8009c98 <_Bfree>
 8006d1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d1e:	4620      	mov	r0, r4
 8006d20:	f002 ffba 	bl	8009c98 <_Bfree>
 8006d24:	4629      	mov	r1, r5
 8006d26:	4620      	mov	r0, r4
 8006d28:	f002 ffb6 	bl	8009c98 <_Bfree>
 8006d2c:	e5d7      	b.n	80068de <_strtod_l+0x76>
 8006d2e:	4b32      	ldr	r3, [pc, #200]	; (8006df8 <_strtod_l+0x590>)
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	2300      	movs	r3, #0
 8006d34:	112d      	asrs	r5, r5, #4
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	469a      	mov	sl, r3
 8006d3c:	2d01      	cmp	r5, #1
 8006d3e:	dc21      	bgt.n	8006d84 <_strtod_l+0x51c>
 8006d40:	b10b      	cbz	r3, 8006d46 <_strtod_l+0x4de>
 8006d42:	4680      	mov	r8, r0
 8006d44:	4689      	mov	r9, r1
 8006d46:	492c      	ldr	r1, [pc, #176]	; (8006df8 <_strtod_l+0x590>)
 8006d48:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006d4c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006d50:	4642      	mov	r2, r8
 8006d52:	464b      	mov	r3, r9
 8006d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d58:	f7f9 fc56 	bl	8000608 <__aeabi_dmul>
 8006d5c:	4b27      	ldr	r3, [pc, #156]	; (8006dfc <_strtod_l+0x594>)
 8006d5e:	460a      	mov	r2, r1
 8006d60:	400b      	ands	r3, r1
 8006d62:	4927      	ldr	r1, [pc, #156]	; (8006e00 <_strtod_l+0x598>)
 8006d64:	428b      	cmp	r3, r1
 8006d66:	4680      	mov	r8, r0
 8006d68:	d8be      	bhi.n	8006ce8 <_strtod_l+0x480>
 8006d6a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006d6e:	428b      	cmp	r3, r1
 8006d70:	bf86      	itte	hi
 8006d72:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006e04 <_strtod_l+0x59c>
 8006d76:	f04f 38ff 	movhi.w	r8, #4294967295
 8006d7a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006d7e:	2300      	movs	r3, #0
 8006d80:	9304      	str	r3, [sp, #16]
 8006d82:	e07b      	b.n	8006e7c <_strtod_l+0x614>
 8006d84:	07ea      	lsls	r2, r5, #31
 8006d86:	d505      	bpl.n	8006d94 <_strtod_l+0x52c>
 8006d88:	9b04      	ldr	r3, [sp, #16]
 8006d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8e:	f7f9 fc3b 	bl	8000608 <__aeabi_dmul>
 8006d92:	2301      	movs	r3, #1
 8006d94:	9a04      	ldr	r2, [sp, #16]
 8006d96:	3208      	adds	r2, #8
 8006d98:	f10a 0a01 	add.w	sl, sl, #1
 8006d9c:	106d      	asrs	r5, r5, #1
 8006d9e:	9204      	str	r2, [sp, #16]
 8006da0:	e7cc      	b.n	8006d3c <_strtod_l+0x4d4>
 8006da2:	d0ec      	beq.n	8006d7e <_strtod_l+0x516>
 8006da4:	426d      	negs	r5, r5
 8006da6:	f015 020f 	ands.w	r2, r5, #15
 8006daa:	d00a      	beq.n	8006dc2 <_strtod_l+0x55a>
 8006dac:	4b11      	ldr	r3, [pc, #68]	; (8006df4 <_strtod_l+0x58c>)
 8006dae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006db2:	4640      	mov	r0, r8
 8006db4:	4649      	mov	r1, r9
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	f7f9 fd4f 	bl	800085c <__aeabi_ddiv>
 8006dbe:	4680      	mov	r8, r0
 8006dc0:	4689      	mov	r9, r1
 8006dc2:	112d      	asrs	r5, r5, #4
 8006dc4:	d0db      	beq.n	8006d7e <_strtod_l+0x516>
 8006dc6:	2d1f      	cmp	r5, #31
 8006dc8:	dd1e      	ble.n	8006e08 <_strtod_l+0x5a0>
 8006dca:	2500      	movs	r5, #0
 8006dcc:	46ab      	mov	fp, r5
 8006dce:	9509      	str	r5, [sp, #36]	; 0x24
 8006dd0:	9505      	str	r5, [sp, #20]
 8006dd2:	2322      	movs	r3, #34	; 0x22
 8006dd4:	f04f 0800 	mov.w	r8, #0
 8006dd8:	f04f 0900 	mov.w	r9, #0
 8006ddc:	6023      	str	r3, [r4, #0]
 8006dde:	e78d      	b.n	8006cfc <_strtod_l+0x494>
 8006de0:	0800b8ce 	.word	0x0800b8ce
 8006de4:	0800b784 	.word	0x0800b784
 8006de8:	0800b8c6 	.word	0x0800b8c6
 8006dec:	0800b905 	.word	0x0800b905
 8006df0:	0800bb90 	.word	0x0800bb90
 8006df4:	0800ba70 	.word	0x0800ba70
 8006df8:	0800ba48 	.word	0x0800ba48
 8006dfc:	7ff00000 	.word	0x7ff00000
 8006e00:	7ca00000 	.word	0x7ca00000
 8006e04:	7fefffff 	.word	0x7fefffff
 8006e08:	f015 0310 	ands.w	r3, r5, #16
 8006e0c:	bf18      	it	ne
 8006e0e:	236a      	movne	r3, #106	; 0x6a
 8006e10:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80071b4 <_strtod_l+0x94c>
 8006e14:	9304      	str	r3, [sp, #16]
 8006e16:	4640      	mov	r0, r8
 8006e18:	4649      	mov	r1, r9
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	07ea      	lsls	r2, r5, #31
 8006e1e:	d504      	bpl.n	8006e2a <_strtod_l+0x5c2>
 8006e20:	e9da 2300 	ldrd	r2, r3, [sl]
 8006e24:	f7f9 fbf0 	bl	8000608 <__aeabi_dmul>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	106d      	asrs	r5, r5, #1
 8006e2c:	f10a 0a08 	add.w	sl, sl, #8
 8006e30:	d1f4      	bne.n	8006e1c <_strtod_l+0x5b4>
 8006e32:	b10b      	cbz	r3, 8006e38 <_strtod_l+0x5d0>
 8006e34:	4680      	mov	r8, r0
 8006e36:	4689      	mov	r9, r1
 8006e38:	9b04      	ldr	r3, [sp, #16]
 8006e3a:	b1bb      	cbz	r3, 8006e6c <_strtod_l+0x604>
 8006e3c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006e40:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	4649      	mov	r1, r9
 8006e48:	dd10      	ble.n	8006e6c <_strtod_l+0x604>
 8006e4a:	2b1f      	cmp	r3, #31
 8006e4c:	f340 811e 	ble.w	800708c <_strtod_l+0x824>
 8006e50:	2b34      	cmp	r3, #52	; 0x34
 8006e52:	bfde      	ittt	le
 8006e54:	f04f 33ff 	movle.w	r3, #4294967295
 8006e58:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006e5c:	4093      	lslle	r3, r2
 8006e5e:	f04f 0800 	mov.w	r8, #0
 8006e62:	bfcc      	ite	gt
 8006e64:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006e68:	ea03 0901 	andle.w	r9, r3, r1
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2300      	movs	r3, #0
 8006e70:	4640      	mov	r0, r8
 8006e72:	4649      	mov	r1, r9
 8006e74:	f7f9 fe30 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d1a6      	bne.n	8006dca <_strtod_l+0x562>
 8006e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e82:	4633      	mov	r3, r6
 8006e84:	465a      	mov	r2, fp
 8006e86:	4620      	mov	r0, r4
 8006e88:	f002 ff6e 	bl	8009d68 <__s2b>
 8006e8c:	9009      	str	r0, [sp, #36]	; 0x24
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	f43f af2a 	beq.w	8006ce8 <_strtod_l+0x480>
 8006e94:	9a08      	ldr	r2, [sp, #32]
 8006e96:	9b05      	ldr	r3, [sp, #20]
 8006e98:	2a00      	cmp	r2, #0
 8006e9a:	eba3 0307 	sub.w	r3, r3, r7
 8006e9e:	bfa8      	it	ge
 8006ea0:	2300      	movge	r3, #0
 8006ea2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ea4:	2500      	movs	r5, #0
 8006ea6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006eaa:	9312      	str	r3, [sp, #72]	; 0x48
 8006eac:	46ab      	mov	fp, r5
 8006eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	6859      	ldr	r1, [r3, #4]
 8006eb4:	f002 feb0 	bl	8009c18 <_Balloc>
 8006eb8:	9005      	str	r0, [sp, #20]
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	f43f af18 	beq.w	8006cf0 <_strtod_l+0x488>
 8006ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec2:	691a      	ldr	r2, [r3, #16]
 8006ec4:	3202      	adds	r2, #2
 8006ec6:	f103 010c 	add.w	r1, r3, #12
 8006eca:	0092      	lsls	r2, r2, #2
 8006ecc:	300c      	adds	r0, #12
 8006ece:	f001 fb9f 	bl	8008610 <memcpy>
 8006ed2:	ec49 8b10 	vmov	d0, r8, r9
 8006ed6:	aa18      	add	r2, sp, #96	; 0x60
 8006ed8:	a917      	add	r1, sp, #92	; 0x5c
 8006eda:	4620      	mov	r0, r4
 8006edc:	f003 fa78 	bl	800a3d0 <__d2b>
 8006ee0:	ec49 8b18 	vmov	d8, r8, r9
 8006ee4:	9016      	str	r0, [sp, #88]	; 0x58
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	f43f af02 	beq.w	8006cf0 <_strtod_l+0x488>
 8006eec:	2101      	movs	r1, #1
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f002 ffd2 	bl	8009e98 <__i2b>
 8006ef4:	4683      	mov	fp, r0
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f43f aefa 	beq.w	8006cf0 <_strtod_l+0x488>
 8006efc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006efe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006f00:	2e00      	cmp	r6, #0
 8006f02:	bfab      	itete	ge
 8006f04:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006f06:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006f08:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006f0a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006f0e:	bfac      	ite	ge
 8006f10:	eb06 0a03 	addge.w	sl, r6, r3
 8006f14:	1b9f      	sublt	r7, r3, r6
 8006f16:	9b04      	ldr	r3, [sp, #16]
 8006f18:	1af6      	subs	r6, r6, r3
 8006f1a:	4416      	add	r6, r2
 8006f1c:	4ba0      	ldr	r3, [pc, #640]	; (80071a0 <_strtod_l+0x938>)
 8006f1e:	3e01      	subs	r6, #1
 8006f20:	429e      	cmp	r6, r3
 8006f22:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006f26:	f280 80c4 	bge.w	80070b2 <_strtod_l+0x84a>
 8006f2a:	1b9b      	subs	r3, r3, r6
 8006f2c:	2b1f      	cmp	r3, #31
 8006f2e:	eba2 0203 	sub.w	r2, r2, r3
 8006f32:	f04f 0101 	mov.w	r1, #1
 8006f36:	f300 80b0 	bgt.w	800709a <_strtod_l+0x832>
 8006f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f3e:	930e      	str	r3, [sp, #56]	; 0x38
 8006f40:	2300      	movs	r3, #0
 8006f42:	930d      	str	r3, [sp, #52]	; 0x34
 8006f44:	eb0a 0602 	add.w	r6, sl, r2
 8006f48:	9b04      	ldr	r3, [sp, #16]
 8006f4a:	45b2      	cmp	sl, r6
 8006f4c:	4417      	add	r7, r2
 8006f4e:	441f      	add	r7, r3
 8006f50:	4653      	mov	r3, sl
 8006f52:	bfa8      	it	ge
 8006f54:	4633      	movge	r3, r6
 8006f56:	42bb      	cmp	r3, r7
 8006f58:	bfa8      	it	ge
 8006f5a:	463b      	movge	r3, r7
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	bfc2      	ittt	gt
 8006f60:	1af6      	subgt	r6, r6, r3
 8006f62:	1aff      	subgt	r7, r7, r3
 8006f64:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	dd17      	ble.n	8006f9e <_strtod_l+0x736>
 8006f6e:	4659      	mov	r1, fp
 8006f70:	461a      	mov	r2, r3
 8006f72:	4620      	mov	r0, r4
 8006f74:	f003 f850 	bl	800a018 <__pow5mult>
 8006f78:	4683      	mov	fp, r0
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	f43f aeb8 	beq.w	8006cf0 <_strtod_l+0x488>
 8006f80:	4601      	mov	r1, r0
 8006f82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006f84:	4620      	mov	r0, r4
 8006f86:	f002 ff9d 	bl	8009ec4 <__multiply>
 8006f8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	f43f aeaf 	beq.w	8006cf0 <_strtod_l+0x488>
 8006f92:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006f94:	4620      	mov	r0, r4
 8006f96:	f002 fe7f 	bl	8009c98 <_Bfree>
 8006f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f9c:	9316      	str	r3, [sp, #88]	; 0x58
 8006f9e:	2e00      	cmp	r6, #0
 8006fa0:	f300 808c 	bgt.w	80070bc <_strtod_l+0x854>
 8006fa4:	9b08      	ldr	r3, [sp, #32]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	dd08      	ble.n	8006fbc <_strtod_l+0x754>
 8006faa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fac:	9905      	ldr	r1, [sp, #20]
 8006fae:	4620      	mov	r0, r4
 8006fb0:	f003 f832 	bl	800a018 <__pow5mult>
 8006fb4:	9005      	str	r0, [sp, #20]
 8006fb6:	2800      	cmp	r0, #0
 8006fb8:	f43f ae9a 	beq.w	8006cf0 <_strtod_l+0x488>
 8006fbc:	2f00      	cmp	r7, #0
 8006fbe:	dd08      	ble.n	8006fd2 <_strtod_l+0x76a>
 8006fc0:	9905      	ldr	r1, [sp, #20]
 8006fc2:	463a      	mov	r2, r7
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f003 f881 	bl	800a0cc <__lshift>
 8006fca:	9005      	str	r0, [sp, #20]
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	f43f ae8f 	beq.w	8006cf0 <_strtod_l+0x488>
 8006fd2:	f1ba 0f00 	cmp.w	sl, #0
 8006fd6:	dd08      	ble.n	8006fea <_strtod_l+0x782>
 8006fd8:	4659      	mov	r1, fp
 8006fda:	4652      	mov	r2, sl
 8006fdc:	4620      	mov	r0, r4
 8006fde:	f003 f875 	bl	800a0cc <__lshift>
 8006fe2:	4683      	mov	fp, r0
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	f43f ae83 	beq.w	8006cf0 <_strtod_l+0x488>
 8006fea:	9a05      	ldr	r2, [sp, #20]
 8006fec:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006fee:	4620      	mov	r0, r4
 8006ff0:	f003 f8f4 	bl	800a1dc <__mdiff>
 8006ff4:	4605      	mov	r5, r0
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	f43f ae7a 	beq.w	8006cf0 <_strtod_l+0x488>
 8006ffc:	68c3      	ldr	r3, [r0, #12]
 8006ffe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007000:	2300      	movs	r3, #0
 8007002:	60c3      	str	r3, [r0, #12]
 8007004:	4659      	mov	r1, fp
 8007006:	f003 f8cd 	bl	800a1a4 <__mcmp>
 800700a:	2800      	cmp	r0, #0
 800700c:	da60      	bge.n	80070d0 <_strtod_l+0x868>
 800700e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007010:	ea53 0308 	orrs.w	r3, r3, r8
 8007014:	f040 8084 	bne.w	8007120 <_strtod_l+0x8b8>
 8007018:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800701c:	2b00      	cmp	r3, #0
 800701e:	d17f      	bne.n	8007120 <_strtod_l+0x8b8>
 8007020:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007024:	0d1b      	lsrs	r3, r3, #20
 8007026:	051b      	lsls	r3, r3, #20
 8007028:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800702c:	d978      	bls.n	8007120 <_strtod_l+0x8b8>
 800702e:	696b      	ldr	r3, [r5, #20]
 8007030:	b913      	cbnz	r3, 8007038 <_strtod_l+0x7d0>
 8007032:	692b      	ldr	r3, [r5, #16]
 8007034:	2b01      	cmp	r3, #1
 8007036:	dd73      	ble.n	8007120 <_strtod_l+0x8b8>
 8007038:	4629      	mov	r1, r5
 800703a:	2201      	movs	r2, #1
 800703c:	4620      	mov	r0, r4
 800703e:	f003 f845 	bl	800a0cc <__lshift>
 8007042:	4659      	mov	r1, fp
 8007044:	4605      	mov	r5, r0
 8007046:	f003 f8ad 	bl	800a1a4 <__mcmp>
 800704a:	2800      	cmp	r0, #0
 800704c:	dd68      	ble.n	8007120 <_strtod_l+0x8b8>
 800704e:	9904      	ldr	r1, [sp, #16]
 8007050:	4a54      	ldr	r2, [pc, #336]	; (80071a4 <_strtod_l+0x93c>)
 8007052:	464b      	mov	r3, r9
 8007054:	2900      	cmp	r1, #0
 8007056:	f000 8084 	beq.w	8007162 <_strtod_l+0x8fa>
 800705a:	ea02 0109 	and.w	r1, r2, r9
 800705e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007062:	dc7e      	bgt.n	8007162 <_strtod_l+0x8fa>
 8007064:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007068:	f77f aeb3 	ble.w	8006dd2 <_strtod_l+0x56a>
 800706c:	4b4e      	ldr	r3, [pc, #312]	; (80071a8 <_strtod_l+0x940>)
 800706e:	4640      	mov	r0, r8
 8007070:	4649      	mov	r1, r9
 8007072:	2200      	movs	r2, #0
 8007074:	f7f9 fac8 	bl	8000608 <__aeabi_dmul>
 8007078:	4b4a      	ldr	r3, [pc, #296]	; (80071a4 <_strtod_l+0x93c>)
 800707a:	400b      	ands	r3, r1
 800707c:	4680      	mov	r8, r0
 800707e:	4689      	mov	r9, r1
 8007080:	2b00      	cmp	r3, #0
 8007082:	f47f ae3f 	bne.w	8006d04 <_strtod_l+0x49c>
 8007086:	2322      	movs	r3, #34	; 0x22
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	e63b      	b.n	8006d04 <_strtod_l+0x49c>
 800708c:	f04f 32ff 	mov.w	r2, #4294967295
 8007090:	fa02 f303 	lsl.w	r3, r2, r3
 8007094:	ea03 0808 	and.w	r8, r3, r8
 8007098:	e6e8      	b.n	8006e6c <_strtod_l+0x604>
 800709a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800709e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80070a2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80070a6:	36e2      	adds	r6, #226	; 0xe2
 80070a8:	fa01 f306 	lsl.w	r3, r1, r6
 80070ac:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80070b0:	e748      	b.n	8006f44 <_strtod_l+0x6dc>
 80070b2:	2100      	movs	r1, #0
 80070b4:	2301      	movs	r3, #1
 80070b6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80070ba:	e743      	b.n	8006f44 <_strtod_l+0x6dc>
 80070bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80070be:	4632      	mov	r2, r6
 80070c0:	4620      	mov	r0, r4
 80070c2:	f003 f803 	bl	800a0cc <__lshift>
 80070c6:	9016      	str	r0, [sp, #88]	; 0x58
 80070c8:	2800      	cmp	r0, #0
 80070ca:	f47f af6b 	bne.w	8006fa4 <_strtod_l+0x73c>
 80070ce:	e60f      	b.n	8006cf0 <_strtod_l+0x488>
 80070d0:	46ca      	mov	sl, r9
 80070d2:	d171      	bne.n	80071b8 <_strtod_l+0x950>
 80070d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80070da:	b352      	cbz	r2, 8007132 <_strtod_l+0x8ca>
 80070dc:	4a33      	ldr	r2, [pc, #204]	; (80071ac <_strtod_l+0x944>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d12a      	bne.n	8007138 <_strtod_l+0x8d0>
 80070e2:	9b04      	ldr	r3, [sp, #16]
 80070e4:	4641      	mov	r1, r8
 80070e6:	b1fb      	cbz	r3, 8007128 <_strtod_l+0x8c0>
 80070e8:	4b2e      	ldr	r3, [pc, #184]	; (80071a4 <_strtod_l+0x93c>)
 80070ea:	ea09 0303 	and.w	r3, r9, r3
 80070ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80070f2:	f04f 32ff 	mov.w	r2, #4294967295
 80070f6:	d81a      	bhi.n	800712e <_strtod_l+0x8c6>
 80070f8:	0d1b      	lsrs	r3, r3, #20
 80070fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	4299      	cmp	r1, r3
 8007104:	d118      	bne.n	8007138 <_strtod_l+0x8d0>
 8007106:	4b2a      	ldr	r3, [pc, #168]	; (80071b0 <_strtod_l+0x948>)
 8007108:	459a      	cmp	sl, r3
 800710a:	d102      	bne.n	8007112 <_strtod_l+0x8aa>
 800710c:	3101      	adds	r1, #1
 800710e:	f43f adef 	beq.w	8006cf0 <_strtod_l+0x488>
 8007112:	4b24      	ldr	r3, [pc, #144]	; (80071a4 <_strtod_l+0x93c>)
 8007114:	ea0a 0303 	and.w	r3, sl, r3
 8007118:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800711c:	f04f 0800 	mov.w	r8, #0
 8007120:	9b04      	ldr	r3, [sp, #16]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1a2      	bne.n	800706c <_strtod_l+0x804>
 8007126:	e5ed      	b.n	8006d04 <_strtod_l+0x49c>
 8007128:	f04f 33ff 	mov.w	r3, #4294967295
 800712c:	e7e9      	b.n	8007102 <_strtod_l+0x89a>
 800712e:	4613      	mov	r3, r2
 8007130:	e7e7      	b.n	8007102 <_strtod_l+0x89a>
 8007132:	ea53 0308 	orrs.w	r3, r3, r8
 8007136:	d08a      	beq.n	800704e <_strtod_l+0x7e6>
 8007138:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800713a:	b1e3      	cbz	r3, 8007176 <_strtod_l+0x90e>
 800713c:	ea13 0f0a 	tst.w	r3, sl
 8007140:	d0ee      	beq.n	8007120 <_strtod_l+0x8b8>
 8007142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007144:	9a04      	ldr	r2, [sp, #16]
 8007146:	4640      	mov	r0, r8
 8007148:	4649      	mov	r1, r9
 800714a:	b1c3      	cbz	r3, 800717e <_strtod_l+0x916>
 800714c:	f7ff fb6d 	bl	800682a <sulp>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	ec51 0b18 	vmov	r0, r1, d8
 8007158:	f7f9 f8a0 	bl	800029c <__adddf3>
 800715c:	4680      	mov	r8, r0
 800715e:	4689      	mov	r9, r1
 8007160:	e7de      	b.n	8007120 <_strtod_l+0x8b8>
 8007162:	4013      	ands	r3, r2
 8007164:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007168:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800716c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007170:	f04f 38ff 	mov.w	r8, #4294967295
 8007174:	e7d4      	b.n	8007120 <_strtod_l+0x8b8>
 8007176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007178:	ea13 0f08 	tst.w	r3, r8
 800717c:	e7e0      	b.n	8007140 <_strtod_l+0x8d8>
 800717e:	f7ff fb54 	bl	800682a <sulp>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	ec51 0b18 	vmov	r0, r1, d8
 800718a:	f7f9 f885 	bl	8000298 <__aeabi_dsub>
 800718e:	2200      	movs	r2, #0
 8007190:	2300      	movs	r3, #0
 8007192:	4680      	mov	r8, r0
 8007194:	4689      	mov	r9, r1
 8007196:	f7f9 fc9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800719a:	2800      	cmp	r0, #0
 800719c:	d0c0      	beq.n	8007120 <_strtod_l+0x8b8>
 800719e:	e618      	b.n	8006dd2 <_strtod_l+0x56a>
 80071a0:	fffffc02 	.word	0xfffffc02
 80071a4:	7ff00000 	.word	0x7ff00000
 80071a8:	39500000 	.word	0x39500000
 80071ac:	000fffff 	.word	0x000fffff
 80071b0:	7fefffff 	.word	0x7fefffff
 80071b4:	0800b798 	.word	0x0800b798
 80071b8:	4659      	mov	r1, fp
 80071ba:	4628      	mov	r0, r5
 80071bc:	f003 f962 	bl	800a484 <__ratio>
 80071c0:	ec57 6b10 	vmov	r6, r7, d0
 80071c4:	ee10 0a10 	vmov	r0, s0
 80071c8:	2200      	movs	r2, #0
 80071ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80071ce:	4639      	mov	r1, r7
 80071d0:	f7f9 fc96 	bl	8000b00 <__aeabi_dcmple>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d071      	beq.n	80072bc <_strtod_l+0xa54>
 80071d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d17c      	bne.n	80072d8 <_strtod_l+0xa70>
 80071de:	f1b8 0f00 	cmp.w	r8, #0
 80071e2:	d15a      	bne.n	800729a <_strtod_l+0xa32>
 80071e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d15d      	bne.n	80072a8 <_strtod_l+0xa40>
 80071ec:	4b90      	ldr	r3, [pc, #576]	; (8007430 <_strtod_l+0xbc8>)
 80071ee:	2200      	movs	r2, #0
 80071f0:	4630      	mov	r0, r6
 80071f2:	4639      	mov	r1, r7
 80071f4:	f7f9 fc7a 	bl	8000aec <__aeabi_dcmplt>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	d15c      	bne.n	80072b6 <_strtod_l+0xa4e>
 80071fc:	4630      	mov	r0, r6
 80071fe:	4639      	mov	r1, r7
 8007200:	4b8c      	ldr	r3, [pc, #560]	; (8007434 <_strtod_l+0xbcc>)
 8007202:	2200      	movs	r2, #0
 8007204:	f7f9 fa00 	bl	8000608 <__aeabi_dmul>
 8007208:	4606      	mov	r6, r0
 800720a:	460f      	mov	r7, r1
 800720c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007210:	9606      	str	r6, [sp, #24]
 8007212:	9307      	str	r3, [sp, #28]
 8007214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007218:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800721c:	4b86      	ldr	r3, [pc, #536]	; (8007438 <_strtod_l+0xbd0>)
 800721e:	ea0a 0303 	and.w	r3, sl, r3
 8007222:	930d      	str	r3, [sp, #52]	; 0x34
 8007224:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007226:	4b85      	ldr	r3, [pc, #532]	; (800743c <_strtod_l+0xbd4>)
 8007228:	429a      	cmp	r2, r3
 800722a:	f040 8090 	bne.w	800734e <_strtod_l+0xae6>
 800722e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007232:	ec49 8b10 	vmov	d0, r8, r9
 8007236:	f003 f85b 	bl	800a2f0 <__ulp>
 800723a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800723e:	ec51 0b10 	vmov	r0, r1, d0
 8007242:	f7f9 f9e1 	bl	8000608 <__aeabi_dmul>
 8007246:	4642      	mov	r2, r8
 8007248:	464b      	mov	r3, r9
 800724a:	f7f9 f827 	bl	800029c <__adddf3>
 800724e:	460b      	mov	r3, r1
 8007250:	4979      	ldr	r1, [pc, #484]	; (8007438 <_strtod_l+0xbd0>)
 8007252:	4a7b      	ldr	r2, [pc, #492]	; (8007440 <_strtod_l+0xbd8>)
 8007254:	4019      	ands	r1, r3
 8007256:	4291      	cmp	r1, r2
 8007258:	4680      	mov	r8, r0
 800725a:	d944      	bls.n	80072e6 <_strtod_l+0xa7e>
 800725c:	ee18 2a90 	vmov	r2, s17
 8007260:	4b78      	ldr	r3, [pc, #480]	; (8007444 <_strtod_l+0xbdc>)
 8007262:	429a      	cmp	r2, r3
 8007264:	d104      	bne.n	8007270 <_strtod_l+0xa08>
 8007266:	ee18 3a10 	vmov	r3, s16
 800726a:	3301      	adds	r3, #1
 800726c:	f43f ad40 	beq.w	8006cf0 <_strtod_l+0x488>
 8007270:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007444 <_strtod_l+0xbdc>
 8007274:	f04f 38ff 	mov.w	r8, #4294967295
 8007278:	9916      	ldr	r1, [sp, #88]	; 0x58
 800727a:	4620      	mov	r0, r4
 800727c:	f002 fd0c 	bl	8009c98 <_Bfree>
 8007280:	9905      	ldr	r1, [sp, #20]
 8007282:	4620      	mov	r0, r4
 8007284:	f002 fd08 	bl	8009c98 <_Bfree>
 8007288:	4659      	mov	r1, fp
 800728a:	4620      	mov	r0, r4
 800728c:	f002 fd04 	bl	8009c98 <_Bfree>
 8007290:	4629      	mov	r1, r5
 8007292:	4620      	mov	r0, r4
 8007294:	f002 fd00 	bl	8009c98 <_Bfree>
 8007298:	e609      	b.n	8006eae <_strtod_l+0x646>
 800729a:	f1b8 0f01 	cmp.w	r8, #1
 800729e:	d103      	bne.n	80072a8 <_strtod_l+0xa40>
 80072a0:	f1b9 0f00 	cmp.w	r9, #0
 80072a4:	f43f ad95 	beq.w	8006dd2 <_strtod_l+0x56a>
 80072a8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007400 <_strtod_l+0xb98>
 80072ac:	4f60      	ldr	r7, [pc, #384]	; (8007430 <_strtod_l+0xbc8>)
 80072ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80072b2:	2600      	movs	r6, #0
 80072b4:	e7ae      	b.n	8007214 <_strtod_l+0x9ac>
 80072b6:	4f5f      	ldr	r7, [pc, #380]	; (8007434 <_strtod_l+0xbcc>)
 80072b8:	2600      	movs	r6, #0
 80072ba:	e7a7      	b.n	800720c <_strtod_l+0x9a4>
 80072bc:	4b5d      	ldr	r3, [pc, #372]	; (8007434 <_strtod_l+0xbcc>)
 80072be:	4630      	mov	r0, r6
 80072c0:	4639      	mov	r1, r7
 80072c2:	2200      	movs	r2, #0
 80072c4:	f7f9 f9a0 	bl	8000608 <__aeabi_dmul>
 80072c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ca:	4606      	mov	r6, r0
 80072cc:	460f      	mov	r7, r1
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d09c      	beq.n	800720c <_strtod_l+0x9a4>
 80072d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80072d6:	e79d      	b.n	8007214 <_strtod_l+0x9ac>
 80072d8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007408 <_strtod_l+0xba0>
 80072dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80072e0:	ec57 6b17 	vmov	r6, r7, d7
 80072e4:	e796      	b.n	8007214 <_strtod_l+0x9ac>
 80072e6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80072ea:	9b04      	ldr	r3, [sp, #16]
 80072ec:	46ca      	mov	sl, r9
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1c2      	bne.n	8007278 <_strtod_l+0xa10>
 80072f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072f8:	0d1b      	lsrs	r3, r3, #20
 80072fa:	051b      	lsls	r3, r3, #20
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d1bb      	bne.n	8007278 <_strtod_l+0xa10>
 8007300:	4630      	mov	r0, r6
 8007302:	4639      	mov	r1, r7
 8007304:	f7f9 fce0 	bl	8000cc8 <__aeabi_d2lz>
 8007308:	f7f9 f950 	bl	80005ac <__aeabi_l2d>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	4630      	mov	r0, r6
 8007312:	4639      	mov	r1, r7
 8007314:	f7f8 ffc0 	bl	8000298 <__aeabi_dsub>
 8007318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800731a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800731e:	ea43 0308 	orr.w	r3, r3, r8
 8007322:	4313      	orrs	r3, r2
 8007324:	4606      	mov	r6, r0
 8007326:	460f      	mov	r7, r1
 8007328:	d054      	beq.n	80073d4 <_strtod_l+0xb6c>
 800732a:	a339      	add	r3, pc, #228	; (adr r3, 8007410 <_strtod_l+0xba8>)
 800732c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007330:	f7f9 fbdc 	bl	8000aec <__aeabi_dcmplt>
 8007334:	2800      	cmp	r0, #0
 8007336:	f47f ace5 	bne.w	8006d04 <_strtod_l+0x49c>
 800733a:	a337      	add	r3, pc, #220	; (adr r3, 8007418 <_strtod_l+0xbb0>)
 800733c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fbf0 	bl	8000b28 <__aeabi_dcmpgt>
 8007348:	2800      	cmp	r0, #0
 800734a:	d095      	beq.n	8007278 <_strtod_l+0xa10>
 800734c:	e4da      	b.n	8006d04 <_strtod_l+0x49c>
 800734e:	9b04      	ldr	r3, [sp, #16]
 8007350:	b333      	cbz	r3, 80073a0 <_strtod_l+0xb38>
 8007352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007354:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007358:	d822      	bhi.n	80073a0 <_strtod_l+0xb38>
 800735a:	a331      	add	r3, pc, #196	; (adr r3, 8007420 <_strtod_l+0xbb8>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f7f9 fbcc 	bl	8000b00 <__aeabi_dcmple>
 8007368:	b1a0      	cbz	r0, 8007394 <_strtod_l+0xb2c>
 800736a:	4639      	mov	r1, r7
 800736c:	4630      	mov	r0, r6
 800736e:	f7f9 fc23 	bl	8000bb8 <__aeabi_d2uiz>
 8007372:	2801      	cmp	r0, #1
 8007374:	bf38      	it	cc
 8007376:	2001      	movcc	r0, #1
 8007378:	f7f9 f8cc 	bl	8000514 <__aeabi_ui2d>
 800737c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800737e:	4606      	mov	r6, r0
 8007380:	460f      	mov	r7, r1
 8007382:	bb23      	cbnz	r3, 80073ce <_strtod_l+0xb66>
 8007384:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007388:	9010      	str	r0, [sp, #64]	; 0x40
 800738a:	9311      	str	r3, [sp, #68]	; 0x44
 800738c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007390:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007396:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007398:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800739c:	1a9b      	subs	r3, r3, r2
 800739e:	930f      	str	r3, [sp, #60]	; 0x3c
 80073a0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80073a4:	eeb0 0a48 	vmov.f32	s0, s16
 80073a8:	eef0 0a68 	vmov.f32	s1, s17
 80073ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80073b0:	f002 ff9e 	bl	800a2f0 <__ulp>
 80073b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80073b8:	ec53 2b10 	vmov	r2, r3, d0
 80073bc:	f7f9 f924 	bl	8000608 <__aeabi_dmul>
 80073c0:	ec53 2b18 	vmov	r2, r3, d8
 80073c4:	f7f8 ff6a 	bl	800029c <__adddf3>
 80073c8:	4680      	mov	r8, r0
 80073ca:	4689      	mov	r9, r1
 80073cc:	e78d      	b.n	80072ea <_strtod_l+0xa82>
 80073ce:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80073d2:	e7db      	b.n	800738c <_strtod_l+0xb24>
 80073d4:	a314      	add	r3, pc, #80	; (adr r3, 8007428 <_strtod_l+0xbc0>)
 80073d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073da:	f7f9 fb87 	bl	8000aec <__aeabi_dcmplt>
 80073de:	e7b3      	b.n	8007348 <_strtod_l+0xae0>
 80073e0:	2300      	movs	r3, #0
 80073e2:	930a      	str	r3, [sp, #40]	; 0x28
 80073e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80073e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	f7ff ba7c 	b.w	80068e6 <_strtod_l+0x7e>
 80073ee:	2a65      	cmp	r2, #101	; 0x65
 80073f0:	f43f ab75 	beq.w	8006ade <_strtod_l+0x276>
 80073f4:	2a45      	cmp	r2, #69	; 0x45
 80073f6:	f43f ab72 	beq.w	8006ade <_strtod_l+0x276>
 80073fa:	2301      	movs	r3, #1
 80073fc:	f7ff bbaa 	b.w	8006b54 <_strtod_l+0x2ec>
 8007400:	00000000 	.word	0x00000000
 8007404:	bff00000 	.word	0xbff00000
 8007408:	00000000 	.word	0x00000000
 800740c:	3ff00000 	.word	0x3ff00000
 8007410:	94a03595 	.word	0x94a03595
 8007414:	3fdfffff 	.word	0x3fdfffff
 8007418:	35afe535 	.word	0x35afe535
 800741c:	3fe00000 	.word	0x3fe00000
 8007420:	ffc00000 	.word	0xffc00000
 8007424:	41dfffff 	.word	0x41dfffff
 8007428:	94a03595 	.word	0x94a03595
 800742c:	3fcfffff 	.word	0x3fcfffff
 8007430:	3ff00000 	.word	0x3ff00000
 8007434:	3fe00000 	.word	0x3fe00000
 8007438:	7ff00000 	.word	0x7ff00000
 800743c:	7fe00000 	.word	0x7fe00000
 8007440:	7c9fffff 	.word	0x7c9fffff
 8007444:	7fefffff 	.word	0x7fefffff

08007448 <_strtod_r>:
 8007448:	4b01      	ldr	r3, [pc, #4]	; (8007450 <_strtod_r+0x8>)
 800744a:	f7ff ba0d 	b.w	8006868 <_strtod_l>
 800744e:	bf00      	nop
 8007450:	200000c0 	.word	0x200000c0

08007454 <strtod>:
 8007454:	460a      	mov	r2, r1
 8007456:	4601      	mov	r1, r0
 8007458:	4802      	ldr	r0, [pc, #8]	; (8007464 <strtod+0x10>)
 800745a:	4b03      	ldr	r3, [pc, #12]	; (8007468 <strtod+0x14>)
 800745c:	6800      	ldr	r0, [r0, #0]
 800745e:	f7ff ba03 	b.w	8006868 <_strtod_l>
 8007462:	bf00      	nop
 8007464:	20000278 	.word	0x20000278
 8007468:	200000c0 	.word	0x200000c0

0800746c <_strtol_l.constprop.0>:
 800746c:	2b01      	cmp	r3, #1
 800746e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007472:	d001      	beq.n	8007478 <_strtol_l.constprop.0+0xc>
 8007474:	2b24      	cmp	r3, #36	; 0x24
 8007476:	d906      	bls.n	8007486 <_strtol_l.constprop.0+0x1a>
 8007478:	f001 f89e 	bl	80085b8 <__errno>
 800747c:	2316      	movs	r3, #22
 800747e:	6003      	str	r3, [r0, #0]
 8007480:	2000      	movs	r0, #0
 8007482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007486:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800756c <_strtol_l.constprop.0+0x100>
 800748a:	460d      	mov	r5, r1
 800748c:	462e      	mov	r6, r5
 800748e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007492:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007496:	f017 0708 	ands.w	r7, r7, #8
 800749a:	d1f7      	bne.n	800748c <_strtol_l.constprop.0+0x20>
 800749c:	2c2d      	cmp	r4, #45	; 0x2d
 800749e:	d132      	bne.n	8007506 <_strtol_l.constprop.0+0x9a>
 80074a0:	782c      	ldrb	r4, [r5, #0]
 80074a2:	2701      	movs	r7, #1
 80074a4:	1cb5      	adds	r5, r6, #2
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d05b      	beq.n	8007562 <_strtol_l.constprop.0+0xf6>
 80074aa:	2b10      	cmp	r3, #16
 80074ac:	d109      	bne.n	80074c2 <_strtol_l.constprop.0+0x56>
 80074ae:	2c30      	cmp	r4, #48	; 0x30
 80074b0:	d107      	bne.n	80074c2 <_strtol_l.constprop.0+0x56>
 80074b2:	782c      	ldrb	r4, [r5, #0]
 80074b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80074b8:	2c58      	cmp	r4, #88	; 0x58
 80074ba:	d14d      	bne.n	8007558 <_strtol_l.constprop.0+0xec>
 80074bc:	786c      	ldrb	r4, [r5, #1]
 80074be:	2310      	movs	r3, #16
 80074c0:	3502      	adds	r5, #2
 80074c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80074c6:	f108 38ff 	add.w	r8, r8, #4294967295
 80074ca:	f04f 0e00 	mov.w	lr, #0
 80074ce:	fbb8 f9f3 	udiv	r9, r8, r3
 80074d2:	4676      	mov	r6, lr
 80074d4:	fb03 8a19 	mls	sl, r3, r9, r8
 80074d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80074dc:	f1bc 0f09 	cmp.w	ip, #9
 80074e0:	d816      	bhi.n	8007510 <_strtol_l.constprop.0+0xa4>
 80074e2:	4664      	mov	r4, ip
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	dd24      	ble.n	8007532 <_strtol_l.constprop.0+0xc6>
 80074e8:	f1be 3fff 	cmp.w	lr, #4294967295
 80074ec:	d008      	beq.n	8007500 <_strtol_l.constprop.0+0x94>
 80074ee:	45b1      	cmp	r9, r6
 80074f0:	d31c      	bcc.n	800752c <_strtol_l.constprop.0+0xc0>
 80074f2:	d101      	bne.n	80074f8 <_strtol_l.constprop.0+0x8c>
 80074f4:	45a2      	cmp	sl, r4
 80074f6:	db19      	blt.n	800752c <_strtol_l.constprop.0+0xc0>
 80074f8:	fb06 4603 	mla	r6, r6, r3, r4
 80074fc:	f04f 0e01 	mov.w	lr, #1
 8007500:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007504:	e7e8      	b.n	80074d8 <_strtol_l.constprop.0+0x6c>
 8007506:	2c2b      	cmp	r4, #43	; 0x2b
 8007508:	bf04      	itt	eq
 800750a:	782c      	ldrbeq	r4, [r5, #0]
 800750c:	1cb5      	addeq	r5, r6, #2
 800750e:	e7ca      	b.n	80074a6 <_strtol_l.constprop.0+0x3a>
 8007510:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007514:	f1bc 0f19 	cmp.w	ip, #25
 8007518:	d801      	bhi.n	800751e <_strtol_l.constprop.0+0xb2>
 800751a:	3c37      	subs	r4, #55	; 0x37
 800751c:	e7e2      	b.n	80074e4 <_strtol_l.constprop.0+0x78>
 800751e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007522:	f1bc 0f19 	cmp.w	ip, #25
 8007526:	d804      	bhi.n	8007532 <_strtol_l.constprop.0+0xc6>
 8007528:	3c57      	subs	r4, #87	; 0x57
 800752a:	e7db      	b.n	80074e4 <_strtol_l.constprop.0+0x78>
 800752c:	f04f 3eff 	mov.w	lr, #4294967295
 8007530:	e7e6      	b.n	8007500 <_strtol_l.constprop.0+0x94>
 8007532:	f1be 3fff 	cmp.w	lr, #4294967295
 8007536:	d105      	bne.n	8007544 <_strtol_l.constprop.0+0xd8>
 8007538:	2322      	movs	r3, #34	; 0x22
 800753a:	6003      	str	r3, [r0, #0]
 800753c:	4646      	mov	r6, r8
 800753e:	b942      	cbnz	r2, 8007552 <_strtol_l.constprop.0+0xe6>
 8007540:	4630      	mov	r0, r6
 8007542:	e79e      	b.n	8007482 <_strtol_l.constprop.0+0x16>
 8007544:	b107      	cbz	r7, 8007548 <_strtol_l.constprop.0+0xdc>
 8007546:	4276      	negs	r6, r6
 8007548:	2a00      	cmp	r2, #0
 800754a:	d0f9      	beq.n	8007540 <_strtol_l.constprop.0+0xd4>
 800754c:	f1be 0f00 	cmp.w	lr, #0
 8007550:	d000      	beq.n	8007554 <_strtol_l.constprop.0+0xe8>
 8007552:	1e69      	subs	r1, r5, #1
 8007554:	6011      	str	r1, [r2, #0]
 8007556:	e7f3      	b.n	8007540 <_strtol_l.constprop.0+0xd4>
 8007558:	2430      	movs	r4, #48	; 0x30
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1b1      	bne.n	80074c2 <_strtol_l.constprop.0+0x56>
 800755e:	2308      	movs	r3, #8
 8007560:	e7af      	b.n	80074c2 <_strtol_l.constprop.0+0x56>
 8007562:	2c30      	cmp	r4, #48	; 0x30
 8007564:	d0a5      	beq.n	80074b2 <_strtol_l.constprop.0+0x46>
 8007566:	230a      	movs	r3, #10
 8007568:	e7ab      	b.n	80074c2 <_strtol_l.constprop.0+0x56>
 800756a:	bf00      	nop
 800756c:	0800b7c1 	.word	0x0800b7c1

08007570 <_strtol_r>:
 8007570:	f7ff bf7c 	b.w	800746c <_strtol_l.constprop.0>

08007574 <strtol>:
 8007574:	4613      	mov	r3, r2
 8007576:	460a      	mov	r2, r1
 8007578:	4601      	mov	r1, r0
 800757a:	4802      	ldr	r0, [pc, #8]	; (8007584 <strtol+0x10>)
 800757c:	6800      	ldr	r0, [r0, #0]
 800757e:	f7ff bf75 	b.w	800746c <_strtol_l.constprop.0>
 8007582:	bf00      	nop
 8007584:	20000278 	.word	0x20000278

08007588 <__cvt>:
 8007588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800758c:	ec55 4b10 	vmov	r4, r5, d0
 8007590:	2d00      	cmp	r5, #0
 8007592:	460e      	mov	r6, r1
 8007594:	4619      	mov	r1, r3
 8007596:	462b      	mov	r3, r5
 8007598:	bfbb      	ittet	lt
 800759a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800759e:	461d      	movlt	r5, r3
 80075a0:	2300      	movge	r3, #0
 80075a2:	232d      	movlt	r3, #45	; 0x2d
 80075a4:	700b      	strb	r3, [r1, #0]
 80075a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80075ac:	4691      	mov	r9, r2
 80075ae:	f023 0820 	bic.w	r8, r3, #32
 80075b2:	bfbc      	itt	lt
 80075b4:	4622      	movlt	r2, r4
 80075b6:	4614      	movlt	r4, r2
 80075b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075bc:	d005      	beq.n	80075ca <__cvt+0x42>
 80075be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80075c2:	d100      	bne.n	80075c6 <__cvt+0x3e>
 80075c4:	3601      	adds	r6, #1
 80075c6:	2102      	movs	r1, #2
 80075c8:	e000      	b.n	80075cc <__cvt+0x44>
 80075ca:	2103      	movs	r1, #3
 80075cc:	ab03      	add	r3, sp, #12
 80075ce:	9301      	str	r3, [sp, #4]
 80075d0:	ab02      	add	r3, sp, #8
 80075d2:	9300      	str	r3, [sp, #0]
 80075d4:	ec45 4b10 	vmov	d0, r4, r5
 80075d8:	4653      	mov	r3, sl
 80075da:	4632      	mov	r2, r6
 80075dc:	f001 f8c0 	bl	8008760 <_dtoa_r>
 80075e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80075e4:	4607      	mov	r7, r0
 80075e6:	d102      	bne.n	80075ee <__cvt+0x66>
 80075e8:	f019 0f01 	tst.w	r9, #1
 80075ec:	d022      	beq.n	8007634 <__cvt+0xac>
 80075ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075f2:	eb07 0906 	add.w	r9, r7, r6
 80075f6:	d110      	bne.n	800761a <__cvt+0x92>
 80075f8:	783b      	ldrb	r3, [r7, #0]
 80075fa:	2b30      	cmp	r3, #48	; 0x30
 80075fc:	d10a      	bne.n	8007614 <__cvt+0x8c>
 80075fe:	2200      	movs	r2, #0
 8007600:	2300      	movs	r3, #0
 8007602:	4620      	mov	r0, r4
 8007604:	4629      	mov	r1, r5
 8007606:	f7f9 fa67 	bl	8000ad8 <__aeabi_dcmpeq>
 800760a:	b918      	cbnz	r0, 8007614 <__cvt+0x8c>
 800760c:	f1c6 0601 	rsb	r6, r6, #1
 8007610:	f8ca 6000 	str.w	r6, [sl]
 8007614:	f8da 3000 	ldr.w	r3, [sl]
 8007618:	4499      	add	r9, r3
 800761a:	2200      	movs	r2, #0
 800761c:	2300      	movs	r3, #0
 800761e:	4620      	mov	r0, r4
 8007620:	4629      	mov	r1, r5
 8007622:	f7f9 fa59 	bl	8000ad8 <__aeabi_dcmpeq>
 8007626:	b108      	cbz	r0, 800762c <__cvt+0xa4>
 8007628:	f8cd 900c 	str.w	r9, [sp, #12]
 800762c:	2230      	movs	r2, #48	; 0x30
 800762e:	9b03      	ldr	r3, [sp, #12]
 8007630:	454b      	cmp	r3, r9
 8007632:	d307      	bcc.n	8007644 <__cvt+0xbc>
 8007634:	9b03      	ldr	r3, [sp, #12]
 8007636:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007638:	1bdb      	subs	r3, r3, r7
 800763a:	4638      	mov	r0, r7
 800763c:	6013      	str	r3, [r2, #0]
 800763e:	b004      	add	sp, #16
 8007640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007644:	1c59      	adds	r1, r3, #1
 8007646:	9103      	str	r1, [sp, #12]
 8007648:	701a      	strb	r2, [r3, #0]
 800764a:	e7f0      	b.n	800762e <__cvt+0xa6>

0800764c <__exponent>:
 800764c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800764e:	4603      	mov	r3, r0
 8007650:	2900      	cmp	r1, #0
 8007652:	bfb8      	it	lt
 8007654:	4249      	neglt	r1, r1
 8007656:	f803 2b02 	strb.w	r2, [r3], #2
 800765a:	bfb4      	ite	lt
 800765c:	222d      	movlt	r2, #45	; 0x2d
 800765e:	222b      	movge	r2, #43	; 0x2b
 8007660:	2909      	cmp	r1, #9
 8007662:	7042      	strb	r2, [r0, #1]
 8007664:	dd2a      	ble.n	80076bc <__exponent+0x70>
 8007666:	f10d 0207 	add.w	r2, sp, #7
 800766a:	4617      	mov	r7, r2
 800766c:	260a      	movs	r6, #10
 800766e:	4694      	mov	ip, r2
 8007670:	fb91 f5f6 	sdiv	r5, r1, r6
 8007674:	fb06 1415 	mls	r4, r6, r5, r1
 8007678:	3430      	adds	r4, #48	; 0x30
 800767a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800767e:	460c      	mov	r4, r1
 8007680:	2c63      	cmp	r4, #99	; 0x63
 8007682:	f102 32ff 	add.w	r2, r2, #4294967295
 8007686:	4629      	mov	r1, r5
 8007688:	dcf1      	bgt.n	800766e <__exponent+0x22>
 800768a:	3130      	adds	r1, #48	; 0x30
 800768c:	f1ac 0402 	sub.w	r4, ip, #2
 8007690:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007694:	1c41      	adds	r1, r0, #1
 8007696:	4622      	mov	r2, r4
 8007698:	42ba      	cmp	r2, r7
 800769a:	d30a      	bcc.n	80076b2 <__exponent+0x66>
 800769c:	f10d 0209 	add.w	r2, sp, #9
 80076a0:	eba2 020c 	sub.w	r2, r2, ip
 80076a4:	42bc      	cmp	r4, r7
 80076a6:	bf88      	it	hi
 80076a8:	2200      	movhi	r2, #0
 80076aa:	4413      	add	r3, r2
 80076ac:	1a18      	subs	r0, r3, r0
 80076ae:	b003      	add	sp, #12
 80076b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80076b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80076ba:	e7ed      	b.n	8007698 <__exponent+0x4c>
 80076bc:	2330      	movs	r3, #48	; 0x30
 80076be:	3130      	adds	r1, #48	; 0x30
 80076c0:	7083      	strb	r3, [r0, #2]
 80076c2:	70c1      	strb	r1, [r0, #3]
 80076c4:	1d03      	adds	r3, r0, #4
 80076c6:	e7f1      	b.n	80076ac <__exponent+0x60>

080076c8 <_printf_float>:
 80076c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076cc:	ed2d 8b02 	vpush	{d8}
 80076d0:	b08d      	sub	sp, #52	; 0x34
 80076d2:	460c      	mov	r4, r1
 80076d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80076d8:	4616      	mov	r6, r2
 80076da:	461f      	mov	r7, r3
 80076dc:	4605      	mov	r5, r0
 80076de:	f000 ff21 	bl	8008524 <_localeconv_r>
 80076e2:	f8d0 a000 	ldr.w	sl, [r0]
 80076e6:	4650      	mov	r0, sl
 80076e8:	f7f8 fdca 	bl	8000280 <strlen>
 80076ec:	2300      	movs	r3, #0
 80076ee:	930a      	str	r3, [sp, #40]	; 0x28
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	f8d8 3000 	ldr.w	r3, [r8]
 80076f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80076fc:	3307      	adds	r3, #7
 80076fe:	f023 0307 	bic.w	r3, r3, #7
 8007702:	f103 0208 	add.w	r2, r3, #8
 8007706:	f8c8 2000 	str.w	r2, [r8]
 800770a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800770e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007712:	9307      	str	r3, [sp, #28]
 8007714:	f8cd 8018 	str.w	r8, [sp, #24]
 8007718:	ee08 0a10 	vmov	s16, r0
 800771c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007720:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007724:	4b9e      	ldr	r3, [pc, #632]	; (80079a0 <_printf_float+0x2d8>)
 8007726:	f04f 32ff 	mov.w	r2, #4294967295
 800772a:	f7f9 fa07 	bl	8000b3c <__aeabi_dcmpun>
 800772e:	bb88      	cbnz	r0, 8007794 <_printf_float+0xcc>
 8007730:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007734:	4b9a      	ldr	r3, [pc, #616]	; (80079a0 <_printf_float+0x2d8>)
 8007736:	f04f 32ff 	mov.w	r2, #4294967295
 800773a:	f7f9 f9e1 	bl	8000b00 <__aeabi_dcmple>
 800773e:	bb48      	cbnz	r0, 8007794 <_printf_float+0xcc>
 8007740:	2200      	movs	r2, #0
 8007742:	2300      	movs	r3, #0
 8007744:	4640      	mov	r0, r8
 8007746:	4649      	mov	r1, r9
 8007748:	f7f9 f9d0 	bl	8000aec <__aeabi_dcmplt>
 800774c:	b110      	cbz	r0, 8007754 <_printf_float+0x8c>
 800774e:	232d      	movs	r3, #45	; 0x2d
 8007750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007754:	4a93      	ldr	r2, [pc, #588]	; (80079a4 <_printf_float+0x2dc>)
 8007756:	4b94      	ldr	r3, [pc, #592]	; (80079a8 <_printf_float+0x2e0>)
 8007758:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800775c:	bf94      	ite	ls
 800775e:	4690      	movls	r8, r2
 8007760:	4698      	movhi	r8, r3
 8007762:	2303      	movs	r3, #3
 8007764:	6123      	str	r3, [r4, #16]
 8007766:	9b05      	ldr	r3, [sp, #20]
 8007768:	f023 0304 	bic.w	r3, r3, #4
 800776c:	6023      	str	r3, [r4, #0]
 800776e:	f04f 0900 	mov.w	r9, #0
 8007772:	9700      	str	r7, [sp, #0]
 8007774:	4633      	mov	r3, r6
 8007776:	aa0b      	add	r2, sp, #44	; 0x2c
 8007778:	4621      	mov	r1, r4
 800777a:	4628      	mov	r0, r5
 800777c:	f000 f9da 	bl	8007b34 <_printf_common>
 8007780:	3001      	adds	r0, #1
 8007782:	f040 8090 	bne.w	80078a6 <_printf_float+0x1de>
 8007786:	f04f 30ff 	mov.w	r0, #4294967295
 800778a:	b00d      	add	sp, #52	; 0x34
 800778c:	ecbd 8b02 	vpop	{d8}
 8007790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	4640      	mov	r0, r8
 800779a:	4649      	mov	r1, r9
 800779c:	f7f9 f9ce 	bl	8000b3c <__aeabi_dcmpun>
 80077a0:	b140      	cbz	r0, 80077b4 <_printf_float+0xec>
 80077a2:	464b      	mov	r3, r9
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	bfbc      	itt	lt
 80077a8:	232d      	movlt	r3, #45	; 0x2d
 80077aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80077ae:	4a7f      	ldr	r2, [pc, #508]	; (80079ac <_printf_float+0x2e4>)
 80077b0:	4b7f      	ldr	r3, [pc, #508]	; (80079b0 <_printf_float+0x2e8>)
 80077b2:	e7d1      	b.n	8007758 <_printf_float+0x90>
 80077b4:	6863      	ldr	r3, [r4, #4]
 80077b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80077ba:	9206      	str	r2, [sp, #24]
 80077bc:	1c5a      	adds	r2, r3, #1
 80077be:	d13f      	bne.n	8007840 <_printf_float+0x178>
 80077c0:	2306      	movs	r3, #6
 80077c2:	6063      	str	r3, [r4, #4]
 80077c4:	9b05      	ldr	r3, [sp, #20]
 80077c6:	6861      	ldr	r1, [r4, #4]
 80077c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80077cc:	2300      	movs	r3, #0
 80077ce:	9303      	str	r3, [sp, #12]
 80077d0:	ab0a      	add	r3, sp, #40	; 0x28
 80077d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80077d6:	ab09      	add	r3, sp, #36	; 0x24
 80077d8:	ec49 8b10 	vmov	d0, r8, r9
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	6022      	str	r2, [r4, #0]
 80077e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80077e4:	4628      	mov	r0, r5
 80077e6:	f7ff fecf 	bl	8007588 <__cvt>
 80077ea:	9b06      	ldr	r3, [sp, #24]
 80077ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077ee:	2b47      	cmp	r3, #71	; 0x47
 80077f0:	4680      	mov	r8, r0
 80077f2:	d108      	bne.n	8007806 <_printf_float+0x13e>
 80077f4:	1cc8      	adds	r0, r1, #3
 80077f6:	db02      	blt.n	80077fe <_printf_float+0x136>
 80077f8:	6863      	ldr	r3, [r4, #4]
 80077fa:	4299      	cmp	r1, r3
 80077fc:	dd41      	ble.n	8007882 <_printf_float+0x1ba>
 80077fe:	f1ab 0302 	sub.w	r3, fp, #2
 8007802:	fa5f fb83 	uxtb.w	fp, r3
 8007806:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800780a:	d820      	bhi.n	800784e <_printf_float+0x186>
 800780c:	3901      	subs	r1, #1
 800780e:	465a      	mov	r2, fp
 8007810:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007814:	9109      	str	r1, [sp, #36]	; 0x24
 8007816:	f7ff ff19 	bl	800764c <__exponent>
 800781a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800781c:	1813      	adds	r3, r2, r0
 800781e:	2a01      	cmp	r2, #1
 8007820:	4681      	mov	r9, r0
 8007822:	6123      	str	r3, [r4, #16]
 8007824:	dc02      	bgt.n	800782c <_printf_float+0x164>
 8007826:	6822      	ldr	r2, [r4, #0]
 8007828:	07d2      	lsls	r2, r2, #31
 800782a:	d501      	bpl.n	8007830 <_printf_float+0x168>
 800782c:	3301      	adds	r3, #1
 800782e:	6123      	str	r3, [r4, #16]
 8007830:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007834:	2b00      	cmp	r3, #0
 8007836:	d09c      	beq.n	8007772 <_printf_float+0xaa>
 8007838:	232d      	movs	r3, #45	; 0x2d
 800783a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800783e:	e798      	b.n	8007772 <_printf_float+0xaa>
 8007840:	9a06      	ldr	r2, [sp, #24]
 8007842:	2a47      	cmp	r2, #71	; 0x47
 8007844:	d1be      	bne.n	80077c4 <_printf_float+0xfc>
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1bc      	bne.n	80077c4 <_printf_float+0xfc>
 800784a:	2301      	movs	r3, #1
 800784c:	e7b9      	b.n	80077c2 <_printf_float+0xfa>
 800784e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007852:	d118      	bne.n	8007886 <_printf_float+0x1be>
 8007854:	2900      	cmp	r1, #0
 8007856:	6863      	ldr	r3, [r4, #4]
 8007858:	dd0b      	ble.n	8007872 <_printf_float+0x1aa>
 800785a:	6121      	str	r1, [r4, #16]
 800785c:	b913      	cbnz	r3, 8007864 <_printf_float+0x19c>
 800785e:	6822      	ldr	r2, [r4, #0]
 8007860:	07d0      	lsls	r0, r2, #31
 8007862:	d502      	bpl.n	800786a <_printf_float+0x1a2>
 8007864:	3301      	adds	r3, #1
 8007866:	440b      	add	r3, r1
 8007868:	6123      	str	r3, [r4, #16]
 800786a:	65a1      	str	r1, [r4, #88]	; 0x58
 800786c:	f04f 0900 	mov.w	r9, #0
 8007870:	e7de      	b.n	8007830 <_printf_float+0x168>
 8007872:	b913      	cbnz	r3, 800787a <_printf_float+0x1b2>
 8007874:	6822      	ldr	r2, [r4, #0]
 8007876:	07d2      	lsls	r2, r2, #31
 8007878:	d501      	bpl.n	800787e <_printf_float+0x1b6>
 800787a:	3302      	adds	r3, #2
 800787c:	e7f4      	b.n	8007868 <_printf_float+0x1a0>
 800787e:	2301      	movs	r3, #1
 8007880:	e7f2      	b.n	8007868 <_printf_float+0x1a0>
 8007882:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007888:	4299      	cmp	r1, r3
 800788a:	db05      	blt.n	8007898 <_printf_float+0x1d0>
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	6121      	str	r1, [r4, #16]
 8007890:	07d8      	lsls	r0, r3, #31
 8007892:	d5ea      	bpl.n	800786a <_printf_float+0x1a2>
 8007894:	1c4b      	adds	r3, r1, #1
 8007896:	e7e7      	b.n	8007868 <_printf_float+0x1a0>
 8007898:	2900      	cmp	r1, #0
 800789a:	bfd4      	ite	le
 800789c:	f1c1 0202 	rsble	r2, r1, #2
 80078a0:	2201      	movgt	r2, #1
 80078a2:	4413      	add	r3, r2
 80078a4:	e7e0      	b.n	8007868 <_printf_float+0x1a0>
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	055a      	lsls	r2, r3, #21
 80078aa:	d407      	bmi.n	80078bc <_printf_float+0x1f4>
 80078ac:	6923      	ldr	r3, [r4, #16]
 80078ae:	4642      	mov	r2, r8
 80078b0:	4631      	mov	r1, r6
 80078b2:	4628      	mov	r0, r5
 80078b4:	47b8      	blx	r7
 80078b6:	3001      	adds	r0, #1
 80078b8:	d12c      	bne.n	8007914 <_printf_float+0x24c>
 80078ba:	e764      	b.n	8007786 <_printf_float+0xbe>
 80078bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80078c0:	f240 80e0 	bls.w	8007a84 <_printf_float+0x3bc>
 80078c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078c8:	2200      	movs	r2, #0
 80078ca:	2300      	movs	r3, #0
 80078cc:	f7f9 f904 	bl	8000ad8 <__aeabi_dcmpeq>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	d034      	beq.n	800793e <_printf_float+0x276>
 80078d4:	4a37      	ldr	r2, [pc, #220]	; (80079b4 <_printf_float+0x2ec>)
 80078d6:	2301      	movs	r3, #1
 80078d8:	4631      	mov	r1, r6
 80078da:	4628      	mov	r0, r5
 80078dc:	47b8      	blx	r7
 80078de:	3001      	adds	r0, #1
 80078e0:	f43f af51 	beq.w	8007786 <_printf_float+0xbe>
 80078e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078e8:	429a      	cmp	r2, r3
 80078ea:	db02      	blt.n	80078f2 <_printf_float+0x22a>
 80078ec:	6823      	ldr	r3, [r4, #0]
 80078ee:	07d8      	lsls	r0, r3, #31
 80078f0:	d510      	bpl.n	8007914 <_printf_float+0x24c>
 80078f2:	ee18 3a10 	vmov	r3, s16
 80078f6:	4652      	mov	r2, sl
 80078f8:	4631      	mov	r1, r6
 80078fa:	4628      	mov	r0, r5
 80078fc:	47b8      	blx	r7
 80078fe:	3001      	adds	r0, #1
 8007900:	f43f af41 	beq.w	8007786 <_printf_float+0xbe>
 8007904:	f04f 0800 	mov.w	r8, #0
 8007908:	f104 091a 	add.w	r9, r4, #26
 800790c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800790e:	3b01      	subs	r3, #1
 8007910:	4543      	cmp	r3, r8
 8007912:	dc09      	bgt.n	8007928 <_printf_float+0x260>
 8007914:	6823      	ldr	r3, [r4, #0]
 8007916:	079b      	lsls	r3, r3, #30
 8007918:	f100 8107 	bmi.w	8007b2a <_printf_float+0x462>
 800791c:	68e0      	ldr	r0, [r4, #12]
 800791e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007920:	4298      	cmp	r0, r3
 8007922:	bfb8      	it	lt
 8007924:	4618      	movlt	r0, r3
 8007926:	e730      	b.n	800778a <_printf_float+0xc2>
 8007928:	2301      	movs	r3, #1
 800792a:	464a      	mov	r2, r9
 800792c:	4631      	mov	r1, r6
 800792e:	4628      	mov	r0, r5
 8007930:	47b8      	blx	r7
 8007932:	3001      	adds	r0, #1
 8007934:	f43f af27 	beq.w	8007786 <_printf_float+0xbe>
 8007938:	f108 0801 	add.w	r8, r8, #1
 800793c:	e7e6      	b.n	800790c <_printf_float+0x244>
 800793e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007940:	2b00      	cmp	r3, #0
 8007942:	dc39      	bgt.n	80079b8 <_printf_float+0x2f0>
 8007944:	4a1b      	ldr	r2, [pc, #108]	; (80079b4 <_printf_float+0x2ec>)
 8007946:	2301      	movs	r3, #1
 8007948:	4631      	mov	r1, r6
 800794a:	4628      	mov	r0, r5
 800794c:	47b8      	blx	r7
 800794e:	3001      	adds	r0, #1
 8007950:	f43f af19 	beq.w	8007786 <_printf_float+0xbe>
 8007954:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007958:	4313      	orrs	r3, r2
 800795a:	d102      	bne.n	8007962 <_printf_float+0x29a>
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	07d9      	lsls	r1, r3, #31
 8007960:	d5d8      	bpl.n	8007914 <_printf_float+0x24c>
 8007962:	ee18 3a10 	vmov	r3, s16
 8007966:	4652      	mov	r2, sl
 8007968:	4631      	mov	r1, r6
 800796a:	4628      	mov	r0, r5
 800796c:	47b8      	blx	r7
 800796e:	3001      	adds	r0, #1
 8007970:	f43f af09 	beq.w	8007786 <_printf_float+0xbe>
 8007974:	f04f 0900 	mov.w	r9, #0
 8007978:	f104 0a1a 	add.w	sl, r4, #26
 800797c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797e:	425b      	negs	r3, r3
 8007980:	454b      	cmp	r3, r9
 8007982:	dc01      	bgt.n	8007988 <_printf_float+0x2c0>
 8007984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007986:	e792      	b.n	80078ae <_printf_float+0x1e6>
 8007988:	2301      	movs	r3, #1
 800798a:	4652      	mov	r2, sl
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	f43f aef7 	beq.w	8007786 <_printf_float+0xbe>
 8007998:	f109 0901 	add.w	r9, r9, #1
 800799c:	e7ee      	b.n	800797c <_printf_float+0x2b4>
 800799e:	bf00      	nop
 80079a0:	7fefffff 	.word	0x7fefffff
 80079a4:	0800b8c1 	.word	0x0800b8c1
 80079a8:	0800b8c5 	.word	0x0800b8c5
 80079ac:	0800b8c9 	.word	0x0800b8c9
 80079b0:	0800b8cd 	.word	0x0800b8cd
 80079b4:	0800b8d1 	.word	0x0800b8d1
 80079b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079bc:	429a      	cmp	r2, r3
 80079be:	bfa8      	it	ge
 80079c0:	461a      	movge	r2, r3
 80079c2:	2a00      	cmp	r2, #0
 80079c4:	4691      	mov	r9, r2
 80079c6:	dc37      	bgt.n	8007a38 <_printf_float+0x370>
 80079c8:	f04f 0b00 	mov.w	fp, #0
 80079cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079d0:	f104 021a 	add.w	r2, r4, #26
 80079d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079d6:	9305      	str	r3, [sp, #20]
 80079d8:	eba3 0309 	sub.w	r3, r3, r9
 80079dc:	455b      	cmp	r3, fp
 80079de:	dc33      	bgt.n	8007a48 <_printf_float+0x380>
 80079e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079e4:	429a      	cmp	r2, r3
 80079e6:	db3b      	blt.n	8007a60 <_printf_float+0x398>
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	07da      	lsls	r2, r3, #31
 80079ec:	d438      	bmi.n	8007a60 <_printf_float+0x398>
 80079ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80079f2:	eba2 0903 	sub.w	r9, r2, r3
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	1ad2      	subs	r2, r2, r3
 80079fa:	4591      	cmp	r9, r2
 80079fc:	bfa8      	it	ge
 80079fe:	4691      	movge	r9, r2
 8007a00:	f1b9 0f00 	cmp.w	r9, #0
 8007a04:	dc35      	bgt.n	8007a72 <_printf_float+0x3aa>
 8007a06:	f04f 0800 	mov.w	r8, #0
 8007a0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a0e:	f104 0a1a 	add.w	sl, r4, #26
 8007a12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a16:	1a9b      	subs	r3, r3, r2
 8007a18:	eba3 0309 	sub.w	r3, r3, r9
 8007a1c:	4543      	cmp	r3, r8
 8007a1e:	f77f af79 	ble.w	8007914 <_printf_float+0x24c>
 8007a22:	2301      	movs	r3, #1
 8007a24:	4652      	mov	r2, sl
 8007a26:	4631      	mov	r1, r6
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b8      	blx	r7
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	f43f aeaa 	beq.w	8007786 <_printf_float+0xbe>
 8007a32:	f108 0801 	add.w	r8, r8, #1
 8007a36:	e7ec      	b.n	8007a12 <_printf_float+0x34a>
 8007a38:	4613      	mov	r3, r2
 8007a3a:	4631      	mov	r1, r6
 8007a3c:	4642      	mov	r2, r8
 8007a3e:	4628      	mov	r0, r5
 8007a40:	47b8      	blx	r7
 8007a42:	3001      	adds	r0, #1
 8007a44:	d1c0      	bne.n	80079c8 <_printf_float+0x300>
 8007a46:	e69e      	b.n	8007786 <_printf_float+0xbe>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	9205      	str	r2, [sp, #20]
 8007a50:	47b8      	blx	r7
 8007a52:	3001      	adds	r0, #1
 8007a54:	f43f ae97 	beq.w	8007786 <_printf_float+0xbe>
 8007a58:	9a05      	ldr	r2, [sp, #20]
 8007a5a:	f10b 0b01 	add.w	fp, fp, #1
 8007a5e:	e7b9      	b.n	80079d4 <_printf_float+0x30c>
 8007a60:	ee18 3a10 	vmov	r3, s16
 8007a64:	4652      	mov	r2, sl
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	d1be      	bne.n	80079ee <_printf_float+0x326>
 8007a70:	e689      	b.n	8007786 <_printf_float+0xbe>
 8007a72:	9a05      	ldr	r2, [sp, #20]
 8007a74:	464b      	mov	r3, r9
 8007a76:	4442      	add	r2, r8
 8007a78:	4631      	mov	r1, r6
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	47b8      	blx	r7
 8007a7e:	3001      	adds	r0, #1
 8007a80:	d1c1      	bne.n	8007a06 <_printf_float+0x33e>
 8007a82:	e680      	b.n	8007786 <_printf_float+0xbe>
 8007a84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a86:	2a01      	cmp	r2, #1
 8007a88:	dc01      	bgt.n	8007a8e <_printf_float+0x3c6>
 8007a8a:	07db      	lsls	r3, r3, #31
 8007a8c:	d53a      	bpl.n	8007b04 <_printf_float+0x43c>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4642      	mov	r2, r8
 8007a92:	4631      	mov	r1, r6
 8007a94:	4628      	mov	r0, r5
 8007a96:	47b8      	blx	r7
 8007a98:	3001      	adds	r0, #1
 8007a9a:	f43f ae74 	beq.w	8007786 <_printf_float+0xbe>
 8007a9e:	ee18 3a10 	vmov	r3, s16
 8007aa2:	4652      	mov	r2, sl
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b8      	blx	r7
 8007aaa:	3001      	adds	r0, #1
 8007aac:	f43f ae6b 	beq.w	8007786 <_printf_float+0xbe>
 8007ab0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007abc:	f7f9 f80c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ac0:	b9d8      	cbnz	r0, 8007afa <_printf_float+0x432>
 8007ac2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007ac6:	f108 0201 	add.w	r2, r8, #1
 8007aca:	4631      	mov	r1, r6
 8007acc:	4628      	mov	r0, r5
 8007ace:	47b8      	blx	r7
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	d10e      	bne.n	8007af2 <_printf_float+0x42a>
 8007ad4:	e657      	b.n	8007786 <_printf_float+0xbe>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	4652      	mov	r2, sl
 8007ada:	4631      	mov	r1, r6
 8007adc:	4628      	mov	r0, r5
 8007ade:	47b8      	blx	r7
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	f43f ae50 	beq.w	8007786 <_printf_float+0xbe>
 8007ae6:	f108 0801 	add.w	r8, r8, #1
 8007aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aec:	3b01      	subs	r3, #1
 8007aee:	4543      	cmp	r3, r8
 8007af0:	dcf1      	bgt.n	8007ad6 <_printf_float+0x40e>
 8007af2:	464b      	mov	r3, r9
 8007af4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007af8:	e6da      	b.n	80078b0 <_printf_float+0x1e8>
 8007afa:	f04f 0800 	mov.w	r8, #0
 8007afe:	f104 0a1a 	add.w	sl, r4, #26
 8007b02:	e7f2      	b.n	8007aea <_printf_float+0x422>
 8007b04:	2301      	movs	r3, #1
 8007b06:	4642      	mov	r2, r8
 8007b08:	e7df      	b.n	8007aca <_printf_float+0x402>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	464a      	mov	r2, r9
 8007b0e:	4631      	mov	r1, r6
 8007b10:	4628      	mov	r0, r5
 8007b12:	47b8      	blx	r7
 8007b14:	3001      	adds	r0, #1
 8007b16:	f43f ae36 	beq.w	8007786 <_printf_float+0xbe>
 8007b1a:	f108 0801 	add.w	r8, r8, #1
 8007b1e:	68e3      	ldr	r3, [r4, #12]
 8007b20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b22:	1a5b      	subs	r3, r3, r1
 8007b24:	4543      	cmp	r3, r8
 8007b26:	dcf0      	bgt.n	8007b0a <_printf_float+0x442>
 8007b28:	e6f8      	b.n	800791c <_printf_float+0x254>
 8007b2a:	f04f 0800 	mov.w	r8, #0
 8007b2e:	f104 0919 	add.w	r9, r4, #25
 8007b32:	e7f4      	b.n	8007b1e <_printf_float+0x456>

08007b34 <_printf_common>:
 8007b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b38:	4616      	mov	r6, r2
 8007b3a:	4699      	mov	r9, r3
 8007b3c:	688a      	ldr	r2, [r1, #8]
 8007b3e:	690b      	ldr	r3, [r1, #16]
 8007b40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b44:	4293      	cmp	r3, r2
 8007b46:	bfb8      	it	lt
 8007b48:	4613      	movlt	r3, r2
 8007b4a:	6033      	str	r3, [r6, #0]
 8007b4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b50:	4607      	mov	r7, r0
 8007b52:	460c      	mov	r4, r1
 8007b54:	b10a      	cbz	r2, 8007b5a <_printf_common+0x26>
 8007b56:	3301      	adds	r3, #1
 8007b58:	6033      	str	r3, [r6, #0]
 8007b5a:	6823      	ldr	r3, [r4, #0]
 8007b5c:	0699      	lsls	r1, r3, #26
 8007b5e:	bf42      	ittt	mi
 8007b60:	6833      	ldrmi	r3, [r6, #0]
 8007b62:	3302      	addmi	r3, #2
 8007b64:	6033      	strmi	r3, [r6, #0]
 8007b66:	6825      	ldr	r5, [r4, #0]
 8007b68:	f015 0506 	ands.w	r5, r5, #6
 8007b6c:	d106      	bne.n	8007b7c <_printf_common+0x48>
 8007b6e:	f104 0a19 	add.w	sl, r4, #25
 8007b72:	68e3      	ldr	r3, [r4, #12]
 8007b74:	6832      	ldr	r2, [r6, #0]
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	42ab      	cmp	r3, r5
 8007b7a:	dc26      	bgt.n	8007bca <_printf_common+0x96>
 8007b7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b80:	1e13      	subs	r3, r2, #0
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	bf18      	it	ne
 8007b86:	2301      	movne	r3, #1
 8007b88:	0692      	lsls	r2, r2, #26
 8007b8a:	d42b      	bmi.n	8007be4 <_printf_common+0xb0>
 8007b8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b90:	4649      	mov	r1, r9
 8007b92:	4638      	mov	r0, r7
 8007b94:	47c0      	blx	r8
 8007b96:	3001      	adds	r0, #1
 8007b98:	d01e      	beq.n	8007bd8 <_printf_common+0xa4>
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	6922      	ldr	r2, [r4, #16]
 8007b9e:	f003 0306 	and.w	r3, r3, #6
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	bf02      	ittt	eq
 8007ba6:	68e5      	ldreq	r5, [r4, #12]
 8007ba8:	6833      	ldreq	r3, [r6, #0]
 8007baa:	1aed      	subeq	r5, r5, r3
 8007bac:	68a3      	ldr	r3, [r4, #8]
 8007bae:	bf0c      	ite	eq
 8007bb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bb4:	2500      	movne	r5, #0
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	bfc4      	itt	gt
 8007bba:	1a9b      	subgt	r3, r3, r2
 8007bbc:	18ed      	addgt	r5, r5, r3
 8007bbe:	2600      	movs	r6, #0
 8007bc0:	341a      	adds	r4, #26
 8007bc2:	42b5      	cmp	r5, r6
 8007bc4:	d11a      	bne.n	8007bfc <_printf_common+0xc8>
 8007bc6:	2000      	movs	r0, #0
 8007bc8:	e008      	b.n	8007bdc <_printf_common+0xa8>
 8007bca:	2301      	movs	r3, #1
 8007bcc:	4652      	mov	r2, sl
 8007bce:	4649      	mov	r1, r9
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	47c0      	blx	r8
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	d103      	bne.n	8007be0 <_printf_common+0xac>
 8007bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007be0:	3501      	adds	r5, #1
 8007be2:	e7c6      	b.n	8007b72 <_printf_common+0x3e>
 8007be4:	18e1      	adds	r1, r4, r3
 8007be6:	1c5a      	adds	r2, r3, #1
 8007be8:	2030      	movs	r0, #48	; 0x30
 8007bea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bee:	4422      	add	r2, r4
 8007bf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bf8:	3302      	adds	r3, #2
 8007bfa:	e7c7      	b.n	8007b8c <_printf_common+0x58>
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	4622      	mov	r2, r4
 8007c00:	4649      	mov	r1, r9
 8007c02:	4638      	mov	r0, r7
 8007c04:	47c0      	blx	r8
 8007c06:	3001      	adds	r0, #1
 8007c08:	d0e6      	beq.n	8007bd8 <_printf_common+0xa4>
 8007c0a:	3601      	adds	r6, #1
 8007c0c:	e7d9      	b.n	8007bc2 <_printf_common+0x8e>
	...

08007c10 <_printf_i>:
 8007c10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c14:	7e0f      	ldrb	r7, [r1, #24]
 8007c16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c18:	2f78      	cmp	r7, #120	; 0x78
 8007c1a:	4691      	mov	r9, r2
 8007c1c:	4680      	mov	r8, r0
 8007c1e:	460c      	mov	r4, r1
 8007c20:	469a      	mov	sl, r3
 8007c22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c26:	d807      	bhi.n	8007c38 <_printf_i+0x28>
 8007c28:	2f62      	cmp	r7, #98	; 0x62
 8007c2a:	d80a      	bhi.n	8007c42 <_printf_i+0x32>
 8007c2c:	2f00      	cmp	r7, #0
 8007c2e:	f000 80d4 	beq.w	8007dda <_printf_i+0x1ca>
 8007c32:	2f58      	cmp	r7, #88	; 0x58
 8007c34:	f000 80c0 	beq.w	8007db8 <_printf_i+0x1a8>
 8007c38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c40:	e03a      	b.n	8007cb8 <_printf_i+0xa8>
 8007c42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c46:	2b15      	cmp	r3, #21
 8007c48:	d8f6      	bhi.n	8007c38 <_printf_i+0x28>
 8007c4a:	a101      	add	r1, pc, #4	; (adr r1, 8007c50 <_printf_i+0x40>)
 8007c4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c50:	08007ca9 	.word	0x08007ca9
 8007c54:	08007cbd 	.word	0x08007cbd
 8007c58:	08007c39 	.word	0x08007c39
 8007c5c:	08007c39 	.word	0x08007c39
 8007c60:	08007c39 	.word	0x08007c39
 8007c64:	08007c39 	.word	0x08007c39
 8007c68:	08007cbd 	.word	0x08007cbd
 8007c6c:	08007c39 	.word	0x08007c39
 8007c70:	08007c39 	.word	0x08007c39
 8007c74:	08007c39 	.word	0x08007c39
 8007c78:	08007c39 	.word	0x08007c39
 8007c7c:	08007dc1 	.word	0x08007dc1
 8007c80:	08007ce9 	.word	0x08007ce9
 8007c84:	08007d7b 	.word	0x08007d7b
 8007c88:	08007c39 	.word	0x08007c39
 8007c8c:	08007c39 	.word	0x08007c39
 8007c90:	08007de3 	.word	0x08007de3
 8007c94:	08007c39 	.word	0x08007c39
 8007c98:	08007ce9 	.word	0x08007ce9
 8007c9c:	08007c39 	.word	0x08007c39
 8007ca0:	08007c39 	.word	0x08007c39
 8007ca4:	08007d83 	.word	0x08007d83
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	1d1a      	adds	r2, r3, #4
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	602a      	str	r2, [r5, #0]
 8007cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e09f      	b.n	8007dfc <_printf_i+0x1ec>
 8007cbc:	6820      	ldr	r0, [r4, #0]
 8007cbe:	682b      	ldr	r3, [r5, #0]
 8007cc0:	0607      	lsls	r7, r0, #24
 8007cc2:	f103 0104 	add.w	r1, r3, #4
 8007cc6:	6029      	str	r1, [r5, #0]
 8007cc8:	d501      	bpl.n	8007cce <_printf_i+0xbe>
 8007cca:	681e      	ldr	r6, [r3, #0]
 8007ccc:	e003      	b.n	8007cd6 <_printf_i+0xc6>
 8007cce:	0646      	lsls	r6, r0, #25
 8007cd0:	d5fb      	bpl.n	8007cca <_printf_i+0xba>
 8007cd2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007cd6:	2e00      	cmp	r6, #0
 8007cd8:	da03      	bge.n	8007ce2 <_printf_i+0xd2>
 8007cda:	232d      	movs	r3, #45	; 0x2d
 8007cdc:	4276      	negs	r6, r6
 8007cde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ce2:	485a      	ldr	r0, [pc, #360]	; (8007e4c <_printf_i+0x23c>)
 8007ce4:	230a      	movs	r3, #10
 8007ce6:	e012      	b.n	8007d0e <_printf_i+0xfe>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	6820      	ldr	r0, [r4, #0]
 8007cec:	1d19      	adds	r1, r3, #4
 8007cee:	6029      	str	r1, [r5, #0]
 8007cf0:	0605      	lsls	r5, r0, #24
 8007cf2:	d501      	bpl.n	8007cf8 <_printf_i+0xe8>
 8007cf4:	681e      	ldr	r6, [r3, #0]
 8007cf6:	e002      	b.n	8007cfe <_printf_i+0xee>
 8007cf8:	0641      	lsls	r1, r0, #25
 8007cfa:	d5fb      	bpl.n	8007cf4 <_printf_i+0xe4>
 8007cfc:	881e      	ldrh	r6, [r3, #0]
 8007cfe:	4853      	ldr	r0, [pc, #332]	; (8007e4c <_printf_i+0x23c>)
 8007d00:	2f6f      	cmp	r7, #111	; 0x6f
 8007d02:	bf0c      	ite	eq
 8007d04:	2308      	moveq	r3, #8
 8007d06:	230a      	movne	r3, #10
 8007d08:	2100      	movs	r1, #0
 8007d0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d0e:	6865      	ldr	r5, [r4, #4]
 8007d10:	60a5      	str	r5, [r4, #8]
 8007d12:	2d00      	cmp	r5, #0
 8007d14:	bfa2      	ittt	ge
 8007d16:	6821      	ldrge	r1, [r4, #0]
 8007d18:	f021 0104 	bicge.w	r1, r1, #4
 8007d1c:	6021      	strge	r1, [r4, #0]
 8007d1e:	b90e      	cbnz	r6, 8007d24 <_printf_i+0x114>
 8007d20:	2d00      	cmp	r5, #0
 8007d22:	d04b      	beq.n	8007dbc <_printf_i+0x1ac>
 8007d24:	4615      	mov	r5, r2
 8007d26:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d2a:	fb03 6711 	mls	r7, r3, r1, r6
 8007d2e:	5dc7      	ldrb	r7, [r0, r7]
 8007d30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d34:	4637      	mov	r7, r6
 8007d36:	42bb      	cmp	r3, r7
 8007d38:	460e      	mov	r6, r1
 8007d3a:	d9f4      	bls.n	8007d26 <_printf_i+0x116>
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	d10b      	bne.n	8007d58 <_printf_i+0x148>
 8007d40:	6823      	ldr	r3, [r4, #0]
 8007d42:	07de      	lsls	r6, r3, #31
 8007d44:	d508      	bpl.n	8007d58 <_printf_i+0x148>
 8007d46:	6923      	ldr	r3, [r4, #16]
 8007d48:	6861      	ldr	r1, [r4, #4]
 8007d4a:	4299      	cmp	r1, r3
 8007d4c:	bfde      	ittt	le
 8007d4e:	2330      	movle	r3, #48	; 0x30
 8007d50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d54:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d58:	1b52      	subs	r2, r2, r5
 8007d5a:	6122      	str	r2, [r4, #16]
 8007d5c:	f8cd a000 	str.w	sl, [sp]
 8007d60:	464b      	mov	r3, r9
 8007d62:	aa03      	add	r2, sp, #12
 8007d64:	4621      	mov	r1, r4
 8007d66:	4640      	mov	r0, r8
 8007d68:	f7ff fee4 	bl	8007b34 <_printf_common>
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d14a      	bne.n	8007e06 <_printf_i+0x1f6>
 8007d70:	f04f 30ff 	mov.w	r0, #4294967295
 8007d74:	b004      	add	sp, #16
 8007d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	f043 0320 	orr.w	r3, r3, #32
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	4833      	ldr	r0, [pc, #204]	; (8007e50 <_printf_i+0x240>)
 8007d84:	2778      	movs	r7, #120	; 0x78
 8007d86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	6829      	ldr	r1, [r5, #0]
 8007d8e:	061f      	lsls	r7, r3, #24
 8007d90:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d94:	d402      	bmi.n	8007d9c <_printf_i+0x18c>
 8007d96:	065f      	lsls	r7, r3, #25
 8007d98:	bf48      	it	mi
 8007d9a:	b2b6      	uxthmi	r6, r6
 8007d9c:	07df      	lsls	r7, r3, #31
 8007d9e:	bf48      	it	mi
 8007da0:	f043 0320 	orrmi.w	r3, r3, #32
 8007da4:	6029      	str	r1, [r5, #0]
 8007da6:	bf48      	it	mi
 8007da8:	6023      	strmi	r3, [r4, #0]
 8007daa:	b91e      	cbnz	r6, 8007db4 <_printf_i+0x1a4>
 8007dac:	6823      	ldr	r3, [r4, #0]
 8007dae:	f023 0320 	bic.w	r3, r3, #32
 8007db2:	6023      	str	r3, [r4, #0]
 8007db4:	2310      	movs	r3, #16
 8007db6:	e7a7      	b.n	8007d08 <_printf_i+0xf8>
 8007db8:	4824      	ldr	r0, [pc, #144]	; (8007e4c <_printf_i+0x23c>)
 8007dba:	e7e4      	b.n	8007d86 <_printf_i+0x176>
 8007dbc:	4615      	mov	r5, r2
 8007dbe:	e7bd      	b.n	8007d3c <_printf_i+0x12c>
 8007dc0:	682b      	ldr	r3, [r5, #0]
 8007dc2:	6826      	ldr	r6, [r4, #0]
 8007dc4:	6961      	ldr	r1, [r4, #20]
 8007dc6:	1d18      	adds	r0, r3, #4
 8007dc8:	6028      	str	r0, [r5, #0]
 8007dca:	0635      	lsls	r5, r6, #24
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	d501      	bpl.n	8007dd4 <_printf_i+0x1c4>
 8007dd0:	6019      	str	r1, [r3, #0]
 8007dd2:	e002      	b.n	8007dda <_printf_i+0x1ca>
 8007dd4:	0670      	lsls	r0, r6, #25
 8007dd6:	d5fb      	bpl.n	8007dd0 <_printf_i+0x1c0>
 8007dd8:	8019      	strh	r1, [r3, #0]
 8007dda:	2300      	movs	r3, #0
 8007ddc:	6123      	str	r3, [r4, #16]
 8007dde:	4615      	mov	r5, r2
 8007de0:	e7bc      	b.n	8007d5c <_printf_i+0x14c>
 8007de2:	682b      	ldr	r3, [r5, #0]
 8007de4:	1d1a      	adds	r2, r3, #4
 8007de6:	602a      	str	r2, [r5, #0]
 8007de8:	681d      	ldr	r5, [r3, #0]
 8007dea:	6862      	ldr	r2, [r4, #4]
 8007dec:	2100      	movs	r1, #0
 8007dee:	4628      	mov	r0, r5
 8007df0:	f7f8 f9f6 	bl	80001e0 <memchr>
 8007df4:	b108      	cbz	r0, 8007dfa <_printf_i+0x1ea>
 8007df6:	1b40      	subs	r0, r0, r5
 8007df8:	6060      	str	r0, [r4, #4]
 8007dfa:	6863      	ldr	r3, [r4, #4]
 8007dfc:	6123      	str	r3, [r4, #16]
 8007dfe:	2300      	movs	r3, #0
 8007e00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e04:	e7aa      	b.n	8007d5c <_printf_i+0x14c>
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	462a      	mov	r2, r5
 8007e0a:	4649      	mov	r1, r9
 8007e0c:	4640      	mov	r0, r8
 8007e0e:	47d0      	blx	sl
 8007e10:	3001      	adds	r0, #1
 8007e12:	d0ad      	beq.n	8007d70 <_printf_i+0x160>
 8007e14:	6823      	ldr	r3, [r4, #0]
 8007e16:	079b      	lsls	r3, r3, #30
 8007e18:	d413      	bmi.n	8007e42 <_printf_i+0x232>
 8007e1a:	68e0      	ldr	r0, [r4, #12]
 8007e1c:	9b03      	ldr	r3, [sp, #12]
 8007e1e:	4298      	cmp	r0, r3
 8007e20:	bfb8      	it	lt
 8007e22:	4618      	movlt	r0, r3
 8007e24:	e7a6      	b.n	8007d74 <_printf_i+0x164>
 8007e26:	2301      	movs	r3, #1
 8007e28:	4632      	mov	r2, r6
 8007e2a:	4649      	mov	r1, r9
 8007e2c:	4640      	mov	r0, r8
 8007e2e:	47d0      	blx	sl
 8007e30:	3001      	adds	r0, #1
 8007e32:	d09d      	beq.n	8007d70 <_printf_i+0x160>
 8007e34:	3501      	adds	r5, #1
 8007e36:	68e3      	ldr	r3, [r4, #12]
 8007e38:	9903      	ldr	r1, [sp, #12]
 8007e3a:	1a5b      	subs	r3, r3, r1
 8007e3c:	42ab      	cmp	r3, r5
 8007e3e:	dcf2      	bgt.n	8007e26 <_printf_i+0x216>
 8007e40:	e7eb      	b.n	8007e1a <_printf_i+0x20a>
 8007e42:	2500      	movs	r5, #0
 8007e44:	f104 0619 	add.w	r6, r4, #25
 8007e48:	e7f5      	b.n	8007e36 <_printf_i+0x226>
 8007e4a:	bf00      	nop
 8007e4c:	0800b8d3 	.word	0x0800b8d3
 8007e50:	0800b8e4 	.word	0x0800b8e4

08007e54 <_scanf_float>:
 8007e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e58:	b087      	sub	sp, #28
 8007e5a:	4617      	mov	r7, r2
 8007e5c:	9303      	str	r3, [sp, #12]
 8007e5e:	688b      	ldr	r3, [r1, #8]
 8007e60:	1e5a      	subs	r2, r3, #1
 8007e62:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007e66:	bf83      	ittte	hi
 8007e68:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007e6c:	195b      	addhi	r3, r3, r5
 8007e6e:	9302      	strhi	r3, [sp, #8]
 8007e70:	2300      	movls	r3, #0
 8007e72:	bf86      	itte	hi
 8007e74:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007e78:	608b      	strhi	r3, [r1, #8]
 8007e7a:	9302      	strls	r3, [sp, #8]
 8007e7c:	680b      	ldr	r3, [r1, #0]
 8007e7e:	468b      	mov	fp, r1
 8007e80:	2500      	movs	r5, #0
 8007e82:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007e86:	f84b 3b1c 	str.w	r3, [fp], #28
 8007e8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007e8e:	4680      	mov	r8, r0
 8007e90:	460c      	mov	r4, r1
 8007e92:	465e      	mov	r6, fp
 8007e94:	46aa      	mov	sl, r5
 8007e96:	46a9      	mov	r9, r5
 8007e98:	9501      	str	r5, [sp, #4]
 8007e9a:	68a2      	ldr	r2, [r4, #8]
 8007e9c:	b152      	cbz	r2, 8007eb4 <_scanf_float+0x60>
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	2b4e      	cmp	r3, #78	; 0x4e
 8007ea4:	d864      	bhi.n	8007f70 <_scanf_float+0x11c>
 8007ea6:	2b40      	cmp	r3, #64	; 0x40
 8007ea8:	d83c      	bhi.n	8007f24 <_scanf_float+0xd0>
 8007eaa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007eae:	b2c8      	uxtb	r0, r1
 8007eb0:	280e      	cmp	r0, #14
 8007eb2:	d93a      	bls.n	8007f2a <_scanf_float+0xd6>
 8007eb4:	f1b9 0f00 	cmp.w	r9, #0
 8007eb8:	d003      	beq.n	8007ec2 <_scanf_float+0x6e>
 8007eba:	6823      	ldr	r3, [r4, #0]
 8007ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ec0:	6023      	str	r3, [r4, #0]
 8007ec2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ec6:	f1ba 0f01 	cmp.w	sl, #1
 8007eca:	f200 8113 	bhi.w	80080f4 <_scanf_float+0x2a0>
 8007ece:	455e      	cmp	r6, fp
 8007ed0:	f200 8105 	bhi.w	80080de <_scanf_float+0x28a>
 8007ed4:	2501      	movs	r5, #1
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	b007      	add	sp, #28
 8007eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ede:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007ee2:	2a0d      	cmp	r2, #13
 8007ee4:	d8e6      	bhi.n	8007eb4 <_scanf_float+0x60>
 8007ee6:	a101      	add	r1, pc, #4	; (adr r1, 8007eec <_scanf_float+0x98>)
 8007ee8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007eec:	0800802b 	.word	0x0800802b
 8007ef0:	08007eb5 	.word	0x08007eb5
 8007ef4:	08007eb5 	.word	0x08007eb5
 8007ef8:	08007eb5 	.word	0x08007eb5
 8007efc:	0800808b 	.word	0x0800808b
 8007f00:	08008063 	.word	0x08008063
 8007f04:	08007eb5 	.word	0x08007eb5
 8007f08:	08007eb5 	.word	0x08007eb5
 8007f0c:	08008039 	.word	0x08008039
 8007f10:	08007eb5 	.word	0x08007eb5
 8007f14:	08007eb5 	.word	0x08007eb5
 8007f18:	08007eb5 	.word	0x08007eb5
 8007f1c:	08007eb5 	.word	0x08007eb5
 8007f20:	08007ff1 	.word	0x08007ff1
 8007f24:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007f28:	e7db      	b.n	8007ee2 <_scanf_float+0x8e>
 8007f2a:	290e      	cmp	r1, #14
 8007f2c:	d8c2      	bhi.n	8007eb4 <_scanf_float+0x60>
 8007f2e:	a001      	add	r0, pc, #4	; (adr r0, 8007f34 <_scanf_float+0xe0>)
 8007f30:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007f34:	08007fe3 	.word	0x08007fe3
 8007f38:	08007eb5 	.word	0x08007eb5
 8007f3c:	08007fe3 	.word	0x08007fe3
 8007f40:	08008077 	.word	0x08008077
 8007f44:	08007eb5 	.word	0x08007eb5
 8007f48:	08007f91 	.word	0x08007f91
 8007f4c:	08007fcd 	.word	0x08007fcd
 8007f50:	08007fcd 	.word	0x08007fcd
 8007f54:	08007fcd 	.word	0x08007fcd
 8007f58:	08007fcd 	.word	0x08007fcd
 8007f5c:	08007fcd 	.word	0x08007fcd
 8007f60:	08007fcd 	.word	0x08007fcd
 8007f64:	08007fcd 	.word	0x08007fcd
 8007f68:	08007fcd 	.word	0x08007fcd
 8007f6c:	08007fcd 	.word	0x08007fcd
 8007f70:	2b6e      	cmp	r3, #110	; 0x6e
 8007f72:	d809      	bhi.n	8007f88 <_scanf_float+0x134>
 8007f74:	2b60      	cmp	r3, #96	; 0x60
 8007f76:	d8b2      	bhi.n	8007ede <_scanf_float+0x8a>
 8007f78:	2b54      	cmp	r3, #84	; 0x54
 8007f7a:	d077      	beq.n	800806c <_scanf_float+0x218>
 8007f7c:	2b59      	cmp	r3, #89	; 0x59
 8007f7e:	d199      	bne.n	8007eb4 <_scanf_float+0x60>
 8007f80:	2d07      	cmp	r5, #7
 8007f82:	d197      	bne.n	8007eb4 <_scanf_float+0x60>
 8007f84:	2508      	movs	r5, #8
 8007f86:	e029      	b.n	8007fdc <_scanf_float+0x188>
 8007f88:	2b74      	cmp	r3, #116	; 0x74
 8007f8a:	d06f      	beq.n	800806c <_scanf_float+0x218>
 8007f8c:	2b79      	cmp	r3, #121	; 0x79
 8007f8e:	e7f6      	b.n	8007f7e <_scanf_float+0x12a>
 8007f90:	6821      	ldr	r1, [r4, #0]
 8007f92:	05c8      	lsls	r0, r1, #23
 8007f94:	d51a      	bpl.n	8007fcc <_scanf_float+0x178>
 8007f96:	9b02      	ldr	r3, [sp, #8]
 8007f98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007f9c:	6021      	str	r1, [r4, #0]
 8007f9e:	f109 0901 	add.w	r9, r9, #1
 8007fa2:	b11b      	cbz	r3, 8007fac <_scanf_float+0x158>
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	3201      	adds	r2, #1
 8007fa8:	9302      	str	r3, [sp, #8]
 8007faa:	60a2      	str	r2, [r4, #8]
 8007fac:	68a3      	ldr	r3, [r4, #8]
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	60a3      	str	r3, [r4, #8]
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	6123      	str	r3, [r4, #16]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	607b      	str	r3, [r7, #4]
 8007fc0:	f340 8084 	ble.w	80080cc <_scanf_float+0x278>
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	603b      	str	r3, [r7, #0]
 8007fca:	e766      	b.n	8007e9a <_scanf_float+0x46>
 8007fcc:	eb1a 0f05 	cmn.w	sl, r5
 8007fd0:	f47f af70 	bne.w	8007eb4 <_scanf_float+0x60>
 8007fd4:	6822      	ldr	r2, [r4, #0]
 8007fd6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007fda:	6022      	str	r2, [r4, #0]
 8007fdc:	f806 3b01 	strb.w	r3, [r6], #1
 8007fe0:	e7e4      	b.n	8007fac <_scanf_float+0x158>
 8007fe2:	6822      	ldr	r2, [r4, #0]
 8007fe4:	0610      	lsls	r0, r2, #24
 8007fe6:	f57f af65 	bpl.w	8007eb4 <_scanf_float+0x60>
 8007fea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fee:	e7f4      	b.n	8007fda <_scanf_float+0x186>
 8007ff0:	f1ba 0f00 	cmp.w	sl, #0
 8007ff4:	d10e      	bne.n	8008014 <_scanf_float+0x1c0>
 8007ff6:	f1b9 0f00 	cmp.w	r9, #0
 8007ffa:	d10e      	bne.n	800801a <_scanf_float+0x1c6>
 8007ffc:	6822      	ldr	r2, [r4, #0]
 8007ffe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008002:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008006:	d108      	bne.n	800801a <_scanf_float+0x1c6>
 8008008:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800800c:	6022      	str	r2, [r4, #0]
 800800e:	f04f 0a01 	mov.w	sl, #1
 8008012:	e7e3      	b.n	8007fdc <_scanf_float+0x188>
 8008014:	f1ba 0f02 	cmp.w	sl, #2
 8008018:	d055      	beq.n	80080c6 <_scanf_float+0x272>
 800801a:	2d01      	cmp	r5, #1
 800801c:	d002      	beq.n	8008024 <_scanf_float+0x1d0>
 800801e:	2d04      	cmp	r5, #4
 8008020:	f47f af48 	bne.w	8007eb4 <_scanf_float+0x60>
 8008024:	3501      	adds	r5, #1
 8008026:	b2ed      	uxtb	r5, r5
 8008028:	e7d8      	b.n	8007fdc <_scanf_float+0x188>
 800802a:	f1ba 0f01 	cmp.w	sl, #1
 800802e:	f47f af41 	bne.w	8007eb4 <_scanf_float+0x60>
 8008032:	f04f 0a02 	mov.w	sl, #2
 8008036:	e7d1      	b.n	8007fdc <_scanf_float+0x188>
 8008038:	b97d      	cbnz	r5, 800805a <_scanf_float+0x206>
 800803a:	f1b9 0f00 	cmp.w	r9, #0
 800803e:	f47f af3c 	bne.w	8007eba <_scanf_float+0x66>
 8008042:	6822      	ldr	r2, [r4, #0]
 8008044:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008048:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800804c:	f47f af39 	bne.w	8007ec2 <_scanf_float+0x6e>
 8008050:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008054:	6022      	str	r2, [r4, #0]
 8008056:	2501      	movs	r5, #1
 8008058:	e7c0      	b.n	8007fdc <_scanf_float+0x188>
 800805a:	2d03      	cmp	r5, #3
 800805c:	d0e2      	beq.n	8008024 <_scanf_float+0x1d0>
 800805e:	2d05      	cmp	r5, #5
 8008060:	e7de      	b.n	8008020 <_scanf_float+0x1cc>
 8008062:	2d02      	cmp	r5, #2
 8008064:	f47f af26 	bne.w	8007eb4 <_scanf_float+0x60>
 8008068:	2503      	movs	r5, #3
 800806a:	e7b7      	b.n	8007fdc <_scanf_float+0x188>
 800806c:	2d06      	cmp	r5, #6
 800806e:	f47f af21 	bne.w	8007eb4 <_scanf_float+0x60>
 8008072:	2507      	movs	r5, #7
 8008074:	e7b2      	b.n	8007fdc <_scanf_float+0x188>
 8008076:	6822      	ldr	r2, [r4, #0]
 8008078:	0591      	lsls	r1, r2, #22
 800807a:	f57f af1b 	bpl.w	8007eb4 <_scanf_float+0x60>
 800807e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008082:	6022      	str	r2, [r4, #0]
 8008084:	f8cd 9004 	str.w	r9, [sp, #4]
 8008088:	e7a8      	b.n	8007fdc <_scanf_float+0x188>
 800808a:	6822      	ldr	r2, [r4, #0]
 800808c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008090:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008094:	d006      	beq.n	80080a4 <_scanf_float+0x250>
 8008096:	0550      	lsls	r0, r2, #21
 8008098:	f57f af0c 	bpl.w	8007eb4 <_scanf_float+0x60>
 800809c:	f1b9 0f00 	cmp.w	r9, #0
 80080a0:	f43f af0f 	beq.w	8007ec2 <_scanf_float+0x6e>
 80080a4:	0591      	lsls	r1, r2, #22
 80080a6:	bf58      	it	pl
 80080a8:	9901      	ldrpl	r1, [sp, #4]
 80080aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80080ae:	bf58      	it	pl
 80080b0:	eba9 0101 	subpl.w	r1, r9, r1
 80080b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80080b8:	bf58      	it	pl
 80080ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80080be:	6022      	str	r2, [r4, #0]
 80080c0:	f04f 0900 	mov.w	r9, #0
 80080c4:	e78a      	b.n	8007fdc <_scanf_float+0x188>
 80080c6:	f04f 0a03 	mov.w	sl, #3
 80080ca:	e787      	b.n	8007fdc <_scanf_float+0x188>
 80080cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80080d0:	4639      	mov	r1, r7
 80080d2:	4640      	mov	r0, r8
 80080d4:	4798      	blx	r3
 80080d6:	2800      	cmp	r0, #0
 80080d8:	f43f aedf 	beq.w	8007e9a <_scanf_float+0x46>
 80080dc:	e6ea      	b.n	8007eb4 <_scanf_float+0x60>
 80080de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80080e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80080e6:	463a      	mov	r2, r7
 80080e8:	4640      	mov	r0, r8
 80080ea:	4798      	blx	r3
 80080ec:	6923      	ldr	r3, [r4, #16]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	6123      	str	r3, [r4, #16]
 80080f2:	e6ec      	b.n	8007ece <_scanf_float+0x7a>
 80080f4:	1e6b      	subs	r3, r5, #1
 80080f6:	2b06      	cmp	r3, #6
 80080f8:	d825      	bhi.n	8008146 <_scanf_float+0x2f2>
 80080fa:	2d02      	cmp	r5, #2
 80080fc:	d836      	bhi.n	800816c <_scanf_float+0x318>
 80080fe:	455e      	cmp	r6, fp
 8008100:	f67f aee8 	bls.w	8007ed4 <_scanf_float+0x80>
 8008104:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008108:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800810c:	463a      	mov	r2, r7
 800810e:	4640      	mov	r0, r8
 8008110:	4798      	blx	r3
 8008112:	6923      	ldr	r3, [r4, #16]
 8008114:	3b01      	subs	r3, #1
 8008116:	6123      	str	r3, [r4, #16]
 8008118:	e7f1      	b.n	80080fe <_scanf_float+0x2aa>
 800811a:	9802      	ldr	r0, [sp, #8]
 800811c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008120:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008124:	9002      	str	r0, [sp, #8]
 8008126:	463a      	mov	r2, r7
 8008128:	4640      	mov	r0, r8
 800812a:	4798      	blx	r3
 800812c:	6923      	ldr	r3, [r4, #16]
 800812e:	3b01      	subs	r3, #1
 8008130:	6123      	str	r3, [r4, #16]
 8008132:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008136:	fa5f fa8a 	uxtb.w	sl, sl
 800813a:	f1ba 0f02 	cmp.w	sl, #2
 800813e:	d1ec      	bne.n	800811a <_scanf_float+0x2c6>
 8008140:	3d03      	subs	r5, #3
 8008142:	b2ed      	uxtb	r5, r5
 8008144:	1b76      	subs	r6, r6, r5
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	05da      	lsls	r2, r3, #23
 800814a:	d52f      	bpl.n	80081ac <_scanf_float+0x358>
 800814c:	055b      	lsls	r3, r3, #21
 800814e:	d510      	bpl.n	8008172 <_scanf_float+0x31e>
 8008150:	455e      	cmp	r6, fp
 8008152:	f67f aebf 	bls.w	8007ed4 <_scanf_float+0x80>
 8008156:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800815a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800815e:	463a      	mov	r2, r7
 8008160:	4640      	mov	r0, r8
 8008162:	4798      	blx	r3
 8008164:	6923      	ldr	r3, [r4, #16]
 8008166:	3b01      	subs	r3, #1
 8008168:	6123      	str	r3, [r4, #16]
 800816a:	e7f1      	b.n	8008150 <_scanf_float+0x2fc>
 800816c:	46aa      	mov	sl, r5
 800816e:	9602      	str	r6, [sp, #8]
 8008170:	e7df      	b.n	8008132 <_scanf_float+0x2de>
 8008172:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	2965      	cmp	r1, #101	; 0x65
 800817a:	f103 33ff 	add.w	r3, r3, #4294967295
 800817e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008182:	6123      	str	r3, [r4, #16]
 8008184:	d00c      	beq.n	80081a0 <_scanf_float+0x34c>
 8008186:	2945      	cmp	r1, #69	; 0x45
 8008188:	d00a      	beq.n	80081a0 <_scanf_float+0x34c>
 800818a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800818e:	463a      	mov	r2, r7
 8008190:	4640      	mov	r0, r8
 8008192:	4798      	blx	r3
 8008194:	6923      	ldr	r3, [r4, #16]
 8008196:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800819a:	3b01      	subs	r3, #1
 800819c:	1eb5      	subs	r5, r6, #2
 800819e:	6123      	str	r3, [r4, #16]
 80081a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80081a4:	463a      	mov	r2, r7
 80081a6:	4640      	mov	r0, r8
 80081a8:	4798      	blx	r3
 80081aa:	462e      	mov	r6, r5
 80081ac:	6825      	ldr	r5, [r4, #0]
 80081ae:	f015 0510 	ands.w	r5, r5, #16
 80081b2:	d158      	bne.n	8008266 <_scanf_float+0x412>
 80081b4:	7035      	strb	r5, [r6, #0]
 80081b6:	6823      	ldr	r3, [r4, #0]
 80081b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80081bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081c0:	d11c      	bne.n	80081fc <_scanf_float+0x3a8>
 80081c2:	9b01      	ldr	r3, [sp, #4]
 80081c4:	454b      	cmp	r3, r9
 80081c6:	eba3 0209 	sub.w	r2, r3, r9
 80081ca:	d124      	bne.n	8008216 <_scanf_float+0x3c2>
 80081cc:	2200      	movs	r2, #0
 80081ce:	4659      	mov	r1, fp
 80081d0:	4640      	mov	r0, r8
 80081d2:	f7ff f939 	bl	8007448 <_strtod_r>
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	6821      	ldr	r1, [r4, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f011 0f02 	tst.w	r1, #2
 80081e0:	ec57 6b10 	vmov	r6, r7, d0
 80081e4:	f103 0204 	add.w	r2, r3, #4
 80081e8:	d020      	beq.n	800822c <_scanf_float+0x3d8>
 80081ea:	9903      	ldr	r1, [sp, #12]
 80081ec:	600a      	str	r2, [r1, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	e9c3 6700 	strd	r6, r7, [r3]
 80081f4:	68e3      	ldr	r3, [r4, #12]
 80081f6:	3301      	adds	r3, #1
 80081f8:	60e3      	str	r3, [r4, #12]
 80081fa:	e66c      	b.n	8007ed6 <_scanf_float+0x82>
 80081fc:	9b04      	ldr	r3, [sp, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d0e4      	beq.n	80081cc <_scanf_float+0x378>
 8008202:	9905      	ldr	r1, [sp, #20]
 8008204:	230a      	movs	r3, #10
 8008206:	462a      	mov	r2, r5
 8008208:	3101      	adds	r1, #1
 800820a:	4640      	mov	r0, r8
 800820c:	f7ff f9b0 	bl	8007570 <_strtol_r>
 8008210:	9b04      	ldr	r3, [sp, #16]
 8008212:	9e05      	ldr	r6, [sp, #20]
 8008214:	1ac2      	subs	r2, r0, r3
 8008216:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800821a:	429e      	cmp	r6, r3
 800821c:	bf28      	it	cs
 800821e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008222:	4912      	ldr	r1, [pc, #72]	; (800826c <_scanf_float+0x418>)
 8008224:	4630      	mov	r0, r6
 8008226:	f000 f8d5 	bl	80083d4 <siprintf>
 800822a:	e7cf      	b.n	80081cc <_scanf_float+0x378>
 800822c:	f011 0f04 	tst.w	r1, #4
 8008230:	9903      	ldr	r1, [sp, #12]
 8008232:	600a      	str	r2, [r1, #0]
 8008234:	d1db      	bne.n	80081ee <_scanf_float+0x39a>
 8008236:	f8d3 8000 	ldr.w	r8, [r3]
 800823a:	ee10 2a10 	vmov	r2, s0
 800823e:	ee10 0a10 	vmov	r0, s0
 8008242:	463b      	mov	r3, r7
 8008244:	4639      	mov	r1, r7
 8008246:	f7f8 fc79 	bl	8000b3c <__aeabi_dcmpun>
 800824a:	b128      	cbz	r0, 8008258 <_scanf_float+0x404>
 800824c:	4808      	ldr	r0, [pc, #32]	; (8008270 <_scanf_float+0x41c>)
 800824e:	f000 f9f7 	bl	8008640 <nanf>
 8008252:	ed88 0a00 	vstr	s0, [r8]
 8008256:	e7cd      	b.n	80081f4 <_scanf_float+0x3a0>
 8008258:	4630      	mov	r0, r6
 800825a:	4639      	mov	r1, r7
 800825c:	f7f8 fccc 	bl	8000bf8 <__aeabi_d2f>
 8008260:	f8c8 0000 	str.w	r0, [r8]
 8008264:	e7c6      	b.n	80081f4 <_scanf_float+0x3a0>
 8008266:	2500      	movs	r5, #0
 8008268:	e635      	b.n	8007ed6 <_scanf_float+0x82>
 800826a:	bf00      	nop
 800826c:	0800b8f5 	.word	0x0800b8f5
 8008270:	0800bb90 	.word	0x0800bb90

08008274 <std>:
 8008274:	2300      	movs	r3, #0
 8008276:	b510      	push	{r4, lr}
 8008278:	4604      	mov	r4, r0
 800827a:	e9c0 3300 	strd	r3, r3, [r0]
 800827e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008282:	6083      	str	r3, [r0, #8]
 8008284:	8181      	strh	r1, [r0, #12]
 8008286:	6643      	str	r3, [r0, #100]	; 0x64
 8008288:	81c2      	strh	r2, [r0, #14]
 800828a:	6183      	str	r3, [r0, #24]
 800828c:	4619      	mov	r1, r3
 800828e:	2208      	movs	r2, #8
 8008290:	305c      	adds	r0, #92	; 0x5c
 8008292:	f000 f902 	bl	800849a <memset>
 8008296:	4b05      	ldr	r3, [pc, #20]	; (80082ac <std+0x38>)
 8008298:	6263      	str	r3, [r4, #36]	; 0x24
 800829a:	4b05      	ldr	r3, [pc, #20]	; (80082b0 <std+0x3c>)
 800829c:	62a3      	str	r3, [r4, #40]	; 0x28
 800829e:	4b05      	ldr	r3, [pc, #20]	; (80082b4 <std+0x40>)
 80082a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082a2:	4b05      	ldr	r3, [pc, #20]	; (80082b8 <std+0x44>)
 80082a4:	6224      	str	r4, [r4, #32]
 80082a6:	6323      	str	r3, [r4, #48]	; 0x30
 80082a8:	bd10      	pop	{r4, pc}
 80082aa:	bf00      	nop
 80082ac:	08008415 	.word	0x08008415
 80082b0:	08008437 	.word	0x08008437
 80082b4:	0800846f 	.word	0x0800846f
 80082b8:	08008493 	.word	0x08008493

080082bc <stdio_exit_handler>:
 80082bc:	4a02      	ldr	r2, [pc, #8]	; (80082c8 <stdio_exit_handler+0xc>)
 80082be:	4903      	ldr	r1, [pc, #12]	; (80082cc <stdio_exit_handler+0x10>)
 80082c0:	4803      	ldr	r0, [pc, #12]	; (80082d0 <stdio_exit_handler+0x14>)
 80082c2:	f000 b869 	b.w	8008398 <_fwalk_sglue>
 80082c6:	bf00      	nop
 80082c8:	200000b4 	.word	0x200000b4
 80082cc:	0800a949 	.word	0x0800a949
 80082d0:	2000022c 	.word	0x2000022c

080082d4 <cleanup_stdio>:
 80082d4:	6841      	ldr	r1, [r0, #4]
 80082d6:	4b0c      	ldr	r3, [pc, #48]	; (8008308 <cleanup_stdio+0x34>)
 80082d8:	4299      	cmp	r1, r3
 80082da:	b510      	push	{r4, lr}
 80082dc:	4604      	mov	r4, r0
 80082de:	d001      	beq.n	80082e4 <cleanup_stdio+0x10>
 80082e0:	f002 fb32 	bl	800a948 <_fflush_r>
 80082e4:	68a1      	ldr	r1, [r4, #8]
 80082e6:	4b09      	ldr	r3, [pc, #36]	; (800830c <cleanup_stdio+0x38>)
 80082e8:	4299      	cmp	r1, r3
 80082ea:	d002      	beq.n	80082f2 <cleanup_stdio+0x1e>
 80082ec:	4620      	mov	r0, r4
 80082ee:	f002 fb2b 	bl	800a948 <_fflush_r>
 80082f2:	68e1      	ldr	r1, [r4, #12]
 80082f4:	4b06      	ldr	r3, [pc, #24]	; (8008310 <cleanup_stdio+0x3c>)
 80082f6:	4299      	cmp	r1, r3
 80082f8:	d004      	beq.n	8008304 <cleanup_stdio+0x30>
 80082fa:	4620      	mov	r0, r4
 80082fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008300:	f002 bb22 	b.w	800a948 <_fflush_r>
 8008304:	bd10      	pop	{r4, pc}
 8008306:	bf00      	nop
 8008308:	200004d8 	.word	0x200004d8
 800830c:	20000540 	.word	0x20000540
 8008310:	200005a8 	.word	0x200005a8

08008314 <global_stdio_init.part.0>:
 8008314:	b510      	push	{r4, lr}
 8008316:	4b0b      	ldr	r3, [pc, #44]	; (8008344 <global_stdio_init.part.0+0x30>)
 8008318:	4c0b      	ldr	r4, [pc, #44]	; (8008348 <global_stdio_init.part.0+0x34>)
 800831a:	4a0c      	ldr	r2, [pc, #48]	; (800834c <global_stdio_init.part.0+0x38>)
 800831c:	601a      	str	r2, [r3, #0]
 800831e:	4620      	mov	r0, r4
 8008320:	2200      	movs	r2, #0
 8008322:	2104      	movs	r1, #4
 8008324:	f7ff ffa6 	bl	8008274 <std>
 8008328:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800832c:	2201      	movs	r2, #1
 800832e:	2109      	movs	r1, #9
 8008330:	f7ff ffa0 	bl	8008274 <std>
 8008334:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008338:	2202      	movs	r2, #2
 800833a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800833e:	2112      	movs	r1, #18
 8008340:	f7ff bf98 	b.w	8008274 <std>
 8008344:	20000610 	.word	0x20000610
 8008348:	200004d8 	.word	0x200004d8
 800834c:	080082bd 	.word	0x080082bd

08008350 <__sfp_lock_acquire>:
 8008350:	4801      	ldr	r0, [pc, #4]	; (8008358 <__sfp_lock_acquire+0x8>)
 8008352:	f000 b95b 	b.w	800860c <__retarget_lock_acquire_recursive>
 8008356:	bf00      	nop
 8008358:	20000619 	.word	0x20000619

0800835c <__sfp_lock_release>:
 800835c:	4801      	ldr	r0, [pc, #4]	; (8008364 <__sfp_lock_release+0x8>)
 800835e:	f000 b956 	b.w	800860e <__retarget_lock_release_recursive>
 8008362:	bf00      	nop
 8008364:	20000619 	.word	0x20000619

08008368 <__sinit>:
 8008368:	b510      	push	{r4, lr}
 800836a:	4604      	mov	r4, r0
 800836c:	f7ff fff0 	bl	8008350 <__sfp_lock_acquire>
 8008370:	6a23      	ldr	r3, [r4, #32]
 8008372:	b11b      	cbz	r3, 800837c <__sinit+0x14>
 8008374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008378:	f7ff bff0 	b.w	800835c <__sfp_lock_release>
 800837c:	4b04      	ldr	r3, [pc, #16]	; (8008390 <__sinit+0x28>)
 800837e:	6223      	str	r3, [r4, #32]
 8008380:	4b04      	ldr	r3, [pc, #16]	; (8008394 <__sinit+0x2c>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1f5      	bne.n	8008374 <__sinit+0xc>
 8008388:	f7ff ffc4 	bl	8008314 <global_stdio_init.part.0>
 800838c:	e7f2      	b.n	8008374 <__sinit+0xc>
 800838e:	bf00      	nop
 8008390:	080082d5 	.word	0x080082d5
 8008394:	20000610 	.word	0x20000610

08008398 <_fwalk_sglue>:
 8008398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800839c:	4607      	mov	r7, r0
 800839e:	4688      	mov	r8, r1
 80083a0:	4614      	mov	r4, r2
 80083a2:	2600      	movs	r6, #0
 80083a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083a8:	f1b9 0901 	subs.w	r9, r9, #1
 80083ac:	d505      	bpl.n	80083ba <_fwalk_sglue+0x22>
 80083ae:	6824      	ldr	r4, [r4, #0]
 80083b0:	2c00      	cmp	r4, #0
 80083b2:	d1f7      	bne.n	80083a4 <_fwalk_sglue+0xc>
 80083b4:	4630      	mov	r0, r6
 80083b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ba:	89ab      	ldrh	r3, [r5, #12]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d907      	bls.n	80083d0 <_fwalk_sglue+0x38>
 80083c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083c4:	3301      	adds	r3, #1
 80083c6:	d003      	beq.n	80083d0 <_fwalk_sglue+0x38>
 80083c8:	4629      	mov	r1, r5
 80083ca:	4638      	mov	r0, r7
 80083cc:	47c0      	blx	r8
 80083ce:	4306      	orrs	r6, r0
 80083d0:	3568      	adds	r5, #104	; 0x68
 80083d2:	e7e9      	b.n	80083a8 <_fwalk_sglue+0x10>

080083d4 <siprintf>:
 80083d4:	b40e      	push	{r1, r2, r3}
 80083d6:	b500      	push	{lr}
 80083d8:	b09c      	sub	sp, #112	; 0x70
 80083da:	ab1d      	add	r3, sp, #116	; 0x74
 80083dc:	9002      	str	r0, [sp, #8]
 80083de:	9006      	str	r0, [sp, #24]
 80083e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083e4:	4809      	ldr	r0, [pc, #36]	; (800840c <siprintf+0x38>)
 80083e6:	9107      	str	r1, [sp, #28]
 80083e8:	9104      	str	r1, [sp, #16]
 80083ea:	4909      	ldr	r1, [pc, #36]	; (8008410 <siprintf+0x3c>)
 80083ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f0:	9105      	str	r1, [sp, #20]
 80083f2:	6800      	ldr	r0, [r0, #0]
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	a902      	add	r1, sp, #8
 80083f8:	f002 f922 	bl	800a640 <_svfiprintf_r>
 80083fc:	9b02      	ldr	r3, [sp, #8]
 80083fe:	2200      	movs	r2, #0
 8008400:	701a      	strb	r2, [r3, #0]
 8008402:	b01c      	add	sp, #112	; 0x70
 8008404:	f85d eb04 	ldr.w	lr, [sp], #4
 8008408:	b003      	add	sp, #12
 800840a:	4770      	bx	lr
 800840c:	20000278 	.word	0x20000278
 8008410:	ffff0208 	.word	0xffff0208

08008414 <__sread>:
 8008414:	b510      	push	{r4, lr}
 8008416:	460c      	mov	r4, r1
 8008418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800841c:	f000 f8a8 	bl	8008570 <_read_r>
 8008420:	2800      	cmp	r0, #0
 8008422:	bfab      	itete	ge
 8008424:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008426:	89a3      	ldrhlt	r3, [r4, #12]
 8008428:	181b      	addge	r3, r3, r0
 800842a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800842e:	bfac      	ite	ge
 8008430:	6563      	strge	r3, [r4, #84]	; 0x54
 8008432:	81a3      	strhlt	r3, [r4, #12]
 8008434:	bd10      	pop	{r4, pc}

08008436 <__swrite>:
 8008436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800843a:	461f      	mov	r7, r3
 800843c:	898b      	ldrh	r3, [r1, #12]
 800843e:	05db      	lsls	r3, r3, #23
 8008440:	4605      	mov	r5, r0
 8008442:	460c      	mov	r4, r1
 8008444:	4616      	mov	r6, r2
 8008446:	d505      	bpl.n	8008454 <__swrite+0x1e>
 8008448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800844c:	2302      	movs	r3, #2
 800844e:	2200      	movs	r2, #0
 8008450:	f000 f87c 	bl	800854c <_lseek_r>
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800845a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800845e:	81a3      	strh	r3, [r4, #12]
 8008460:	4632      	mov	r2, r6
 8008462:	463b      	mov	r3, r7
 8008464:	4628      	mov	r0, r5
 8008466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800846a:	f000 b893 	b.w	8008594 <_write_r>

0800846e <__sseek>:
 800846e:	b510      	push	{r4, lr}
 8008470:	460c      	mov	r4, r1
 8008472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008476:	f000 f869 	bl	800854c <_lseek_r>
 800847a:	1c43      	adds	r3, r0, #1
 800847c:	89a3      	ldrh	r3, [r4, #12]
 800847e:	bf15      	itete	ne
 8008480:	6560      	strne	r0, [r4, #84]	; 0x54
 8008482:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008486:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800848a:	81a3      	strheq	r3, [r4, #12]
 800848c:	bf18      	it	ne
 800848e:	81a3      	strhne	r3, [r4, #12]
 8008490:	bd10      	pop	{r4, pc}

08008492 <__sclose>:
 8008492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008496:	f000 b849 	b.w	800852c <_close_r>

0800849a <memset>:
 800849a:	4402      	add	r2, r0
 800849c:	4603      	mov	r3, r0
 800849e:	4293      	cmp	r3, r2
 80084a0:	d100      	bne.n	80084a4 <memset+0xa>
 80084a2:	4770      	bx	lr
 80084a4:	f803 1b01 	strb.w	r1, [r3], #1
 80084a8:	e7f9      	b.n	800849e <memset+0x4>

080084aa <strncmp>:
 80084aa:	b510      	push	{r4, lr}
 80084ac:	b16a      	cbz	r2, 80084ca <strncmp+0x20>
 80084ae:	3901      	subs	r1, #1
 80084b0:	1884      	adds	r4, r0, r2
 80084b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d103      	bne.n	80084c6 <strncmp+0x1c>
 80084be:	42a0      	cmp	r0, r4
 80084c0:	d001      	beq.n	80084c6 <strncmp+0x1c>
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	d1f5      	bne.n	80084b2 <strncmp+0x8>
 80084c6:	1ad0      	subs	r0, r2, r3
 80084c8:	bd10      	pop	{r4, pc}
 80084ca:	4610      	mov	r0, r2
 80084cc:	e7fc      	b.n	80084c8 <strncmp+0x1e>

080084ce <__strtok_r>:
 80084ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084d0:	b908      	cbnz	r0, 80084d6 <__strtok_r+0x8>
 80084d2:	6810      	ldr	r0, [r2, #0]
 80084d4:	b188      	cbz	r0, 80084fa <__strtok_r+0x2c>
 80084d6:	4604      	mov	r4, r0
 80084d8:	4620      	mov	r0, r4
 80084da:	f814 5b01 	ldrb.w	r5, [r4], #1
 80084de:	460f      	mov	r7, r1
 80084e0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80084e4:	b91e      	cbnz	r6, 80084ee <__strtok_r+0x20>
 80084e6:	b965      	cbnz	r5, 8008502 <__strtok_r+0x34>
 80084e8:	6015      	str	r5, [r2, #0]
 80084ea:	4628      	mov	r0, r5
 80084ec:	e005      	b.n	80084fa <__strtok_r+0x2c>
 80084ee:	42b5      	cmp	r5, r6
 80084f0:	d1f6      	bne.n	80084e0 <__strtok_r+0x12>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1f0      	bne.n	80084d8 <__strtok_r+0xa>
 80084f6:	6014      	str	r4, [r2, #0]
 80084f8:	7003      	strb	r3, [r0, #0]
 80084fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084fc:	461c      	mov	r4, r3
 80084fe:	e00c      	b.n	800851a <__strtok_r+0x4c>
 8008500:	b915      	cbnz	r5, 8008508 <__strtok_r+0x3a>
 8008502:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008506:	460e      	mov	r6, r1
 8008508:	f816 5b01 	ldrb.w	r5, [r6], #1
 800850c:	42ab      	cmp	r3, r5
 800850e:	d1f7      	bne.n	8008500 <__strtok_r+0x32>
 8008510:	2b00      	cmp	r3, #0
 8008512:	d0f3      	beq.n	80084fc <__strtok_r+0x2e>
 8008514:	2300      	movs	r3, #0
 8008516:	f804 3c01 	strb.w	r3, [r4, #-1]
 800851a:	6014      	str	r4, [r2, #0]
 800851c:	e7ed      	b.n	80084fa <__strtok_r+0x2c>

0800851e <strtok_r>:
 800851e:	2301      	movs	r3, #1
 8008520:	f7ff bfd5 	b.w	80084ce <__strtok_r>

08008524 <_localeconv_r>:
 8008524:	4800      	ldr	r0, [pc, #0]	; (8008528 <_localeconv_r+0x4>)
 8008526:	4770      	bx	lr
 8008528:	200001b0 	.word	0x200001b0

0800852c <_close_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	4d06      	ldr	r5, [pc, #24]	; (8008548 <_close_r+0x1c>)
 8008530:	2300      	movs	r3, #0
 8008532:	4604      	mov	r4, r0
 8008534:	4608      	mov	r0, r1
 8008536:	602b      	str	r3, [r5, #0]
 8008538:	f7f9 ffcb 	bl	80024d2 <_close>
 800853c:	1c43      	adds	r3, r0, #1
 800853e:	d102      	bne.n	8008546 <_close_r+0x1a>
 8008540:	682b      	ldr	r3, [r5, #0]
 8008542:	b103      	cbz	r3, 8008546 <_close_r+0x1a>
 8008544:	6023      	str	r3, [r4, #0]
 8008546:	bd38      	pop	{r3, r4, r5, pc}
 8008548:	20000614 	.word	0x20000614

0800854c <_lseek_r>:
 800854c:	b538      	push	{r3, r4, r5, lr}
 800854e:	4d07      	ldr	r5, [pc, #28]	; (800856c <_lseek_r+0x20>)
 8008550:	4604      	mov	r4, r0
 8008552:	4608      	mov	r0, r1
 8008554:	4611      	mov	r1, r2
 8008556:	2200      	movs	r2, #0
 8008558:	602a      	str	r2, [r5, #0]
 800855a:	461a      	mov	r2, r3
 800855c:	f7f9 ffe0 	bl	8002520 <_lseek>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	d102      	bne.n	800856a <_lseek_r+0x1e>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	b103      	cbz	r3, 800856a <_lseek_r+0x1e>
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	20000614 	.word	0x20000614

08008570 <_read_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4d07      	ldr	r5, [pc, #28]	; (8008590 <_read_r+0x20>)
 8008574:	4604      	mov	r4, r0
 8008576:	4608      	mov	r0, r1
 8008578:	4611      	mov	r1, r2
 800857a:	2200      	movs	r2, #0
 800857c:	602a      	str	r2, [r5, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	f7f9 ff6e 	bl	8002460 <_read>
 8008584:	1c43      	adds	r3, r0, #1
 8008586:	d102      	bne.n	800858e <_read_r+0x1e>
 8008588:	682b      	ldr	r3, [r5, #0]
 800858a:	b103      	cbz	r3, 800858e <_read_r+0x1e>
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	20000614 	.word	0x20000614

08008594 <_write_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d07      	ldr	r5, [pc, #28]	; (80085b4 <_write_r+0x20>)
 8008598:	4604      	mov	r4, r0
 800859a:	4608      	mov	r0, r1
 800859c:	4611      	mov	r1, r2
 800859e:	2200      	movs	r2, #0
 80085a0:	602a      	str	r2, [r5, #0]
 80085a2:	461a      	mov	r2, r3
 80085a4:	f7f9 ff79 	bl	800249a <_write>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_write_r+0x1e>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_write_r+0x1e>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	20000614 	.word	0x20000614

080085b8 <__errno>:
 80085b8:	4b01      	ldr	r3, [pc, #4]	; (80085c0 <__errno+0x8>)
 80085ba:	6818      	ldr	r0, [r3, #0]
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	20000278 	.word	0x20000278

080085c4 <__libc_init_array>:
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	4d0d      	ldr	r5, [pc, #52]	; (80085fc <__libc_init_array+0x38>)
 80085c8:	4c0d      	ldr	r4, [pc, #52]	; (8008600 <__libc_init_array+0x3c>)
 80085ca:	1b64      	subs	r4, r4, r5
 80085cc:	10a4      	asrs	r4, r4, #2
 80085ce:	2600      	movs	r6, #0
 80085d0:	42a6      	cmp	r6, r4
 80085d2:	d109      	bne.n	80085e8 <__libc_init_array+0x24>
 80085d4:	4d0b      	ldr	r5, [pc, #44]	; (8008604 <__libc_init_array+0x40>)
 80085d6:	4c0c      	ldr	r4, [pc, #48]	; (8008608 <__libc_init_array+0x44>)
 80085d8:	f003 f8a8 	bl	800b72c <_init>
 80085dc:	1b64      	subs	r4, r4, r5
 80085de:	10a4      	asrs	r4, r4, #2
 80085e0:	2600      	movs	r6, #0
 80085e2:	42a6      	cmp	r6, r4
 80085e4:	d105      	bne.n	80085f2 <__libc_init_array+0x2e>
 80085e6:	bd70      	pop	{r4, r5, r6, pc}
 80085e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ec:	4798      	blx	r3
 80085ee:	3601      	adds	r6, #1
 80085f0:	e7ee      	b.n	80085d0 <__libc_init_array+0xc>
 80085f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085f6:	4798      	blx	r3
 80085f8:	3601      	adds	r6, #1
 80085fa:	e7f2      	b.n	80085e2 <__libc_init_array+0x1e>
 80085fc:	0800bc10 	.word	0x0800bc10
 8008600:	0800bc10 	.word	0x0800bc10
 8008604:	0800bc10 	.word	0x0800bc10
 8008608:	0800bc14 	.word	0x0800bc14

0800860c <__retarget_lock_acquire_recursive>:
 800860c:	4770      	bx	lr

0800860e <__retarget_lock_release_recursive>:
 800860e:	4770      	bx	lr

08008610 <memcpy>:
 8008610:	440a      	add	r2, r1
 8008612:	4291      	cmp	r1, r2
 8008614:	f100 33ff 	add.w	r3, r0, #4294967295
 8008618:	d100      	bne.n	800861c <memcpy+0xc>
 800861a:	4770      	bx	lr
 800861c:	b510      	push	{r4, lr}
 800861e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008622:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008626:	4291      	cmp	r1, r2
 8008628:	d1f9      	bne.n	800861e <memcpy+0xe>
 800862a:	bd10      	pop	{r4, pc}
 800862c:	0000      	movs	r0, r0
	...

08008630 <nan>:
 8008630:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008638 <nan+0x8>
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	00000000 	.word	0x00000000
 800863c:	7ff80000 	.word	0x7ff80000

08008640 <nanf>:
 8008640:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008648 <nanf+0x8>
 8008644:	4770      	bx	lr
 8008646:	bf00      	nop
 8008648:	7fc00000 	.word	0x7fc00000

0800864c <quorem>:
 800864c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008650:	6903      	ldr	r3, [r0, #16]
 8008652:	690c      	ldr	r4, [r1, #16]
 8008654:	42a3      	cmp	r3, r4
 8008656:	4607      	mov	r7, r0
 8008658:	db7e      	blt.n	8008758 <quorem+0x10c>
 800865a:	3c01      	subs	r4, #1
 800865c:	f101 0814 	add.w	r8, r1, #20
 8008660:	f100 0514 	add.w	r5, r0, #20
 8008664:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008668:	9301      	str	r3, [sp, #4]
 800866a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800866e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008672:	3301      	adds	r3, #1
 8008674:	429a      	cmp	r2, r3
 8008676:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800867a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800867e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008682:	d331      	bcc.n	80086e8 <quorem+0x9c>
 8008684:	f04f 0e00 	mov.w	lr, #0
 8008688:	4640      	mov	r0, r8
 800868a:	46ac      	mov	ip, r5
 800868c:	46f2      	mov	sl, lr
 800868e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008692:	b293      	uxth	r3, r2
 8008694:	fb06 e303 	mla	r3, r6, r3, lr
 8008698:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800869c:	0c1a      	lsrs	r2, r3, #16
 800869e:	b29b      	uxth	r3, r3
 80086a0:	ebaa 0303 	sub.w	r3, sl, r3
 80086a4:	f8dc a000 	ldr.w	sl, [ip]
 80086a8:	fa13 f38a 	uxtah	r3, r3, sl
 80086ac:	fb06 220e 	mla	r2, r6, lr, r2
 80086b0:	9300      	str	r3, [sp, #0]
 80086b2:	9b00      	ldr	r3, [sp, #0]
 80086b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80086b8:	b292      	uxth	r2, r2
 80086ba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80086be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086c2:	f8bd 3000 	ldrh.w	r3, [sp]
 80086c6:	4581      	cmp	r9, r0
 80086c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086cc:	f84c 3b04 	str.w	r3, [ip], #4
 80086d0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80086d4:	d2db      	bcs.n	800868e <quorem+0x42>
 80086d6:	f855 300b 	ldr.w	r3, [r5, fp]
 80086da:	b92b      	cbnz	r3, 80086e8 <quorem+0x9c>
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	3b04      	subs	r3, #4
 80086e0:	429d      	cmp	r5, r3
 80086e2:	461a      	mov	r2, r3
 80086e4:	d32c      	bcc.n	8008740 <quorem+0xf4>
 80086e6:	613c      	str	r4, [r7, #16]
 80086e8:	4638      	mov	r0, r7
 80086ea:	f001 fd5b 	bl	800a1a4 <__mcmp>
 80086ee:	2800      	cmp	r0, #0
 80086f0:	db22      	blt.n	8008738 <quorem+0xec>
 80086f2:	3601      	adds	r6, #1
 80086f4:	4629      	mov	r1, r5
 80086f6:	2000      	movs	r0, #0
 80086f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80086fc:	f8d1 c000 	ldr.w	ip, [r1]
 8008700:	b293      	uxth	r3, r2
 8008702:	1ac3      	subs	r3, r0, r3
 8008704:	0c12      	lsrs	r2, r2, #16
 8008706:	fa13 f38c 	uxtah	r3, r3, ip
 800870a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800870e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008712:	b29b      	uxth	r3, r3
 8008714:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008718:	45c1      	cmp	r9, r8
 800871a:	f841 3b04 	str.w	r3, [r1], #4
 800871e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008722:	d2e9      	bcs.n	80086f8 <quorem+0xac>
 8008724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008728:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800872c:	b922      	cbnz	r2, 8008738 <quorem+0xec>
 800872e:	3b04      	subs	r3, #4
 8008730:	429d      	cmp	r5, r3
 8008732:	461a      	mov	r2, r3
 8008734:	d30a      	bcc.n	800874c <quorem+0x100>
 8008736:	613c      	str	r4, [r7, #16]
 8008738:	4630      	mov	r0, r6
 800873a:	b003      	add	sp, #12
 800873c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008740:	6812      	ldr	r2, [r2, #0]
 8008742:	3b04      	subs	r3, #4
 8008744:	2a00      	cmp	r2, #0
 8008746:	d1ce      	bne.n	80086e6 <quorem+0x9a>
 8008748:	3c01      	subs	r4, #1
 800874a:	e7c9      	b.n	80086e0 <quorem+0x94>
 800874c:	6812      	ldr	r2, [r2, #0]
 800874e:	3b04      	subs	r3, #4
 8008750:	2a00      	cmp	r2, #0
 8008752:	d1f0      	bne.n	8008736 <quorem+0xea>
 8008754:	3c01      	subs	r4, #1
 8008756:	e7eb      	b.n	8008730 <quorem+0xe4>
 8008758:	2000      	movs	r0, #0
 800875a:	e7ee      	b.n	800873a <quorem+0xee>
 800875c:	0000      	movs	r0, r0
	...

08008760 <_dtoa_r>:
 8008760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008764:	ed2d 8b04 	vpush	{d8-d9}
 8008768:	69c5      	ldr	r5, [r0, #28]
 800876a:	b093      	sub	sp, #76	; 0x4c
 800876c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008770:	ec57 6b10 	vmov	r6, r7, d0
 8008774:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008778:	9107      	str	r1, [sp, #28]
 800877a:	4604      	mov	r4, r0
 800877c:	920a      	str	r2, [sp, #40]	; 0x28
 800877e:	930d      	str	r3, [sp, #52]	; 0x34
 8008780:	b975      	cbnz	r5, 80087a0 <_dtoa_r+0x40>
 8008782:	2010      	movs	r0, #16
 8008784:	f001 f982 	bl	8009a8c <malloc>
 8008788:	4602      	mov	r2, r0
 800878a:	61e0      	str	r0, [r4, #28]
 800878c:	b920      	cbnz	r0, 8008798 <_dtoa_r+0x38>
 800878e:	4bae      	ldr	r3, [pc, #696]	; (8008a48 <_dtoa_r+0x2e8>)
 8008790:	21ef      	movs	r1, #239	; 0xef
 8008792:	48ae      	ldr	r0, [pc, #696]	; (8008a4c <_dtoa_r+0x2ec>)
 8008794:	f002 f92a 	bl	800a9ec <__assert_func>
 8008798:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800879c:	6005      	str	r5, [r0, #0]
 800879e:	60c5      	str	r5, [r0, #12]
 80087a0:	69e3      	ldr	r3, [r4, #28]
 80087a2:	6819      	ldr	r1, [r3, #0]
 80087a4:	b151      	cbz	r1, 80087bc <_dtoa_r+0x5c>
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	604a      	str	r2, [r1, #4]
 80087aa:	2301      	movs	r3, #1
 80087ac:	4093      	lsls	r3, r2
 80087ae:	608b      	str	r3, [r1, #8]
 80087b0:	4620      	mov	r0, r4
 80087b2:	f001 fa71 	bl	8009c98 <_Bfree>
 80087b6:	69e3      	ldr	r3, [r4, #28]
 80087b8:	2200      	movs	r2, #0
 80087ba:	601a      	str	r2, [r3, #0]
 80087bc:	1e3b      	subs	r3, r7, #0
 80087be:	bfbb      	ittet	lt
 80087c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087c4:	9303      	strlt	r3, [sp, #12]
 80087c6:	2300      	movge	r3, #0
 80087c8:	2201      	movlt	r2, #1
 80087ca:	bfac      	ite	ge
 80087cc:	f8c8 3000 	strge.w	r3, [r8]
 80087d0:	f8c8 2000 	strlt.w	r2, [r8]
 80087d4:	4b9e      	ldr	r3, [pc, #632]	; (8008a50 <_dtoa_r+0x2f0>)
 80087d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80087da:	ea33 0308 	bics.w	r3, r3, r8
 80087de:	d11b      	bne.n	8008818 <_dtoa_r+0xb8>
 80087e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80087ec:	4333      	orrs	r3, r6
 80087ee:	f000 8593 	beq.w	8009318 <_dtoa_r+0xbb8>
 80087f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087f4:	b963      	cbnz	r3, 8008810 <_dtoa_r+0xb0>
 80087f6:	4b97      	ldr	r3, [pc, #604]	; (8008a54 <_dtoa_r+0x2f4>)
 80087f8:	e027      	b.n	800884a <_dtoa_r+0xea>
 80087fa:	4b97      	ldr	r3, [pc, #604]	; (8008a58 <_dtoa_r+0x2f8>)
 80087fc:	9300      	str	r3, [sp, #0]
 80087fe:	3308      	adds	r3, #8
 8008800:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008802:	6013      	str	r3, [r2, #0]
 8008804:	9800      	ldr	r0, [sp, #0]
 8008806:	b013      	add	sp, #76	; 0x4c
 8008808:	ecbd 8b04 	vpop	{d8-d9}
 800880c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008810:	4b90      	ldr	r3, [pc, #576]	; (8008a54 <_dtoa_r+0x2f4>)
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	3303      	adds	r3, #3
 8008816:	e7f3      	b.n	8008800 <_dtoa_r+0xa0>
 8008818:	ed9d 7b02 	vldr	d7, [sp, #8]
 800881c:	2200      	movs	r2, #0
 800881e:	ec51 0b17 	vmov	r0, r1, d7
 8008822:	eeb0 8a47 	vmov.f32	s16, s14
 8008826:	eef0 8a67 	vmov.f32	s17, s15
 800882a:	2300      	movs	r3, #0
 800882c:	f7f8 f954 	bl	8000ad8 <__aeabi_dcmpeq>
 8008830:	4681      	mov	r9, r0
 8008832:	b160      	cbz	r0, 800884e <_dtoa_r+0xee>
 8008834:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008836:	2301      	movs	r3, #1
 8008838:	6013      	str	r3, [r2, #0]
 800883a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800883c:	2b00      	cmp	r3, #0
 800883e:	f000 8568 	beq.w	8009312 <_dtoa_r+0xbb2>
 8008842:	4b86      	ldr	r3, [pc, #536]	; (8008a5c <_dtoa_r+0x2fc>)
 8008844:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008846:	6013      	str	r3, [r2, #0]
 8008848:	3b01      	subs	r3, #1
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	e7da      	b.n	8008804 <_dtoa_r+0xa4>
 800884e:	aa10      	add	r2, sp, #64	; 0x40
 8008850:	a911      	add	r1, sp, #68	; 0x44
 8008852:	4620      	mov	r0, r4
 8008854:	eeb0 0a48 	vmov.f32	s0, s16
 8008858:	eef0 0a68 	vmov.f32	s1, s17
 800885c:	f001 fdb8 	bl	800a3d0 <__d2b>
 8008860:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008864:	4682      	mov	sl, r0
 8008866:	2d00      	cmp	r5, #0
 8008868:	d07f      	beq.n	800896a <_dtoa_r+0x20a>
 800886a:	ee18 3a90 	vmov	r3, s17
 800886e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008872:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008876:	ec51 0b18 	vmov	r0, r1, d8
 800887a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800887e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008882:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008886:	4619      	mov	r1, r3
 8008888:	2200      	movs	r2, #0
 800888a:	4b75      	ldr	r3, [pc, #468]	; (8008a60 <_dtoa_r+0x300>)
 800888c:	f7f7 fd04 	bl	8000298 <__aeabi_dsub>
 8008890:	a367      	add	r3, pc, #412	; (adr r3, 8008a30 <_dtoa_r+0x2d0>)
 8008892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008896:	f7f7 feb7 	bl	8000608 <__aeabi_dmul>
 800889a:	a367      	add	r3, pc, #412	; (adr r3, 8008a38 <_dtoa_r+0x2d8>)
 800889c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a0:	f7f7 fcfc 	bl	800029c <__adddf3>
 80088a4:	4606      	mov	r6, r0
 80088a6:	4628      	mov	r0, r5
 80088a8:	460f      	mov	r7, r1
 80088aa:	f7f7 fe43 	bl	8000534 <__aeabi_i2d>
 80088ae:	a364      	add	r3, pc, #400	; (adr r3, 8008a40 <_dtoa_r+0x2e0>)
 80088b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b4:	f7f7 fea8 	bl	8000608 <__aeabi_dmul>
 80088b8:	4602      	mov	r2, r0
 80088ba:	460b      	mov	r3, r1
 80088bc:	4630      	mov	r0, r6
 80088be:	4639      	mov	r1, r7
 80088c0:	f7f7 fcec 	bl	800029c <__adddf3>
 80088c4:	4606      	mov	r6, r0
 80088c6:	460f      	mov	r7, r1
 80088c8:	f7f8 f94e 	bl	8000b68 <__aeabi_d2iz>
 80088cc:	2200      	movs	r2, #0
 80088ce:	4683      	mov	fp, r0
 80088d0:	2300      	movs	r3, #0
 80088d2:	4630      	mov	r0, r6
 80088d4:	4639      	mov	r1, r7
 80088d6:	f7f8 f909 	bl	8000aec <__aeabi_dcmplt>
 80088da:	b148      	cbz	r0, 80088f0 <_dtoa_r+0x190>
 80088dc:	4658      	mov	r0, fp
 80088de:	f7f7 fe29 	bl	8000534 <__aeabi_i2d>
 80088e2:	4632      	mov	r2, r6
 80088e4:	463b      	mov	r3, r7
 80088e6:	f7f8 f8f7 	bl	8000ad8 <__aeabi_dcmpeq>
 80088ea:	b908      	cbnz	r0, 80088f0 <_dtoa_r+0x190>
 80088ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088f0:	f1bb 0f16 	cmp.w	fp, #22
 80088f4:	d857      	bhi.n	80089a6 <_dtoa_r+0x246>
 80088f6:	4b5b      	ldr	r3, [pc, #364]	; (8008a64 <_dtoa_r+0x304>)
 80088f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80088fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008900:	ec51 0b18 	vmov	r0, r1, d8
 8008904:	f7f8 f8f2 	bl	8000aec <__aeabi_dcmplt>
 8008908:	2800      	cmp	r0, #0
 800890a:	d04e      	beq.n	80089aa <_dtoa_r+0x24a>
 800890c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008910:	2300      	movs	r3, #0
 8008912:	930c      	str	r3, [sp, #48]	; 0x30
 8008914:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008916:	1b5b      	subs	r3, r3, r5
 8008918:	1e5a      	subs	r2, r3, #1
 800891a:	bf45      	ittet	mi
 800891c:	f1c3 0301 	rsbmi	r3, r3, #1
 8008920:	9305      	strmi	r3, [sp, #20]
 8008922:	2300      	movpl	r3, #0
 8008924:	2300      	movmi	r3, #0
 8008926:	9206      	str	r2, [sp, #24]
 8008928:	bf54      	ite	pl
 800892a:	9305      	strpl	r3, [sp, #20]
 800892c:	9306      	strmi	r3, [sp, #24]
 800892e:	f1bb 0f00 	cmp.w	fp, #0
 8008932:	db3c      	blt.n	80089ae <_dtoa_r+0x24e>
 8008934:	9b06      	ldr	r3, [sp, #24]
 8008936:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800893a:	445b      	add	r3, fp
 800893c:	9306      	str	r3, [sp, #24]
 800893e:	2300      	movs	r3, #0
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	9b07      	ldr	r3, [sp, #28]
 8008944:	2b09      	cmp	r3, #9
 8008946:	d868      	bhi.n	8008a1a <_dtoa_r+0x2ba>
 8008948:	2b05      	cmp	r3, #5
 800894a:	bfc4      	itt	gt
 800894c:	3b04      	subgt	r3, #4
 800894e:	9307      	strgt	r3, [sp, #28]
 8008950:	9b07      	ldr	r3, [sp, #28]
 8008952:	f1a3 0302 	sub.w	r3, r3, #2
 8008956:	bfcc      	ite	gt
 8008958:	2500      	movgt	r5, #0
 800895a:	2501      	movle	r5, #1
 800895c:	2b03      	cmp	r3, #3
 800895e:	f200 8085 	bhi.w	8008a6c <_dtoa_r+0x30c>
 8008962:	e8df f003 	tbb	[pc, r3]
 8008966:	3b2e      	.short	0x3b2e
 8008968:	5839      	.short	0x5839
 800896a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800896e:	441d      	add	r5, r3
 8008970:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008974:	2b20      	cmp	r3, #32
 8008976:	bfc1      	itttt	gt
 8008978:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800897c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008980:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008984:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008988:	bfd6      	itet	le
 800898a:	f1c3 0320 	rsble	r3, r3, #32
 800898e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008992:	fa06 f003 	lslle.w	r0, r6, r3
 8008996:	f7f7 fdbd 	bl	8000514 <__aeabi_ui2d>
 800899a:	2201      	movs	r2, #1
 800899c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80089a0:	3d01      	subs	r5, #1
 80089a2:	920e      	str	r2, [sp, #56]	; 0x38
 80089a4:	e76f      	b.n	8008886 <_dtoa_r+0x126>
 80089a6:	2301      	movs	r3, #1
 80089a8:	e7b3      	b.n	8008912 <_dtoa_r+0x1b2>
 80089aa:	900c      	str	r0, [sp, #48]	; 0x30
 80089ac:	e7b2      	b.n	8008914 <_dtoa_r+0x1b4>
 80089ae:	9b05      	ldr	r3, [sp, #20]
 80089b0:	eba3 030b 	sub.w	r3, r3, fp
 80089b4:	9305      	str	r3, [sp, #20]
 80089b6:	f1cb 0300 	rsb	r3, fp, #0
 80089ba:	9308      	str	r3, [sp, #32]
 80089bc:	2300      	movs	r3, #0
 80089be:	930b      	str	r3, [sp, #44]	; 0x2c
 80089c0:	e7bf      	b.n	8008942 <_dtoa_r+0x1e2>
 80089c2:	2300      	movs	r3, #0
 80089c4:	9309      	str	r3, [sp, #36]	; 0x24
 80089c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	dc52      	bgt.n	8008a72 <_dtoa_r+0x312>
 80089cc:	2301      	movs	r3, #1
 80089ce:	9301      	str	r3, [sp, #4]
 80089d0:	9304      	str	r3, [sp, #16]
 80089d2:	461a      	mov	r2, r3
 80089d4:	920a      	str	r2, [sp, #40]	; 0x28
 80089d6:	e00b      	b.n	80089f0 <_dtoa_r+0x290>
 80089d8:	2301      	movs	r3, #1
 80089da:	e7f3      	b.n	80089c4 <_dtoa_r+0x264>
 80089dc:	2300      	movs	r3, #0
 80089de:	9309      	str	r3, [sp, #36]	; 0x24
 80089e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e2:	445b      	add	r3, fp
 80089e4:	9301      	str	r3, [sp, #4]
 80089e6:	3301      	adds	r3, #1
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	9304      	str	r3, [sp, #16]
 80089ec:	bfb8      	it	lt
 80089ee:	2301      	movlt	r3, #1
 80089f0:	69e0      	ldr	r0, [r4, #28]
 80089f2:	2100      	movs	r1, #0
 80089f4:	2204      	movs	r2, #4
 80089f6:	f102 0614 	add.w	r6, r2, #20
 80089fa:	429e      	cmp	r6, r3
 80089fc:	d93d      	bls.n	8008a7a <_dtoa_r+0x31a>
 80089fe:	6041      	str	r1, [r0, #4]
 8008a00:	4620      	mov	r0, r4
 8008a02:	f001 f909 	bl	8009c18 <_Balloc>
 8008a06:	9000      	str	r0, [sp, #0]
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d139      	bne.n	8008a80 <_dtoa_r+0x320>
 8008a0c:	4b16      	ldr	r3, [pc, #88]	; (8008a68 <_dtoa_r+0x308>)
 8008a0e:	4602      	mov	r2, r0
 8008a10:	f240 11af 	movw	r1, #431	; 0x1af
 8008a14:	e6bd      	b.n	8008792 <_dtoa_r+0x32>
 8008a16:	2301      	movs	r3, #1
 8008a18:	e7e1      	b.n	80089de <_dtoa_r+0x27e>
 8008a1a:	2501      	movs	r5, #1
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	9307      	str	r3, [sp, #28]
 8008a20:	9509      	str	r5, [sp, #36]	; 0x24
 8008a22:	f04f 33ff 	mov.w	r3, #4294967295
 8008a26:	9301      	str	r3, [sp, #4]
 8008a28:	9304      	str	r3, [sp, #16]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	2312      	movs	r3, #18
 8008a2e:	e7d1      	b.n	80089d4 <_dtoa_r+0x274>
 8008a30:	636f4361 	.word	0x636f4361
 8008a34:	3fd287a7 	.word	0x3fd287a7
 8008a38:	8b60c8b3 	.word	0x8b60c8b3
 8008a3c:	3fc68a28 	.word	0x3fc68a28
 8008a40:	509f79fb 	.word	0x509f79fb
 8008a44:	3fd34413 	.word	0x3fd34413
 8008a48:	0800b90f 	.word	0x0800b90f
 8008a4c:	0800b926 	.word	0x0800b926
 8008a50:	7ff00000 	.word	0x7ff00000
 8008a54:	0800b90b 	.word	0x0800b90b
 8008a58:	0800b902 	.word	0x0800b902
 8008a5c:	0800b8d2 	.word	0x0800b8d2
 8008a60:	3ff80000 	.word	0x3ff80000
 8008a64:	0800ba70 	.word	0x0800ba70
 8008a68:	0800b97e 	.word	0x0800b97e
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a70:	e7d7      	b.n	8008a22 <_dtoa_r+0x2c2>
 8008a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a74:	9301      	str	r3, [sp, #4]
 8008a76:	9304      	str	r3, [sp, #16]
 8008a78:	e7ba      	b.n	80089f0 <_dtoa_r+0x290>
 8008a7a:	3101      	adds	r1, #1
 8008a7c:	0052      	lsls	r2, r2, #1
 8008a7e:	e7ba      	b.n	80089f6 <_dtoa_r+0x296>
 8008a80:	69e3      	ldr	r3, [r4, #28]
 8008a82:	9a00      	ldr	r2, [sp, #0]
 8008a84:	601a      	str	r2, [r3, #0]
 8008a86:	9b04      	ldr	r3, [sp, #16]
 8008a88:	2b0e      	cmp	r3, #14
 8008a8a:	f200 80a8 	bhi.w	8008bde <_dtoa_r+0x47e>
 8008a8e:	2d00      	cmp	r5, #0
 8008a90:	f000 80a5 	beq.w	8008bde <_dtoa_r+0x47e>
 8008a94:	f1bb 0f00 	cmp.w	fp, #0
 8008a98:	dd38      	ble.n	8008b0c <_dtoa_r+0x3ac>
 8008a9a:	4bc0      	ldr	r3, [pc, #768]	; (8008d9c <_dtoa_r+0x63c>)
 8008a9c:	f00b 020f 	and.w	r2, fp, #15
 8008aa0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008aa4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008aa8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008aac:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008ab0:	d019      	beq.n	8008ae6 <_dtoa_r+0x386>
 8008ab2:	4bbb      	ldr	r3, [pc, #748]	; (8008da0 <_dtoa_r+0x640>)
 8008ab4:	ec51 0b18 	vmov	r0, r1, d8
 8008ab8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008abc:	f7f7 fece 	bl	800085c <__aeabi_ddiv>
 8008ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ac4:	f008 080f 	and.w	r8, r8, #15
 8008ac8:	2503      	movs	r5, #3
 8008aca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008da0 <_dtoa_r+0x640>
 8008ace:	f1b8 0f00 	cmp.w	r8, #0
 8008ad2:	d10a      	bne.n	8008aea <_dtoa_r+0x38a>
 8008ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad8:	4632      	mov	r2, r6
 8008ada:	463b      	mov	r3, r7
 8008adc:	f7f7 febe 	bl	800085c <__aeabi_ddiv>
 8008ae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ae4:	e02b      	b.n	8008b3e <_dtoa_r+0x3de>
 8008ae6:	2502      	movs	r5, #2
 8008ae8:	e7ef      	b.n	8008aca <_dtoa_r+0x36a>
 8008aea:	f018 0f01 	tst.w	r8, #1
 8008aee:	d008      	beq.n	8008b02 <_dtoa_r+0x3a2>
 8008af0:	4630      	mov	r0, r6
 8008af2:	4639      	mov	r1, r7
 8008af4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008af8:	f7f7 fd86 	bl	8000608 <__aeabi_dmul>
 8008afc:	3501      	adds	r5, #1
 8008afe:	4606      	mov	r6, r0
 8008b00:	460f      	mov	r7, r1
 8008b02:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008b06:	f109 0908 	add.w	r9, r9, #8
 8008b0a:	e7e0      	b.n	8008ace <_dtoa_r+0x36e>
 8008b0c:	f000 809f 	beq.w	8008c4e <_dtoa_r+0x4ee>
 8008b10:	f1cb 0600 	rsb	r6, fp, #0
 8008b14:	4ba1      	ldr	r3, [pc, #644]	; (8008d9c <_dtoa_r+0x63c>)
 8008b16:	4fa2      	ldr	r7, [pc, #648]	; (8008da0 <_dtoa_r+0x640>)
 8008b18:	f006 020f 	and.w	r2, r6, #15
 8008b1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	ec51 0b18 	vmov	r0, r1, d8
 8008b28:	f7f7 fd6e 	bl	8000608 <__aeabi_dmul>
 8008b2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b30:	1136      	asrs	r6, r6, #4
 8008b32:	2300      	movs	r3, #0
 8008b34:	2502      	movs	r5, #2
 8008b36:	2e00      	cmp	r6, #0
 8008b38:	d17e      	bne.n	8008c38 <_dtoa_r+0x4d8>
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1d0      	bne.n	8008ae0 <_dtoa_r+0x380>
 8008b3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b40:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f000 8084 	beq.w	8008c52 <_dtoa_r+0x4f2>
 8008b4a:	4b96      	ldr	r3, [pc, #600]	; (8008da4 <_dtoa_r+0x644>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4640      	mov	r0, r8
 8008b50:	4649      	mov	r1, r9
 8008b52:	f7f7 ffcb 	bl	8000aec <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	d07b      	beq.n	8008c52 <_dtoa_r+0x4f2>
 8008b5a:	9b04      	ldr	r3, [sp, #16]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d078      	beq.n	8008c52 <_dtoa_r+0x4f2>
 8008b60:	9b01      	ldr	r3, [sp, #4]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	dd39      	ble.n	8008bda <_dtoa_r+0x47a>
 8008b66:	4b90      	ldr	r3, [pc, #576]	; (8008da8 <_dtoa_r+0x648>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	f7f7 fd4b 	bl	8000608 <__aeabi_dmul>
 8008b72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b76:	9e01      	ldr	r6, [sp, #4]
 8008b78:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008b82:	4628      	mov	r0, r5
 8008b84:	f7f7 fcd6 	bl	8000534 <__aeabi_i2d>
 8008b88:	4642      	mov	r2, r8
 8008b8a:	464b      	mov	r3, r9
 8008b8c:	f7f7 fd3c 	bl	8000608 <__aeabi_dmul>
 8008b90:	4b86      	ldr	r3, [pc, #536]	; (8008dac <_dtoa_r+0x64c>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	f7f7 fb82 	bl	800029c <__adddf3>
 8008b98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008b9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ba0:	9303      	str	r3, [sp, #12]
 8008ba2:	2e00      	cmp	r6, #0
 8008ba4:	d158      	bne.n	8008c58 <_dtoa_r+0x4f8>
 8008ba6:	4b82      	ldr	r3, [pc, #520]	; (8008db0 <_dtoa_r+0x650>)
 8008ba8:	2200      	movs	r2, #0
 8008baa:	4640      	mov	r0, r8
 8008bac:	4649      	mov	r1, r9
 8008bae:	f7f7 fb73 	bl	8000298 <__aeabi_dsub>
 8008bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bb6:	4680      	mov	r8, r0
 8008bb8:	4689      	mov	r9, r1
 8008bba:	f7f7 ffb5 	bl	8000b28 <__aeabi_dcmpgt>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f040 8296 	bne.w	80090f0 <_dtoa_r+0x990>
 8008bc4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008bc8:	4640      	mov	r0, r8
 8008bca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bce:	4649      	mov	r1, r9
 8008bd0:	f7f7 ff8c 	bl	8000aec <__aeabi_dcmplt>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	f040 8289 	bne.w	80090ec <_dtoa_r+0x98c>
 8008bda:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f2c0 814e 	blt.w	8008e82 <_dtoa_r+0x722>
 8008be6:	f1bb 0f0e 	cmp.w	fp, #14
 8008bea:	f300 814a 	bgt.w	8008e82 <_dtoa_r+0x722>
 8008bee:	4b6b      	ldr	r3, [pc, #428]	; (8008d9c <_dtoa_r+0x63c>)
 8008bf0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008bf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f280 80dc 	bge.w	8008db8 <_dtoa_r+0x658>
 8008c00:	9b04      	ldr	r3, [sp, #16]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f300 80d8 	bgt.w	8008db8 <_dtoa_r+0x658>
 8008c08:	f040 826f 	bne.w	80090ea <_dtoa_r+0x98a>
 8008c0c:	4b68      	ldr	r3, [pc, #416]	; (8008db0 <_dtoa_r+0x650>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	4640      	mov	r0, r8
 8008c12:	4649      	mov	r1, r9
 8008c14:	f7f7 fcf8 	bl	8000608 <__aeabi_dmul>
 8008c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c1c:	f7f7 ff7a 	bl	8000b14 <__aeabi_dcmpge>
 8008c20:	9e04      	ldr	r6, [sp, #16]
 8008c22:	4637      	mov	r7, r6
 8008c24:	2800      	cmp	r0, #0
 8008c26:	f040 8245 	bne.w	80090b4 <_dtoa_r+0x954>
 8008c2a:	9d00      	ldr	r5, [sp, #0]
 8008c2c:	2331      	movs	r3, #49	; 0x31
 8008c2e:	f805 3b01 	strb.w	r3, [r5], #1
 8008c32:	f10b 0b01 	add.w	fp, fp, #1
 8008c36:	e241      	b.n	80090bc <_dtoa_r+0x95c>
 8008c38:	07f2      	lsls	r2, r6, #31
 8008c3a:	d505      	bpl.n	8008c48 <_dtoa_r+0x4e8>
 8008c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c40:	f7f7 fce2 	bl	8000608 <__aeabi_dmul>
 8008c44:	3501      	adds	r5, #1
 8008c46:	2301      	movs	r3, #1
 8008c48:	1076      	asrs	r6, r6, #1
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	e773      	b.n	8008b36 <_dtoa_r+0x3d6>
 8008c4e:	2502      	movs	r5, #2
 8008c50:	e775      	b.n	8008b3e <_dtoa_r+0x3de>
 8008c52:	9e04      	ldr	r6, [sp, #16]
 8008c54:	465f      	mov	r7, fp
 8008c56:	e792      	b.n	8008b7e <_dtoa_r+0x41e>
 8008c58:	9900      	ldr	r1, [sp, #0]
 8008c5a:	4b50      	ldr	r3, [pc, #320]	; (8008d9c <_dtoa_r+0x63c>)
 8008c5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c60:	4431      	add	r1, r6
 8008c62:	9102      	str	r1, [sp, #8]
 8008c64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c66:	eeb0 9a47 	vmov.f32	s18, s14
 8008c6a:	eef0 9a67 	vmov.f32	s19, s15
 8008c6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008c72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c76:	2900      	cmp	r1, #0
 8008c78:	d044      	beq.n	8008d04 <_dtoa_r+0x5a4>
 8008c7a:	494e      	ldr	r1, [pc, #312]	; (8008db4 <_dtoa_r+0x654>)
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f7f7 fded 	bl	800085c <__aeabi_ddiv>
 8008c82:	ec53 2b19 	vmov	r2, r3, d9
 8008c86:	f7f7 fb07 	bl	8000298 <__aeabi_dsub>
 8008c8a:	9d00      	ldr	r5, [sp, #0]
 8008c8c:	ec41 0b19 	vmov	d9, r0, r1
 8008c90:	4649      	mov	r1, r9
 8008c92:	4640      	mov	r0, r8
 8008c94:	f7f7 ff68 	bl	8000b68 <__aeabi_d2iz>
 8008c98:	4606      	mov	r6, r0
 8008c9a:	f7f7 fc4b 	bl	8000534 <__aeabi_i2d>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	4640      	mov	r0, r8
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	f7f7 faf7 	bl	8000298 <__aeabi_dsub>
 8008caa:	3630      	adds	r6, #48	; 0x30
 8008cac:	f805 6b01 	strb.w	r6, [r5], #1
 8008cb0:	ec53 2b19 	vmov	r2, r3, d9
 8008cb4:	4680      	mov	r8, r0
 8008cb6:	4689      	mov	r9, r1
 8008cb8:	f7f7 ff18 	bl	8000aec <__aeabi_dcmplt>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d164      	bne.n	8008d8a <_dtoa_r+0x62a>
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	464b      	mov	r3, r9
 8008cc4:	4937      	ldr	r1, [pc, #220]	; (8008da4 <_dtoa_r+0x644>)
 8008cc6:	2000      	movs	r0, #0
 8008cc8:	f7f7 fae6 	bl	8000298 <__aeabi_dsub>
 8008ccc:	ec53 2b19 	vmov	r2, r3, d9
 8008cd0:	f7f7 ff0c 	bl	8000aec <__aeabi_dcmplt>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f040 80b6 	bne.w	8008e46 <_dtoa_r+0x6e6>
 8008cda:	9b02      	ldr	r3, [sp, #8]
 8008cdc:	429d      	cmp	r5, r3
 8008cde:	f43f af7c 	beq.w	8008bda <_dtoa_r+0x47a>
 8008ce2:	4b31      	ldr	r3, [pc, #196]	; (8008da8 <_dtoa_r+0x648>)
 8008ce4:	ec51 0b19 	vmov	r0, r1, d9
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f7f7 fc8d 	bl	8000608 <__aeabi_dmul>
 8008cee:	4b2e      	ldr	r3, [pc, #184]	; (8008da8 <_dtoa_r+0x648>)
 8008cf0:	ec41 0b19 	vmov	d9, r0, r1
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4640      	mov	r0, r8
 8008cf8:	4649      	mov	r1, r9
 8008cfa:	f7f7 fc85 	bl	8000608 <__aeabi_dmul>
 8008cfe:	4680      	mov	r8, r0
 8008d00:	4689      	mov	r9, r1
 8008d02:	e7c5      	b.n	8008c90 <_dtoa_r+0x530>
 8008d04:	ec51 0b17 	vmov	r0, r1, d7
 8008d08:	f7f7 fc7e 	bl	8000608 <__aeabi_dmul>
 8008d0c:	9b02      	ldr	r3, [sp, #8]
 8008d0e:	9d00      	ldr	r5, [sp, #0]
 8008d10:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d12:	ec41 0b19 	vmov	d9, r0, r1
 8008d16:	4649      	mov	r1, r9
 8008d18:	4640      	mov	r0, r8
 8008d1a:	f7f7 ff25 	bl	8000b68 <__aeabi_d2iz>
 8008d1e:	4606      	mov	r6, r0
 8008d20:	f7f7 fc08 	bl	8000534 <__aeabi_i2d>
 8008d24:	3630      	adds	r6, #48	; 0x30
 8008d26:	4602      	mov	r2, r0
 8008d28:	460b      	mov	r3, r1
 8008d2a:	4640      	mov	r0, r8
 8008d2c:	4649      	mov	r1, r9
 8008d2e:	f7f7 fab3 	bl	8000298 <__aeabi_dsub>
 8008d32:	f805 6b01 	strb.w	r6, [r5], #1
 8008d36:	9b02      	ldr	r3, [sp, #8]
 8008d38:	429d      	cmp	r5, r3
 8008d3a:	4680      	mov	r8, r0
 8008d3c:	4689      	mov	r9, r1
 8008d3e:	f04f 0200 	mov.w	r2, #0
 8008d42:	d124      	bne.n	8008d8e <_dtoa_r+0x62e>
 8008d44:	4b1b      	ldr	r3, [pc, #108]	; (8008db4 <_dtoa_r+0x654>)
 8008d46:	ec51 0b19 	vmov	r0, r1, d9
 8008d4a:	f7f7 faa7 	bl	800029c <__adddf3>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	460b      	mov	r3, r1
 8008d52:	4640      	mov	r0, r8
 8008d54:	4649      	mov	r1, r9
 8008d56:	f7f7 fee7 	bl	8000b28 <__aeabi_dcmpgt>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	d173      	bne.n	8008e46 <_dtoa_r+0x6e6>
 8008d5e:	ec53 2b19 	vmov	r2, r3, d9
 8008d62:	4914      	ldr	r1, [pc, #80]	; (8008db4 <_dtoa_r+0x654>)
 8008d64:	2000      	movs	r0, #0
 8008d66:	f7f7 fa97 	bl	8000298 <__aeabi_dsub>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4640      	mov	r0, r8
 8008d70:	4649      	mov	r1, r9
 8008d72:	f7f7 febb 	bl	8000aec <__aeabi_dcmplt>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f43f af2f 	beq.w	8008bda <_dtoa_r+0x47a>
 8008d7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008d7e:	1e6b      	subs	r3, r5, #1
 8008d80:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d86:	2b30      	cmp	r3, #48	; 0x30
 8008d88:	d0f8      	beq.n	8008d7c <_dtoa_r+0x61c>
 8008d8a:	46bb      	mov	fp, r7
 8008d8c:	e04a      	b.n	8008e24 <_dtoa_r+0x6c4>
 8008d8e:	4b06      	ldr	r3, [pc, #24]	; (8008da8 <_dtoa_r+0x648>)
 8008d90:	f7f7 fc3a 	bl	8000608 <__aeabi_dmul>
 8008d94:	4680      	mov	r8, r0
 8008d96:	4689      	mov	r9, r1
 8008d98:	e7bd      	b.n	8008d16 <_dtoa_r+0x5b6>
 8008d9a:	bf00      	nop
 8008d9c:	0800ba70 	.word	0x0800ba70
 8008da0:	0800ba48 	.word	0x0800ba48
 8008da4:	3ff00000 	.word	0x3ff00000
 8008da8:	40240000 	.word	0x40240000
 8008dac:	401c0000 	.word	0x401c0000
 8008db0:	40140000 	.word	0x40140000
 8008db4:	3fe00000 	.word	0x3fe00000
 8008db8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008dbc:	9d00      	ldr	r5, [sp, #0]
 8008dbe:	4642      	mov	r2, r8
 8008dc0:	464b      	mov	r3, r9
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	4639      	mov	r1, r7
 8008dc6:	f7f7 fd49 	bl	800085c <__aeabi_ddiv>
 8008dca:	f7f7 fecd 	bl	8000b68 <__aeabi_d2iz>
 8008dce:	9001      	str	r0, [sp, #4]
 8008dd0:	f7f7 fbb0 	bl	8000534 <__aeabi_i2d>
 8008dd4:	4642      	mov	r2, r8
 8008dd6:	464b      	mov	r3, r9
 8008dd8:	f7f7 fc16 	bl	8000608 <__aeabi_dmul>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	4630      	mov	r0, r6
 8008de2:	4639      	mov	r1, r7
 8008de4:	f7f7 fa58 	bl	8000298 <__aeabi_dsub>
 8008de8:	9e01      	ldr	r6, [sp, #4]
 8008dea:	9f04      	ldr	r7, [sp, #16]
 8008dec:	3630      	adds	r6, #48	; 0x30
 8008dee:	f805 6b01 	strb.w	r6, [r5], #1
 8008df2:	9e00      	ldr	r6, [sp, #0]
 8008df4:	1bae      	subs	r6, r5, r6
 8008df6:	42b7      	cmp	r7, r6
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	d134      	bne.n	8008e68 <_dtoa_r+0x708>
 8008dfe:	f7f7 fa4d 	bl	800029c <__adddf3>
 8008e02:	4642      	mov	r2, r8
 8008e04:	464b      	mov	r3, r9
 8008e06:	4606      	mov	r6, r0
 8008e08:	460f      	mov	r7, r1
 8008e0a:	f7f7 fe8d 	bl	8000b28 <__aeabi_dcmpgt>
 8008e0e:	b9c8      	cbnz	r0, 8008e44 <_dtoa_r+0x6e4>
 8008e10:	4642      	mov	r2, r8
 8008e12:	464b      	mov	r3, r9
 8008e14:	4630      	mov	r0, r6
 8008e16:	4639      	mov	r1, r7
 8008e18:	f7f7 fe5e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e1c:	b110      	cbz	r0, 8008e24 <_dtoa_r+0x6c4>
 8008e1e:	9b01      	ldr	r3, [sp, #4]
 8008e20:	07db      	lsls	r3, r3, #31
 8008e22:	d40f      	bmi.n	8008e44 <_dtoa_r+0x6e4>
 8008e24:	4651      	mov	r1, sl
 8008e26:	4620      	mov	r0, r4
 8008e28:	f000 ff36 	bl	8009c98 <_Bfree>
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e30:	702b      	strb	r3, [r5, #0]
 8008e32:	f10b 0301 	add.w	r3, fp, #1
 8008e36:	6013      	str	r3, [r2, #0]
 8008e38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f43f ace2 	beq.w	8008804 <_dtoa_r+0xa4>
 8008e40:	601d      	str	r5, [r3, #0]
 8008e42:	e4df      	b.n	8008804 <_dtoa_r+0xa4>
 8008e44:	465f      	mov	r7, fp
 8008e46:	462b      	mov	r3, r5
 8008e48:	461d      	mov	r5, r3
 8008e4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e4e:	2a39      	cmp	r2, #57	; 0x39
 8008e50:	d106      	bne.n	8008e60 <_dtoa_r+0x700>
 8008e52:	9a00      	ldr	r2, [sp, #0]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d1f7      	bne.n	8008e48 <_dtoa_r+0x6e8>
 8008e58:	9900      	ldr	r1, [sp, #0]
 8008e5a:	2230      	movs	r2, #48	; 0x30
 8008e5c:	3701      	adds	r7, #1
 8008e5e:	700a      	strb	r2, [r1, #0]
 8008e60:	781a      	ldrb	r2, [r3, #0]
 8008e62:	3201      	adds	r2, #1
 8008e64:	701a      	strb	r2, [r3, #0]
 8008e66:	e790      	b.n	8008d8a <_dtoa_r+0x62a>
 8008e68:	4ba3      	ldr	r3, [pc, #652]	; (80090f8 <_dtoa_r+0x998>)
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f7f7 fbcc 	bl	8000608 <__aeabi_dmul>
 8008e70:	2200      	movs	r2, #0
 8008e72:	2300      	movs	r3, #0
 8008e74:	4606      	mov	r6, r0
 8008e76:	460f      	mov	r7, r1
 8008e78:	f7f7 fe2e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	d09e      	beq.n	8008dbe <_dtoa_r+0x65e>
 8008e80:	e7d0      	b.n	8008e24 <_dtoa_r+0x6c4>
 8008e82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	f000 80ca 	beq.w	800901e <_dtoa_r+0x8be>
 8008e8a:	9a07      	ldr	r2, [sp, #28]
 8008e8c:	2a01      	cmp	r2, #1
 8008e8e:	f300 80ad 	bgt.w	8008fec <_dtoa_r+0x88c>
 8008e92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e94:	2a00      	cmp	r2, #0
 8008e96:	f000 80a5 	beq.w	8008fe4 <_dtoa_r+0x884>
 8008e9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008e9e:	9e08      	ldr	r6, [sp, #32]
 8008ea0:	9d05      	ldr	r5, [sp, #20]
 8008ea2:	9a05      	ldr	r2, [sp, #20]
 8008ea4:	441a      	add	r2, r3
 8008ea6:	9205      	str	r2, [sp, #20]
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	2101      	movs	r1, #1
 8008eac:	441a      	add	r2, r3
 8008eae:	4620      	mov	r0, r4
 8008eb0:	9206      	str	r2, [sp, #24]
 8008eb2:	f000 fff1 	bl	8009e98 <__i2b>
 8008eb6:	4607      	mov	r7, r0
 8008eb8:	b165      	cbz	r5, 8008ed4 <_dtoa_r+0x774>
 8008eba:	9b06      	ldr	r3, [sp, #24]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	dd09      	ble.n	8008ed4 <_dtoa_r+0x774>
 8008ec0:	42ab      	cmp	r3, r5
 8008ec2:	9a05      	ldr	r2, [sp, #20]
 8008ec4:	bfa8      	it	ge
 8008ec6:	462b      	movge	r3, r5
 8008ec8:	1ad2      	subs	r2, r2, r3
 8008eca:	9205      	str	r2, [sp, #20]
 8008ecc:	9a06      	ldr	r2, [sp, #24]
 8008ece:	1aed      	subs	r5, r5, r3
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	9306      	str	r3, [sp, #24]
 8008ed4:	9b08      	ldr	r3, [sp, #32]
 8008ed6:	b1f3      	cbz	r3, 8008f16 <_dtoa_r+0x7b6>
 8008ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f000 80a3 	beq.w	8009026 <_dtoa_r+0x8c6>
 8008ee0:	2e00      	cmp	r6, #0
 8008ee2:	dd10      	ble.n	8008f06 <_dtoa_r+0x7a6>
 8008ee4:	4639      	mov	r1, r7
 8008ee6:	4632      	mov	r2, r6
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f001 f895 	bl	800a018 <__pow5mult>
 8008eee:	4652      	mov	r2, sl
 8008ef0:	4601      	mov	r1, r0
 8008ef2:	4607      	mov	r7, r0
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f000 ffe5 	bl	8009ec4 <__multiply>
 8008efa:	4651      	mov	r1, sl
 8008efc:	4680      	mov	r8, r0
 8008efe:	4620      	mov	r0, r4
 8008f00:	f000 feca 	bl	8009c98 <_Bfree>
 8008f04:	46c2      	mov	sl, r8
 8008f06:	9b08      	ldr	r3, [sp, #32]
 8008f08:	1b9a      	subs	r2, r3, r6
 8008f0a:	d004      	beq.n	8008f16 <_dtoa_r+0x7b6>
 8008f0c:	4651      	mov	r1, sl
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f001 f882 	bl	800a018 <__pow5mult>
 8008f14:	4682      	mov	sl, r0
 8008f16:	2101      	movs	r1, #1
 8008f18:	4620      	mov	r0, r4
 8008f1a:	f000 ffbd 	bl	8009e98 <__i2b>
 8008f1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	4606      	mov	r6, r0
 8008f24:	f340 8081 	ble.w	800902a <_dtoa_r+0x8ca>
 8008f28:	461a      	mov	r2, r3
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f001 f873 	bl	800a018 <__pow5mult>
 8008f32:	9b07      	ldr	r3, [sp, #28]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	4606      	mov	r6, r0
 8008f38:	dd7a      	ble.n	8009030 <_dtoa_r+0x8d0>
 8008f3a:	f04f 0800 	mov.w	r8, #0
 8008f3e:	6933      	ldr	r3, [r6, #16]
 8008f40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008f44:	6918      	ldr	r0, [r3, #16]
 8008f46:	f000 ff59 	bl	8009dfc <__hi0bits>
 8008f4a:	f1c0 0020 	rsb	r0, r0, #32
 8008f4e:	9b06      	ldr	r3, [sp, #24]
 8008f50:	4418      	add	r0, r3
 8008f52:	f010 001f 	ands.w	r0, r0, #31
 8008f56:	f000 8094 	beq.w	8009082 <_dtoa_r+0x922>
 8008f5a:	f1c0 0320 	rsb	r3, r0, #32
 8008f5e:	2b04      	cmp	r3, #4
 8008f60:	f340 8085 	ble.w	800906e <_dtoa_r+0x90e>
 8008f64:	9b05      	ldr	r3, [sp, #20]
 8008f66:	f1c0 001c 	rsb	r0, r0, #28
 8008f6a:	4403      	add	r3, r0
 8008f6c:	9305      	str	r3, [sp, #20]
 8008f6e:	9b06      	ldr	r3, [sp, #24]
 8008f70:	4403      	add	r3, r0
 8008f72:	4405      	add	r5, r0
 8008f74:	9306      	str	r3, [sp, #24]
 8008f76:	9b05      	ldr	r3, [sp, #20]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	dd05      	ble.n	8008f88 <_dtoa_r+0x828>
 8008f7c:	4651      	mov	r1, sl
 8008f7e:	461a      	mov	r2, r3
 8008f80:	4620      	mov	r0, r4
 8008f82:	f001 f8a3 	bl	800a0cc <__lshift>
 8008f86:	4682      	mov	sl, r0
 8008f88:	9b06      	ldr	r3, [sp, #24]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	dd05      	ble.n	8008f9a <_dtoa_r+0x83a>
 8008f8e:	4631      	mov	r1, r6
 8008f90:	461a      	mov	r2, r3
 8008f92:	4620      	mov	r0, r4
 8008f94:	f001 f89a 	bl	800a0cc <__lshift>
 8008f98:	4606      	mov	r6, r0
 8008f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d072      	beq.n	8009086 <_dtoa_r+0x926>
 8008fa0:	4631      	mov	r1, r6
 8008fa2:	4650      	mov	r0, sl
 8008fa4:	f001 f8fe 	bl	800a1a4 <__mcmp>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	da6c      	bge.n	8009086 <_dtoa_r+0x926>
 8008fac:	2300      	movs	r3, #0
 8008fae:	4651      	mov	r1, sl
 8008fb0:	220a      	movs	r2, #10
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 fe92 	bl	8009cdc <__multadd>
 8008fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008fbe:	4682      	mov	sl, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 81b0 	beq.w	8009326 <_dtoa_r+0xbc6>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	4639      	mov	r1, r7
 8008fca:	220a      	movs	r2, #10
 8008fcc:	4620      	mov	r0, r4
 8008fce:	f000 fe85 	bl	8009cdc <__multadd>
 8008fd2:	9b01      	ldr	r3, [sp, #4]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	4607      	mov	r7, r0
 8008fd8:	f300 8096 	bgt.w	8009108 <_dtoa_r+0x9a8>
 8008fdc:	9b07      	ldr	r3, [sp, #28]
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	dc59      	bgt.n	8009096 <_dtoa_r+0x936>
 8008fe2:	e091      	b.n	8009108 <_dtoa_r+0x9a8>
 8008fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fe6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008fea:	e758      	b.n	8008e9e <_dtoa_r+0x73e>
 8008fec:	9b04      	ldr	r3, [sp, #16]
 8008fee:	1e5e      	subs	r6, r3, #1
 8008ff0:	9b08      	ldr	r3, [sp, #32]
 8008ff2:	42b3      	cmp	r3, r6
 8008ff4:	bfbf      	itttt	lt
 8008ff6:	9b08      	ldrlt	r3, [sp, #32]
 8008ff8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008ffa:	9608      	strlt	r6, [sp, #32]
 8008ffc:	1af3      	sublt	r3, r6, r3
 8008ffe:	bfb4      	ite	lt
 8009000:	18d2      	addlt	r2, r2, r3
 8009002:	1b9e      	subge	r6, r3, r6
 8009004:	9b04      	ldr	r3, [sp, #16]
 8009006:	bfbc      	itt	lt
 8009008:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800900a:	2600      	movlt	r6, #0
 800900c:	2b00      	cmp	r3, #0
 800900e:	bfb7      	itett	lt
 8009010:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009014:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009018:	1a9d      	sublt	r5, r3, r2
 800901a:	2300      	movlt	r3, #0
 800901c:	e741      	b.n	8008ea2 <_dtoa_r+0x742>
 800901e:	9e08      	ldr	r6, [sp, #32]
 8009020:	9d05      	ldr	r5, [sp, #20]
 8009022:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009024:	e748      	b.n	8008eb8 <_dtoa_r+0x758>
 8009026:	9a08      	ldr	r2, [sp, #32]
 8009028:	e770      	b.n	8008f0c <_dtoa_r+0x7ac>
 800902a:	9b07      	ldr	r3, [sp, #28]
 800902c:	2b01      	cmp	r3, #1
 800902e:	dc19      	bgt.n	8009064 <_dtoa_r+0x904>
 8009030:	9b02      	ldr	r3, [sp, #8]
 8009032:	b9bb      	cbnz	r3, 8009064 <_dtoa_r+0x904>
 8009034:	9b03      	ldr	r3, [sp, #12]
 8009036:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800903a:	b99b      	cbnz	r3, 8009064 <_dtoa_r+0x904>
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009042:	0d1b      	lsrs	r3, r3, #20
 8009044:	051b      	lsls	r3, r3, #20
 8009046:	b183      	cbz	r3, 800906a <_dtoa_r+0x90a>
 8009048:	9b05      	ldr	r3, [sp, #20]
 800904a:	3301      	adds	r3, #1
 800904c:	9305      	str	r3, [sp, #20]
 800904e:	9b06      	ldr	r3, [sp, #24]
 8009050:	3301      	adds	r3, #1
 8009052:	9306      	str	r3, [sp, #24]
 8009054:	f04f 0801 	mov.w	r8, #1
 8009058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800905a:	2b00      	cmp	r3, #0
 800905c:	f47f af6f 	bne.w	8008f3e <_dtoa_r+0x7de>
 8009060:	2001      	movs	r0, #1
 8009062:	e774      	b.n	8008f4e <_dtoa_r+0x7ee>
 8009064:	f04f 0800 	mov.w	r8, #0
 8009068:	e7f6      	b.n	8009058 <_dtoa_r+0x8f8>
 800906a:	4698      	mov	r8, r3
 800906c:	e7f4      	b.n	8009058 <_dtoa_r+0x8f8>
 800906e:	d082      	beq.n	8008f76 <_dtoa_r+0x816>
 8009070:	9a05      	ldr	r2, [sp, #20]
 8009072:	331c      	adds	r3, #28
 8009074:	441a      	add	r2, r3
 8009076:	9205      	str	r2, [sp, #20]
 8009078:	9a06      	ldr	r2, [sp, #24]
 800907a:	441a      	add	r2, r3
 800907c:	441d      	add	r5, r3
 800907e:	9206      	str	r2, [sp, #24]
 8009080:	e779      	b.n	8008f76 <_dtoa_r+0x816>
 8009082:	4603      	mov	r3, r0
 8009084:	e7f4      	b.n	8009070 <_dtoa_r+0x910>
 8009086:	9b04      	ldr	r3, [sp, #16]
 8009088:	2b00      	cmp	r3, #0
 800908a:	dc37      	bgt.n	80090fc <_dtoa_r+0x99c>
 800908c:	9b07      	ldr	r3, [sp, #28]
 800908e:	2b02      	cmp	r3, #2
 8009090:	dd34      	ble.n	80090fc <_dtoa_r+0x99c>
 8009092:	9b04      	ldr	r3, [sp, #16]
 8009094:	9301      	str	r3, [sp, #4]
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	b963      	cbnz	r3, 80090b4 <_dtoa_r+0x954>
 800909a:	4631      	mov	r1, r6
 800909c:	2205      	movs	r2, #5
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 fe1c 	bl	8009cdc <__multadd>
 80090a4:	4601      	mov	r1, r0
 80090a6:	4606      	mov	r6, r0
 80090a8:	4650      	mov	r0, sl
 80090aa:	f001 f87b 	bl	800a1a4 <__mcmp>
 80090ae:	2800      	cmp	r0, #0
 80090b0:	f73f adbb 	bgt.w	8008c2a <_dtoa_r+0x4ca>
 80090b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090b6:	9d00      	ldr	r5, [sp, #0]
 80090b8:	ea6f 0b03 	mvn.w	fp, r3
 80090bc:	f04f 0800 	mov.w	r8, #0
 80090c0:	4631      	mov	r1, r6
 80090c2:	4620      	mov	r0, r4
 80090c4:	f000 fde8 	bl	8009c98 <_Bfree>
 80090c8:	2f00      	cmp	r7, #0
 80090ca:	f43f aeab 	beq.w	8008e24 <_dtoa_r+0x6c4>
 80090ce:	f1b8 0f00 	cmp.w	r8, #0
 80090d2:	d005      	beq.n	80090e0 <_dtoa_r+0x980>
 80090d4:	45b8      	cmp	r8, r7
 80090d6:	d003      	beq.n	80090e0 <_dtoa_r+0x980>
 80090d8:	4641      	mov	r1, r8
 80090da:	4620      	mov	r0, r4
 80090dc:	f000 fddc 	bl	8009c98 <_Bfree>
 80090e0:	4639      	mov	r1, r7
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 fdd8 	bl	8009c98 <_Bfree>
 80090e8:	e69c      	b.n	8008e24 <_dtoa_r+0x6c4>
 80090ea:	2600      	movs	r6, #0
 80090ec:	4637      	mov	r7, r6
 80090ee:	e7e1      	b.n	80090b4 <_dtoa_r+0x954>
 80090f0:	46bb      	mov	fp, r7
 80090f2:	4637      	mov	r7, r6
 80090f4:	e599      	b.n	8008c2a <_dtoa_r+0x4ca>
 80090f6:	bf00      	nop
 80090f8:	40240000 	.word	0x40240000
 80090fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f000 80c8 	beq.w	8009294 <_dtoa_r+0xb34>
 8009104:	9b04      	ldr	r3, [sp, #16]
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	2d00      	cmp	r5, #0
 800910a:	dd05      	ble.n	8009118 <_dtoa_r+0x9b8>
 800910c:	4639      	mov	r1, r7
 800910e:	462a      	mov	r2, r5
 8009110:	4620      	mov	r0, r4
 8009112:	f000 ffdb 	bl	800a0cc <__lshift>
 8009116:	4607      	mov	r7, r0
 8009118:	f1b8 0f00 	cmp.w	r8, #0
 800911c:	d05b      	beq.n	80091d6 <_dtoa_r+0xa76>
 800911e:	6879      	ldr	r1, [r7, #4]
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fd79 	bl	8009c18 <_Balloc>
 8009126:	4605      	mov	r5, r0
 8009128:	b928      	cbnz	r0, 8009136 <_dtoa_r+0x9d6>
 800912a:	4b83      	ldr	r3, [pc, #524]	; (8009338 <_dtoa_r+0xbd8>)
 800912c:	4602      	mov	r2, r0
 800912e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009132:	f7ff bb2e 	b.w	8008792 <_dtoa_r+0x32>
 8009136:	693a      	ldr	r2, [r7, #16]
 8009138:	3202      	adds	r2, #2
 800913a:	0092      	lsls	r2, r2, #2
 800913c:	f107 010c 	add.w	r1, r7, #12
 8009140:	300c      	adds	r0, #12
 8009142:	f7ff fa65 	bl	8008610 <memcpy>
 8009146:	2201      	movs	r2, #1
 8009148:	4629      	mov	r1, r5
 800914a:	4620      	mov	r0, r4
 800914c:	f000 ffbe 	bl	800a0cc <__lshift>
 8009150:	9b00      	ldr	r3, [sp, #0]
 8009152:	3301      	adds	r3, #1
 8009154:	9304      	str	r3, [sp, #16]
 8009156:	e9dd 2300 	ldrd	r2, r3, [sp]
 800915a:	4413      	add	r3, r2
 800915c:	9308      	str	r3, [sp, #32]
 800915e:	9b02      	ldr	r3, [sp, #8]
 8009160:	f003 0301 	and.w	r3, r3, #1
 8009164:	46b8      	mov	r8, r7
 8009166:	9306      	str	r3, [sp, #24]
 8009168:	4607      	mov	r7, r0
 800916a:	9b04      	ldr	r3, [sp, #16]
 800916c:	4631      	mov	r1, r6
 800916e:	3b01      	subs	r3, #1
 8009170:	4650      	mov	r0, sl
 8009172:	9301      	str	r3, [sp, #4]
 8009174:	f7ff fa6a 	bl	800864c <quorem>
 8009178:	4641      	mov	r1, r8
 800917a:	9002      	str	r0, [sp, #8]
 800917c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009180:	4650      	mov	r0, sl
 8009182:	f001 f80f 	bl	800a1a4 <__mcmp>
 8009186:	463a      	mov	r2, r7
 8009188:	9005      	str	r0, [sp, #20]
 800918a:	4631      	mov	r1, r6
 800918c:	4620      	mov	r0, r4
 800918e:	f001 f825 	bl	800a1dc <__mdiff>
 8009192:	68c2      	ldr	r2, [r0, #12]
 8009194:	4605      	mov	r5, r0
 8009196:	bb02      	cbnz	r2, 80091da <_dtoa_r+0xa7a>
 8009198:	4601      	mov	r1, r0
 800919a:	4650      	mov	r0, sl
 800919c:	f001 f802 	bl	800a1a4 <__mcmp>
 80091a0:	4602      	mov	r2, r0
 80091a2:	4629      	mov	r1, r5
 80091a4:	4620      	mov	r0, r4
 80091a6:	9209      	str	r2, [sp, #36]	; 0x24
 80091a8:	f000 fd76 	bl	8009c98 <_Bfree>
 80091ac:	9b07      	ldr	r3, [sp, #28]
 80091ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091b0:	9d04      	ldr	r5, [sp, #16]
 80091b2:	ea43 0102 	orr.w	r1, r3, r2
 80091b6:	9b06      	ldr	r3, [sp, #24]
 80091b8:	4319      	orrs	r1, r3
 80091ba:	d110      	bne.n	80091de <_dtoa_r+0xa7e>
 80091bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80091c0:	d029      	beq.n	8009216 <_dtoa_r+0xab6>
 80091c2:	9b05      	ldr	r3, [sp, #20]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	dd02      	ble.n	80091ce <_dtoa_r+0xa6e>
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	f883 9000 	strb.w	r9, [r3]
 80091d4:	e774      	b.n	80090c0 <_dtoa_r+0x960>
 80091d6:	4638      	mov	r0, r7
 80091d8:	e7ba      	b.n	8009150 <_dtoa_r+0x9f0>
 80091da:	2201      	movs	r2, #1
 80091dc:	e7e1      	b.n	80091a2 <_dtoa_r+0xa42>
 80091de:	9b05      	ldr	r3, [sp, #20]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	db04      	blt.n	80091ee <_dtoa_r+0xa8e>
 80091e4:	9907      	ldr	r1, [sp, #28]
 80091e6:	430b      	orrs	r3, r1
 80091e8:	9906      	ldr	r1, [sp, #24]
 80091ea:	430b      	orrs	r3, r1
 80091ec:	d120      	bne.n	8009230 <_dtoa_r+0xad0>
 80091ee:	2a00      	cmp	r2, #0
 80091f0:	dded      	ble.n	80091ce <_dtoa_r+0xa6e>
 80091f2:	4651      	mov	r1, sl
 80091f4:	2201      	movs	r2, #1
 80091f6:	4620      	mov	r0, r4
 80091f8:	f000 ff68 	bl	800a0cc <__lshift>
 80091fc:	4631      	mov	r1, r6
 80091fe:	4682      	mov	sl, r0
 8009200:	f000 ffd0 	bl	800a1a4 <__mcmp>
 8009204:	2800      	cmp	r0, #0
 8009206:	dc03      	bgt.n	8009210 <_dtoa_r+0xab0>
 8009208:	d1e1      	bne.n	80091ce <_dtoa_r+0xa6e>
 800920a:	f019 0f01 	tst.w	r9, #1
 800920e:	d0de      	beq.n	80091ce <_dtoa_r+0xa6e>
 8009210:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009214:	d1d8      	bne.n	80091c8 <_dtoa_r+0xa68>
 8009216:	9a01      	ldr	r2, [sp, #4]
 8009218:	2339      	movs	r3, #57	; 0x39
 800921a:	7013      	strb	r3, [r2, #0]
 800921c:	462b      	mov	r3, r5
 800921e:	461d      	mov	r5, r3
 8009220:	3b01      	subs	r3, #1
 8009222:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009226:	2a39      	cmp	r2, #57	; 0x39
 8009228:	d06c      	beq.n	8009304 <_dtoa_r+0xba4>
 800922a:	3201      	adds	r2, #1
 800922c:	701a      	strb	r2, [r3, #0]
 800922e:	e747      	b.n	80090c0 <_dtoa_r+0x960>
 8009230:	2a00      	cmp	r2, #0
 8009232:	dd07      	ble.n	8009244 <_dtoa_r+0xae4>
 8009234:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009238:	d0ed      	beq.n	8009216 <_dtoa_r+0xab6>
 800923a:	9a01      	ldr	r2, [sp, #4]
 800923c:	f109 0301 	add.w	r3, r9, #1
 8009240:	7013      	strb	r3, [r2, #0]
 8009242:	e73d      	b.n	80090c0 <_dtoa_r+0x960>
 8009244:	9b04      	ldr	r3, [sp, #16]
 8009246:	9a08      	ldr	r2, [sp, #32]
 8009248:	f803 9c01 	strb.w	r9, [r3, #-1]
 800924c:	4293      	cmp	r3, r2
 800924e:	d043      	beq.n	80092d8 <_dtoa_r+0xb78>
 8009250:	4651      	mov	r1, sl
 8009252:	2300      	movs	r3, #0
 8009254:	220a      	movs	r2, #10
 8009256:	4620      	mov	r0, r4
 8009258:	f000 fd40 	bl	8009cdc <__multadd>
 800925c:	45b8      	cmp	r8, r7
 800925e:	4682      	mov	sl, r0
 8009260:	f04f 0300 	mov.w	r3, #0
 8009264:	f04f 020a 	mov.w	r2, #10
 8009268:	4641      	mov	r1, r8
 800926a:	4620      	mov	r0, r4
 800926c:	d107      	bne.n	800927e <_dtoa_r+0xb1e>
 800926e:	f000 fd35 	bl	8009cdc <__multadd>
 8009272:	4680      	mov	r8, r0
 8009274:	4607      	mov	r7, r0
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	3301      	adds	r3, #1
 800927a:	9304      	str	r3, [sp, #16]
 800927c:	e775      	b.n	800916a <_dtoa_r+0xa0a>
 800927e:	f000 fd2d 	bl	8009cdc <__multadd>
 8009282:	4639      	mov	r1, r7
 8009284:	4680      	mov	r8, r0
 8009286:	2300      	movs	r3, #0
 8009288:	220a      	movs	r2, #10
 800928a:	4620      	mov	r0, r4
 800928c:	f000 fd26 	bl	8009cdc <__multadd>
 8009290:	4607      	mov	r7, r0
 8009292:	e7f0      	b.n	8009276 <_dtoa_r+0xb16>
 8009294:	9b04      	ldr	r3, [sp, #16]
 8009296:	9301      	str	r3, [sp, #4]
 8009298:	9d00      	ldr	r5, [sp, #0]
 800929a:	4631      	mov	r1, r6
 800929c:	4650      	mov	r0, sl
 800929e:	f7ff f9d5 	bl	800864c <quorem>
 80092a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80092a6:	9b00      	ldr	r3, [sp, #0]
 80092a8:	f805 9b01 	strb.w	r9, [r5], #1
 80092ac:	1aea      	subs	r2, r5, r3
 80092ae:	9b01      	ldr	r3, [sp, #4]
 80092b0:	4293      	cmp	r3, r2
 80092b2:	dd07      	ble.n	80092c4 <_dtoa_r+0xb64>
 80092b4:	4651      	mov	r1, sl
 80092b6:	2300      	movs	r3, #0
 80092b8:	220a      	movs	r2, #10
 80092ba:	4620      	mov	r0, r4
 80092bc:	f000 fd0e 	bl	8009cdc <__multadd>
 80092c0:	4682      	mov	sl, r0
 80092c2:	e7ea      	b.n	800929a <_dtoa_r+0xb3a>
 80092c4:	9b01      	ldr	r3, [sp, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	bfc8      	it	gt
 80092ca:	461d      	movgt	r5, r3
 80092cc:	9b00      	ldr	r3, [sp, #0]
 80092ce:	bfd8      	it	le
 80092d0:	2501      	movle	r5, #1
 80092d2:	441d      	add	r5, r3
 80092d4:	f04f 0800 	mov.w	r8, #0
 80092d8:	4651      	mov	r1, sl
 80092da:	2201      	movs	r2, #1
 80092dc:	4620      	mov	r0, r4
 80092de:	f000 fef5 	bl	800a0cc <__lshift>
 80092e2:	4631      	mov	r1, r6
 80092e4:	4682      	mov	sl, r0
 80092e6:	f000 ff5d 	bl	800a1a4 <__mcmp>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	dc96      	bgt.n	800921c <_dtoa_r+0xabc>
 80092ee:	d102      	bne.n	80092f6 <_dtoa_r+0xb96>
 80092f0:	f019 0f01 	tst.w	r9, #1
 80092f4:	d192      	bne.n	800921c <_dtoa_r+0xabc>
 80092f6:	462b      	mov	r3, r5
 80092f8:	461d      	mov	r5, r3
 80092fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092fe:	2a30      	cmp	r2, #48	; 0x30
 8009300:	d0fa      	beq.n	80092f8 <_dtoa_r+0xb98>
 8009302:	e6dd      	b.n	80090c0 <_dtoa_r+0x960>
 8009304:	9a00      	ldr	r2, [sp, #0]
 8009306:	429a      	cmp	r2, r3
 8009308:	d189      	bne.n	800921e <_dtoa_r+0xabe>
 800930a:	f10b 0b01 	add.w	fp, fp, #1
 800930e:	2331      	movs	r3, #49	; 0x31
 8009310:	e796      	b.n	8009240 <_dtoa_r+0xae0>
 8009312:	4b0a      	ldr	r3, [pc, #40]	; (800933c <_dtoa_r+0xbdc>)
 8009314:	f7ff ba99 	b.w	800884a <_dtoa_r+0xea>
 8009318:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800931a:	2b00      	cmp	r3, #0
 800931c:	f47f aa6d 	bne.w	80087fa <_dtoa_r+0x9a>
 8009320:	4b07      	ldr	r3, [pc, #28]	; (8009340 <_dtoa_r+0xbe0>)
 8009322:	f7ff ba92 	b.w	800884a <_dtoa_r+0xea>
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	2b00      	cmp	r3, #0
 800932a:	dcb5      	bgt.n	8009298 <_dtoa_r+0xb38>
 800932c:	9b07      	ldr	r3, [sp, #28]
 800932e:	2b02      	cmp	r3, #2
 8009330:	f73f aeb1 	bgt.w	8009096 <_dtoa_r+0x936>
 8009334:	e7b0      	b.n	8009298 <_dtoa_r+0xb38>
 8009336:	bf00      	nop
 8009338:	0800b97e 	.word	0x0800b97e
 800933c:	0800b8d1 	.word	0x0800b8d1
 8009340:	0800b902 	.word	0x0800b902

08009344 <_free_r>:
 8009344:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009346:	2900      	cmp	r1, #0
 8009348:	d044      	beq.n	80093d4 <_free_r+0x90>
 800934a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800934e:	9001      	str	r0, [sp, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	f1a1 0404 	sub.w	r4, r1, #4
 8009356:	bfb8      	it	lt
 8009358:	18e4      	addlt	r4, r4, r3
 800935a:	f000 fc51 	bl	8009c00 <__malloc_lock>
 800935e:	4a1e      	ldr	r2, [pc, #120]	; (80093d8 <_free_r+0x94>)
 8009360:	9801      	ldr	r0, [sp, #4]
 8009362:	6813      	ldr	r3, [r2, #0]
 8009364:	b933      	cbnz	r3, 8009374 <_free_r+0x30>
 8009366:	6063      	str	r3, [r4, #4]
 8009368:	6014      	str	r4, [r2, #0]
 800936a:	b003      	add	sp, #12
 800936c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009370:	f000 bc4c 	b.w	8009c0c <__malloc_unlock>
 8009374:	42a3      	cmp	r3, r4
 8009376:	d908      	bls.n	800938a <_free_r+0x46>
 8009378:	6825      	ldr	r5, [r4, #0]
 800937a:	1961      	adds	r1, r4, r5
 800937c:	428b      	cmp	r3, r1
 800937e:	bf01      	itttt	eq
 8009380:	6819      	ldreq	r1, [r3, #0]
 8009382:	685b      	ldreq	r3, [r3, #4]
 8009384:	1949      	addeq	r1, r1, r5
 8009386:	6021      	streq	r1, [r4, #0]
 8009388:	e7ed      	b.n	8009366 <_free_r+0x22>
 800938a:	461a      	mov	r2, r3
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	b10b      	cbz	r3, 8009394 <_free_r+0x50>
 8009390:	42a3      	cmp	r3, r4
 8009392:	d9fa      	bls.n	800938a <_free_r+0x46>
 8009394:	6811      	ldr	r1, [r2, #0]
 8009396:	1855      	adds	r5, r2, r1
 8009398:	42a5      	cmp	r5, r4
 800939a:	d10b      	bne.n	80093b4 <_free_r+0x70>
 800939c:	6824      	ldr	r4, [r4, #0]
 800939e:	4421      	add	r1, r4
 80093a0:	1854      	adds	r4, r2, r1
 80093a2:	42a3      	cmp	r3, r4
 80093a4:	6011      	str	r1, [r2, #0]
 80093a6:	d1e0      	bne.n	800936a <_free_r+0x26>
 80093a8:	681c      	ldr	r4, [r3, #0]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	6053      	str	r3, [r2, #4]
 80093ae:	440c      	add	r4, r1
 80093b0:	6014      	str	r4, [r2, #0]
 80093b2:	e7da      	b.n	800936a <_free_r+0x26>
 80093b4:	d902      	bls.n	80093bc <_free_r+0x78>
 80093b6:	230c      	movs	r3, #12
 80093b8:	6003      	str	r3, [r0, #0]
 80093ba:	e7d6      	b.n	800936a <_free_r+0x26>
 80093bc:	6825      	ldr	r5, [r4, #0]
 80093be:	1961      	adds	r1, r4, r5
 80093c0:	428b      	cmp	r3, r1
 80093c2:	bf04      	itt	eq
 80093c4:	6819      	ldreq	r1, [r3, #0]
 80093c6:	685b      	ldreq	r3, [r3, #4]
 80093c8:	6063      	str	r3, [r4, #4]
 80093ca:	bf04      	itt	eq
 80093cc:	1949      	addeq	r1, r1, r5
 80093ce:	6021      	streq	r1, [r4, #0]
 80093d0:	6054      	str	r4, [r2, #4]
 80093d2:	e7ca      	b.n	800936a <_free_r+0x26>
 80093d4:	b003      	add	sp, #12
 80093d6:	bd30      	pop	{r4, r5, pc}
 80093d8:	2000061c 	.word	0x2000061c

080093dc <rshift>:
 80093dc:	6903      	ldr	r3, [r0, #16]
 80093de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093ea:	f100 0414 	add.w	r4, r0, #20
 80093ee:	dd45      	ble.n	800947c <rshift+0xa0>
 80093f0:	f011 011f 	ands.w	r1, r1, #31
 80093f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093fc:	d10c      	bne.n	8009418 <rshift+0x3c>
 80093fe:	f100 0710 	add.w	r7, r0, #16
 8009402:	4629      	mov	r1, r5
 8009404:	42b1      	cmp	r1, r6
 8009406:	d334      	bcc.n	8009472 <rshift+0x96>
 8009408:	1a9b      	subs	r3, r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	1eea      	subs	r2, r5, #3
 800940e:	4296      	cmp	r6, r2
 8009410:	bf38      	it	cc
 8009412:	2300      	movcc	r3, #0
 8009414:	4423      	add	r3, r4
 8009416:	e015      	b.n	8009444 <rshift+0x68>
 8009418:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800941c:	f1c1 0820 	rsb	r8, r1, #32
 8009420:	40cf      	lsrs	r7, r1
 8009422:	f105 0e04 	add.w	lr, r5, #4
 8009426:	46a1      	mov	r9, r4
 8009428:	4576      	cmp	r6, lr
 800942a:	46f4      	mov	ip, lr
 800942c:	d815      	bhi.n	800945a <rshift+0x7e>
 800942e:	1a9a      	subs	r2, r3, r2
 8009430:	0092      	lsls	r2, r2, #2
 8009432:	3a04      	subs	r2, #4
 8009434:	3501      	adds	r5, #1
 8009436:	42ae      	cmp	r6, r5
 8009438:	bf38      	it	cc
 800943a:	2200      	movcc	r2, #0
 800943c:	18a3      	adds	r3, r4, r2
 800943e:	50a7      	str	r7, [r4, r2]
 8009440:	b107      	cbz	r7, 8009444 <rshift+0x68>
 8009442:	3304      	adds	r3, #4
 8009444:	1b1a      	subs	r2, r3, r4
 8009446:	42a3      	cmp	r3, r4
 8009448:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800944c:	bf08      	it	eq
 800944e:	2300      	moveq	r3, #0
 8009450:	6102      	str	r2, [r0, #16]
 8009452:	bf08      	it	eq
 8009454:	6143      	streq	r3, [r0, #20]
 8009456:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800945a:	f8dc c000 	ldr.w	ip, [ip]
 800945e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009462:	ea4c 0707 	orr.w	r7, ip, r7
 8009466:	f849 7b04 	str.w	r7, [r9], #4
 800946a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800946e:	40cf      	lsrs	r7, r1
 8009470:	e7da      	b.n	8009428 <rshift+0x4c>
 8009472:	f851 cb04 	ldr.w	ip, [r1], #4
 8009476:	f847 cf04 	str.w	ip, [r7, #4]!
 800947a:	e7c3      	b.n	8009404 <rshift+0x28>
 800947c:	4623      	mov	r3, r4
 800947e:	e7e1      	b.n	8009444 <rshift+0x68>

08009480 <__hexdig_fun>:
 8009480:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009484:	2b09      	cmp	r3, #9
 8009486:	d802      	bhi.n	800948e <__hexdig_fun+0xe>
 8009488:	3820      	subs	r0, #32
 800948a:	b2c0      	uxtb	r0, r0
 800948c:	4770      	bx	lr
 800948e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009492:	2b05      	cmp	r3, #5
 8009494:	d801      	bhi.n	800949a <__hexdig_fun+0x1a>
 8009496:	3847      	subs	r0, #71	; 0x47
 8009498:	e7f7      	b.n	800948a <__hexdig_fun+0xa>
 800949a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800949e:	2b05      	cmp	r3, #5
 80094a0:	d801      	bhi.n	80094a6 <__hexdig_fun+0x26>
 80094a2:	3827      	subs	r0, #39	; 0x27
 80094a4:	e7f1      	b.n	800948a <__hexdig_fun+0xa>
 80094a6:	2000      	movs	r0, #0
 80094a8:	4770      	bx	lr
	...

080094ac <__gethex>:
 80094ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b0:	4617      	mov	r7, r2
 80094b2:	680a      	ldr	r2, [r1, #0]
 80094b4:	b085      	sub	sp, #20
 80094b6:	f102 0b02 	add.w	fp, r2, #2
 80094ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80094be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80094c2:	4681      	mov	r9, r0
 80094c4:	468a      	mov	sl, r1
 80094c6:	9302      	str	r3, [sp, #8]
 80094c8:	32fe      	adds	r2, #254	; 0xfe
 80094ca:	eb02 030b 	add.w	r3, r2, fp
 80094ce:	46d8      	mov	r8, fp
 80094d0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80094d4:	9301      	str	r3, [sp, #4]
 80094d6:	2830      	cmp	r0, #48	; 0x30
 80094d8:	d0f7      	beq.n	80094ca <__gethex+0x1e>
 80094da:	f7ff ffd1 	bl	8009480 <__hexdig_fun>
 80094de:	4604      	mov	r4, r0
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d138      	bne.n	8009556 <__gethex+0xaa>
 80094e4:	49a7      	ldr	r1, [pc, #668]	; (8009784 <__gethex+0x2d8>)
 80094e6:	2201      	movs	r2, #1
 80094e8:	4640      	mov	r0, r8
 80094ea:	f7fe ffde 	bl	80084aa <strncmp>
 80094ee:	4606      	mov	r6, r0
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d169      	bne.n	80095c8 <__gethex+0x11c>
 80094f4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80094f8:	465d      	mov	r5, fp
 80094fa:	f7ff ffc1 	bl	8009480 <__hexdig_fun>
 80094fe:	2800      	cmp	r0, #0
 8009500:	d064      	beq.n	80095cc <__gethex+0x120>
 8009502:	465a      	mov	r2, fp
 8009504:	7810      	ldrb	r0, [r2, #0]
 8009506:	2830      	cmp	r0, #48	; 0x30
 8009508:	4690      	mov	r8, r2
 800950a:	f102 0201 	add.w	r2, r2, #1
 800950e:	d0f9      	beq.n	8009504 <__gethex+0x58>
 8009510:	f7ff ffb6 	bl	8009480 <__hexdig_fun>
 8009514:	2301      	movs	r3, #1
 8009516:	fab0 f480 	clz	r4, r0
 800951a:	0964      	lsrs	r4, r4, #5
 800951c:	465e      	mov	r6, fp
 800951e:	9301      	str	r3, [sp, #4]
 8009520:	4642      	mov	r2, r8
 8009522:	4615      	mov	r5, r2
 8009524:	3201      	adds	r2, #1
 8009526:	7828      	ldrb	r0, [r5, #0]
 8009528:	f7ff ffaa 	bl	8009480 <__hexdig_fun>
 800952c:	2800      	cmp	r0, #0
 800952e:	d1f8      	bne.n	8009522 <__gethex+0x76>
 8009530:	4994      	ldr	r1, [pc, #592]	; (8009784 <__gethex+0x2d8>)
 8009532:	2201      	movs	r2, #1
 8009534:	4628      	mov	r0, r5
 8009536:	f7fe ffb8 	bl	80084aa <strncmp>
 800953a:	b978      	cbnz	r0, 800955c <__gethex+0xb0>
 800953c:	b946      	cbnz	r6, 8009550 <__gethex+0xa4>
 800953e:	1c6e      	adds	r6, r5, #1
 8009540:	4632      	mov	r2, r6
 8009542:	4615      	mov	r5, r2
 8009544:	3201      	adds	r2, #1
 8009546:	7828      	ldrb	r0, [r5, #0]
 8009548:	f7ff ff9a 	bl	8009480 <__hexdig_fun>
 800954c:	2800      	cmp	r0, #0
 800954e:	d1f8      	bne.n	8009542 <__gethex+0x96>
 8009550:	1b73      	subs	r3, r6, r5
 8009552:	009e      	lsls	r6, r3, #2
 8009554:	e004      	b.n	8009560 <__gethex+0xb4>
 8009556:	2400      	movs	r4, #0
 8009558:	4626      	mov	r6, r4
 800955a:	e7e1      	b.n	8009520 <__gethex+0x74>
 800955c:	2e00      	cmp	r6, #0
 800955e:	d1f7      	bne.n	8009550 <__gethex+0xa4>
 8009560:	782b      	ldrb	r3, [r5, #0]
 8009562:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009566:	2b50      	cmp	r3, #80	; 0x50
 8009568:	d13d      	bne.n	80095e6 <__gethex+0x13a>
 800956a:	786b      	ldrb	r3, [r5, #1]
 800956c:	2b2b      	cmp	r3, #43	; 0x2b
 800956e:	d02f      	beq.n	80095d0 <__gethex+0x124>
 8009570:	2b2d      	cmp	r3, #45	; 0x2d
 8009572:	d031      	beq.n	80095d8 <__gethex+0x12c>
 8009574:	1c69      	adds	r1, r5, #1
 8009576:	f04f 0b00 	mov.w	fp, #0
 800957a:	7808      	ldrb	r0, [r1, #0]
 800957c:	f7ff ff80 	bl	8009480 <__hexdig_fun>
 8009580:	1e42      	subs	r2, r0, #1
 8009582:	b2d2      	uxtb	r2, r2
 8009584:	2a18      	cmp	r2, #24
 8009586:	d82e      	bhi.n	80095e6 <__gethex+0x13a>
 8009588:	f1a0 0210 	sub.w	r2, r0, #16
 800958c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009590:	f7ff ff76 	bl	8009480 <__hexdig_fun>
 8009594:	f100 3cff 	add.w	ip, r0, #4294967295
 8009598:	fa5f fc8c 	uxtb.w	ip, ip
 800959c:	f1bc 0f18 	cmp.w	ip, #24
 80095a0:	d91d      	bls.n	80095de <__gethex+0x132>
 80095a2:	f1bb 0f00 	cmp.w	fp, #0
 80095a6:	d000      	beq.n	80095aa <__gethex+0xfe>
 80095a8:	4252      	negs	r2, r2
 80095aa:	4416      	add	r6, r2
 80095ac:	f8ca 1000 	str.w	r1, [sl]
 80095b0:	b1dc      	cbz	r4, 80095ea <__gethex+0x13e>
 80095b2:	9b01      	ldr	r3, [sp, #4]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	bf14      	ite	ne
 80095b8:	f04f 0800 	movne.w	r8, #0
 80095bc:	f04f 0806 	moveq.w	r8, #6
 80095c0:	4640      	mov	r0, r8
 80095c2:	b005      	add	sp, #20
 80095c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c8:	4645      	mov	r5, r8
 80095ca:	4626      	mov	r6, r4
 80095cc:	2401      	movs	r4, #1
 80095ce:	e7c7      	b.n	8009560 <__gethex+0xb4>
 80095d0:	f04f 0b00 	mov.w	fp, #0
 80095d4:	1ca9      	adds	r1, r5, #2
 80095d6:	e7d0      	b.n	800957a <__gethex+0xce>
 80095d8:	f04f 0b01 	mov.w	fp, #1
 80095dc:	e7fa      	b.n	80095d4 <__gethex+0x128>
 80095de:	230a      	movs	r3, #10
 80095e0:	fb03 0002 	mla	r0, r3, r2, r0
 80095e4:	e7d0      	b.n	8009588 <__gethex+0xdc>
 80095e6:	4629      	mov	r1, r5
 80095e8:	e7e0      	b.n	80095ac <__gethex+0x100>
 80095ea:	eba5 0308 	sub.w	r3, r5, r8
 80095ee:	3b01      	subs	r3, #1
 80095f0:	4621      	mov	r1, r4
 80095f2:	2b07      	cmp	r3, #7
 80095f4:	dc0a      	bgt.n	800960c <__gethex+0x160>
 80095f6:	4648      	mov	r0, r9
 80095f8:	f000 fb0e 	bl	8009c18 <_Balloc>
 80095fc:	4604      	mov	r4, r0
 80095fe:	b940      	cbnz	r0, 8009612 <__gethex+0x166>
 8009600:	4b61      	ldr	r3, [pc, #388]	; (8009788 <__gethex+0x2dc>)
 8009602:	4602      	mov	r2, r0
 8009604:	21e4      	movs	r1, #228	; 0xe4
 8009606:	4861      	ldr	r0, [pc, #388]	; (800978c <__gethex+0x2e0>)
 8009608:	f001 f9f0 	bl	800a9ec <__assert_func>
 800960c:	3101      	adds	r1, #1
 800960e:	105b      	asrs	r3, r3, #1
 8009610:	e7ef      	b.n	80095f2 <__gethex+0x146>
 8009612:	f100 0a14 	add.w	sl, r0, #20
 8009616:	2300      	movs	r3, #0
 8009618:	495a      	ldr	r1, [pc, #360]	; (8009784 <__gethex+0x2d8>)
 800961a:	f8cd a004 	str.w	sl, [sp, #4]
 800961e:	469b      	mov	fp, r3
 8009620:	45a8      	cmp	r8, r5
 8009622:	d342      	bcc.n	80096aa <__gethex+0x1fe>
 8009624:	9801      	ldr	r0, [sp, #4]
 8009626:	f840 bb04 	str.w	fp, [r0], #4
 800962a:	eba0 000a 	sub.w	r0, r0, sl
 800962e:	1080      	asrs	r0, r0, #2
 8009630:	6120      	str	r0, [r4, #16]
 8009632:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009636:	4658      	mov	r0, fp
 8009638:	f000 fbe0 	bl	8009dfc <__hi0bits>
 800963c:	683d      	ldr	r5, [r7, #0]
 800963e:	eba8 0000 	sub.w	r0, r8, r0
 8009642:	42a8      	cmp	r0, r5
 8009644:	dd59      	ble.n	80096fa <__gethex+0x24e>
 8009646:	eba0 0805 	sub.w	r8, r0, r5
 800964a:	4641      	mov	r1, r8
 800964c:	4620      	mov	r0, r4
 800964e:	f000 ff6f 	bl	800a530 <__any_on>
 8009652:	4683      	mov	fp, r0
 8009654:	b1b8      	cbz	r0, 8009686 <__gethex+0x1da>
 8009656:	f108 33ff 	add.w	r3, r8, #4294967295
 800965a:	1159      	asrs	r1, r3, #5
 800965c:	f003 021f 	and.w	r2, r3, #31
 8009660:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009664:	f04f 0b01 	mov.w	fp, #1
 8009668:	fa0b f202 	lsl.w	r2, fp, r2
 800966c:	420a      	tst	r2, r1
 800966e:	d00a      	beq.n	8009686 <__gethex+0x1da>
 8009670:	455b      	cmp	r3, fp
 8009672:	dd06      	ble.n	8009682 <__gethex+0x1d6>
 8009674:	f1a8 0102 	sub.w	r1, r8, #2
 8009678:	4620      	mov	r0, r4
 800967a:	f000 ff59 	bl	800a530 <__any_on>
 800967e:	2800      	cmp	r0, #0
 8009680:	d138      	bne.n	80096f4 <__gethex+0x248>
 8009682:	f04f 0b02 	mov.w	fp, #2
 8009686:	4641      	mov	r1, r8
 8009688:	4620      	mov	r0, r4
 800968a:	f7ff fea7 	bl	80093dc <rshift>
 800968e:	4446      	add	r6, r8
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	42b3      	cmp	r3, r6
 8009694:	da41      	bge.n	800971a <__gethex+0x26e>
 8009696:	4621      	mov	r1, r4
 8009698:	4648      	mov	r0, r9
 800969a:	f000 fafd 	bl	8009c98 <_Bfree>
 800969e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80096a0:	2300      	movs	r3, #0
 80096a2:	6013      	str	r3, [r2, #0]
 80096a4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80096a8:	e78a      	b.n	80095c0 <__gethex+0x114>
 80096aa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80096ae:	2a2e      	cmp	r2, #46	; 0x2e
 80096b0:	d014      	beq.n	80096dc <__gethex+0x230>
 80096b2:	2b20      	cmp	r3, #32
 80096b4:	d106      	bne.n	80096c4 <__gethex+0x218>
 80096b6:	9b01      	ldr	r3, [sp, #4]
 80096b8:	f843 bb04 	str.w	fp, [r3], #4
 80096bc:	f04f 0b00 	mov.w	fp, #0
 80096c0:	9301      	str	r3, [sp, #4]
 80096c2:	465b      	mov	r3, fp
 80096c4:	7828      	ldrb	r0, [r5, #0]
 80096c6:	9303      	str	r3, [sp, #12]
 80096c8:	f7ff feda 	bl	8009480 <__hexdig_fun>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	f000 000f 	and.w	r0, r0, #15
 80096d2:	4098      	lsls	r0, r3
 80096d4:	ea4b 0b00 	orr.w	fp, fp, r0
 80096d8:	3304      	adds	r3, #4
 80096da:	e7a1      	b.n	8009620 <__gethex+0x174>
 80096dc:	45a8      	cmp	r8, r5
 80096de:	d8e8      	bhi.n	80096b2 <__gethex+0x206>
 80096e0:	2201      	movs	r2, #1
 80096e2:	4628      	mov	r0, r5
 80096e4:	9303      	str	r3, [sp, #12]
 80096e6:	f7fe fee0 	bl	80084aa <strncmp>
 80096ea:	4926      	ldr	r1, [pc, #152]	; (8009784 <__gethex+0x2d8>)
 80096ec:	9b03      	ldr	r3, [sp, #12]
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d1df      	bne.n	80096b2 <__gethex+0x206>
 80096f2:	e795      	b.n	8009620 <__gethex+0x174>
 80096f4:	f04f 0b03 	mov.w	fp, #3
 80096f8:	e7c5      	b.n	8009686 <__gethex+0x1da>
 80096fa:	da0b      	bge.n	8009714 <__gethex+0x268>
 80096fc:	eba5 0800 	sub.w	r8, r5, r0
 8009700:	4621      	mov	r1, r4
 8009702:	4642      	mov	r2, r8
 8009704:	4648      	mov	r0, r9
 8009706:	f000 fce1 	bl	800a0cc <__lshift>
 800970a:	eba6 0608 	sub.w	r6, r6, r8
 800970e:	4604      	mov	r4, r0
 8009710:	f100 0a14 	add.w	sl, r0, #20
 8009714:	f04f 0b00 	mov.w	fp, #0
 8009718:	e7ba      	b.n	8009690 <__gethex+0x1e4>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	42b3      	cmp	r3, r6
 800971e:	dd73      	ble.n	8009808 <__gethex+0x35c>
 8009720:	1b9e      	subs	r6, r3, r6
 8009722:	42b5      	cmp	r5, r6
 8009724:	dc34      	bgt.n	8009790 <__gethex+0x2e4>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2b02      	cmp	r3, #2
 800972a:	d023      	beq.n	8009774 <__gethex+0x2c8>
 800972c:	2b03      	cmp	r3, #3
 800972e:	d025      	beq.n	800977c <__gethex+0x2d0>
 8009730:	2b01      	cmp	r3, #1
 8009732:	d115      	bne.n	8009760 <__gethex+0x2b4>
 8009734:	42b5      	cmp	r5, r6
 8009736:	d113      	bne.n	8009760 <__gethex+0x2b4>
 8009738:	2d01      	cmp	r5, #1
 800973a:	d10b      	bne.n	8009754 <__gethex+0x2a8>
 800973c:	9a02      	ldr	r2, [sp, #8]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6013      	str	r3, [r2, #0]
 8009742:	2301      	movs	r3, #1
 8009744:	6123      	str	r3, [r4, #16]
 8009746:	f8ca 3000 	str.w	r3, [sl]
 800974a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800974c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009750:	601c      	str	r4, [r3, #0]
 8009752:	e735      	b.n	80095c0 <__gethex+0x114>
 8009754:	1e69      	subs	r1, r5, #1
 8009756:	4620      	mov	r0, r4
 8009758:	f000 feea 	bl	800a530 <__any_on>
 800975c:	2800      	cmp	r0, #0
 800975e:	d1ed      	bne.n	800973c <__gethex+0x290>
 8009760:	4621      	mov	r1, r4
 8009762:	4648      	mov	r0, r9
 8009764:	f000 fa98 	bl	8009c98 <_Bfree>
 8009768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800976a:	2300      	movs	r3, #0
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009772:	e725      	b.n	80095c0 <__gethex+0x114>
 8009774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009776:	2b00      	cmp	r3, #0
 8009778:	d1f2      	bne.n	8009760 <__gethex+0x2b4>
 800977a:	e7df      	b.n	800973c <__gethex+0x290>
 800977c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1dc      	bne.n	800973c <__gethex+0x290>
 8009782:	e7ed      	b.n	8009760 <__gethex+0x2b4>
 8009784:	0800b76c 	.word	0x0800b76c
 8009788:	0800b97e 	.word	0x0800b97e
 800978c:	0800b98f 	.word	0x0800b98f
 8009790:	f106 38ff 	add.w	r8, r6, #4294967295
 8009794:	f1bb 0f00 	cmp.w	fp, #0
 8009798:	d133      	bne.n	8009802 <__gethex+0x356>
 800979a:	f1b8 0f00 	cmp.w	r8, #0
 800979e:	d004      	beq.n	80097aa <__gethex+0x2fe>
 80097a0:	4641      	mov	r1, r8
 80097a2:	4620      	mov	r0, r4
 80097a4:	f000 fec4 	bl	800a530 <__any_on>
 80097a8:	4683      	mov	fp, r0
 80097aa:	ea4f 1268 	mov.w	r2, r8, asr #5
 80097ae:	2301      	movs	r3, #1
 80097b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097b4:	f008 081f 	and.w	r8, r8, #31
 80097b8:	fa03 f308 	lsl.w	r3, r3, r8
 80097bc:	4213      	tst	r3, r2
 80097be:	4631      	mov	r1, r6
 80097c0:	4620      	mov	r0, r4
 80097c2:	bf18      	it	ne
 80097c4:	f04b 0b02 	orrne.w	fp, fp, #2
 80097c8:	1bad      	subs	r5, r5, r6
 80097ca:	f7ff fe07 	bl	80093dc <rshift>
 80097ce:	687e      	ldr	r6, [r7, #4]
 80097d0:	f04f 0802 	mov.w	r8, #2
 80097d4:	f1bb 0f00 	cmp.w	fp, #0
 80097d8:	d04a      	beq.n	8009870 <__gethex+0x3c4>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2b02      	cmp	r3, #2
 80097de:	d016      	beq.n	800980e <__gethex+0x362>
 80097e0:	2b03      	cmp	r3, #3
 80097e2:	d018      	beq.n	8009816 <__gethex+0x36a>
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d109      	bne.n	80097fc <__gethex+0x350>
 80097e8:	f01b 0f02 	tst.w	fp, #2
 80097ec:	d006      	beq.n	80097fc <__gethex+0x350>
 80097ee:	f8da 3000 	ldr.w	r3, [sl]
 80097f2:	ea4b 0b03 	orr.w	fp, fp, r3
 80097f6:	f01b 0f01 	tst.w	fp, #1
 80097fa:	d10f      	bne.n	800981c <__gethex+0x370>
 80097fc:	f048 0810 	orr.w	r8, r8, #16
 8009800:	e036      	b.n	8009870 <__gethex+0x3c4>
 8009802:	f04f 0b01 	mov.w	fp, #1
 8009806:	e7d0      	b.n	80097aa <__gethex+0x2fe>
 8009808:	f04f 0801 	mov.w	r8, #1
 800980c:	e7e2      	b.n	80097d4 <__gethex+0x328>
 800980e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009810:	f1c3 0301 	rsb	r3, r3, #1
 8009814:	930f      	str	r3, [sp, #60]	; 0x3c
 8009816:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009818:	2b00      	cmp	r3, #0
 800981a:	d0ef      	beq.n	80097fc <__gethex+0x350>
 800981c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009820:	f104 0214 	add.w	r2, r4, #20
 8009824:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009828:	9301      	str	r3, [sp, #4]
 800982a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800982e:	2300      	movs	r3, #0
 8009830:	4694      	mov	ip, r2
 8009832:	f852 1b04 	ldr.w	r1, [r2], #4
 8009836:	f1b1 3fff 	cmp.w	r1, #4294967295
 800983a:	d01e      	beq.n	800987a <__gethex+0x3ce>
 800983c:	3101      	adds	r1, #1
 800983e:	f8cc 1000 	str.w	r1, [ip]
 8009842:	f1b8 0f02 	cmp.w	r8, #2
 8009846:	f104 0214 	add.w	r2, r4, #20
 800984a:	d13d      	bne.n	80098c8 <__gethex+0x41c>
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	3b01      	subs	r3, #1
 8009850:	42ab      	cmp	r3, r5
 8009852:	d10b      	bne.n	800986c <__gethex+0x3c0>
 8009854:	1169      	asrs	r1, r5, #5
 8009856:	2301      	movs	r3, #1
 8009858:	f005 051f 	and.w	r5, r5, #31
 800985c:	fa03 f505 	lsl.w	r5, r3, r5
 8009860:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009864:	421d      	tst	r5, r3
 8009866:	bf18      	it	ne
 8009868:	f04f 0801 	movne.w	r8, #1
 800986c:	f048 0820 	orr.w	r8, r8, #32
 8009870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009872:	601c      	str	r4, [r3, #0]
 8009874:	9b02      	ldr	r3, [sp, #8]
 8009876:	601e      	str	r6, [r3, #0]
 8009878:	e6a2      	b.n	80095c0 <__gethex+0x114>
 800987a:	4290      	cmp	r0, r2
 800987c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009880:	d8d6      	bhi.n	8009830 <__gethex+0x384>
 8009882:	68a2      	ldr	r2, [r4, #8]
 8009884:	4593      	cmp	fp, r2
 8009886:	db17      	blt.n	80098b8 <__gethex+0x40c>
 8009888:	6861      	ldr	r1, [r4, #4]
 800988a:	4648      	mov	r0, r9
 800988c:	3101      	adds	r1, #1
 800988e:	f000 f9c3 	bl	8009c18 <_Balloc>
 8009892:	4682      	mov	sl, r0
 8009894:	b918      	cbnz	r0, 800989e <__gethex+0x3f2>
 8009896:	4b1b      	ldr	r3, [pc, #108]	; (8009904 <__gethex+0x458>)
 8009898:	4602      	mov	r2, r0
 800989a:	2184      	movs	r1, #132	; 0x84
 800989c:	e6b3      	b.n	8009606 <__gethex+0x15a>
 800989e:	6922      	ldr	r2, [r4, #16]
 80098a0:	3202      	adds	r2, #2
 80098a2:	f104 010c 	add.w	r1, r4, #12
 80098a6:	0092      	lsls	r2, r2, #2
 80098a8:	300c      	adds	r0, #12
 80098aa:	f7fe feb1 	bl	8008610 <memcpy>
 80098ae:	4621      	mov	r1, r4
 80098b0:	4648      	mov	r0, r9
 80098b2:	f000 f9f1 	bl	8009c98 <_Bfree>
 80098b6:	4654      	mov	r4, sl
 80098b8:	6922      	ldr	r2, [r4, #16]
 80098ba:	1c51      	adds	r1, r2, #1
 80098bc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80098c0:	6121      	str	r1, [r4, #16]
 80098c2:	2101      	movs	r1, #1
 80098c4:	6151      	str	r1, [r2, #20]
 80098c6:	e7bc      	b.n	8009842 <__gethex+0x396>
 80098c8:	6921      	ldr	r1, [r4, #16]
 80098ca:	4559      	cmp	r1, fp
 80098cc:	dd0b      	ble.n	80098e6 <__gethex+0x43a>
 80098ce:	2101      	movs	r1, #1
 80098d0:	4620      	mov	r0, r4
 80098d2:	f7ff fd83 	bl	80093dc <rshift>
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	3601      	adds	r6, #1
 80098da:	42b3      	cmp	r3, r6
 80098dc:	f6ff aedb 	blt.w	8009696 <__gethex+0x1ea>
 80098e0:	f04f 0801 	mov.w	r8, #1
 80098e4:	e7c2      	b.n	800986c <__gethex+0x3c0>
 80098e6:	f015 051f 	ands.w	r5, r5, #31
 80098ea:	d0f9      	beq.n	80098e0 <__gethex+0x434>
 80098ec:	9b01      	ldr	r3, [sp, #4]
 80098ee:	441a      	add	r2, r3
 80098f0:	f1c5 0520 	rsb	r5, r5, #32
 80098f4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80098f8:	f000 fa80 	bl	8009dfc <__hi0bits>
 80098fc:	42a8      	cmp	r0, r5
 80098fe:	dbe6      	blt.n	80098ce <__gethex+0x422>
 8009900:	e7ee      	b.n	80098e0 <__gethex+0x434>
 8009902:	bf00      	nop
 8009904:	0800b97e 	.word	0x0800b97e

08009908 <L_shift>:
 8009908:	f1c2 0208 	rsb	r2, r2, #8
 800990c:	0092      	lsls	r2, r2, #2
 800990e:	b570      	push	{r4, r5, r6, lr}
 8009910:	f1c2 0620 	rsb	r6, r2, #32
 8009914:	6843      	ldr	r3, [r0, #4]
 8009916:	6804      	ldr	r4, [r0, #0]
 8009918:	fa03 f506 	lsl.w	r5, r3, r6
 800991c:	432c      	orrs	r4, r5
 800991e:	40d3      	lsrs	r3, r2
 8009920:	6004      	str	r4, [r0, #0]
 8009922:	f840 3f04 	str.w	r3, [r0, #4]!
 8009926:	4288      	cmp	r0, r1
 8009928:	d3f4      	bcc.n	8009914 <L_shift+0xc>
 800992a:	bd70      	pop	{r4, r5, r6, pc}

0800992c <__match>:
 800992c:	b530      	push	{r4, r5, lr}
 800992e:	6803      	ldr	r3, [r0, #0]
 8009930:	3301      	adds	r3, #1
 8009932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009936:	b914      	cbnz	r4, 800993e <__match+0x12>
 8009938:	6003      	str	r3, [r0, #0]
 800993a:	2001      	movs	r0, #1
 800993c:	bd30      	pop	{r4, r5, pc}
 800993e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009942:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009946:	2d19      	cmp	r5, #25
 8009948:	bf98      	it	ls
 800994a:	3220      	addls	r2, #32
 800994c:	42a2      	cmp	r2, r4
 800994e:	d0f0      	beq.n	8009932 <__match+0x6>
 8009950:	2000      	movs	r0, #0
 8009952:	e7f3      	b.n	800993c <__match+0x10>

08009954 <__hexnan>:
 8009954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009958:	680b      	ldr	r3, [r1, #0]
 800995a:	6801      	ldr	r1, [r0, #0]
 800995c:	115e      	asrs	r6, r3, #5
 800995e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009962:	f013 031f 	ands.w	r3, r3, #31
 8009966:	b087      	sub	sp, #28
 8009968:	bf18      	it	ne
 800996a:	3604      	addne	r6, #4
 800996c:	2500      	movs	r5, #0
 800996e:	1f37      	subs	r7, r6, #4
 8009970:	4682      	mov	sl, r0
 8009972:	4690      	mov	r8, r2
 8009974:	9301      	str	r3, [sp, #4]
 8009976:	f846 5c04 	str.w	r5, [r6, #-4]
 800997a:	46b9      	mov	r9, r7
 800997c:	463c      	mov	r4, r7
 800997e:	9502      	str	r5, [sp, #8]
 8009980:	46ab      	mov	fp, r5
 8009982:	784a      	ldrb	r2, [r1, #1]
 8009984:	1c4b      	adds	r3, r1, #1
 8009986:	9303      	str	r3, [sp, #12]
 8009988:	b342      	cbz	r2, 80099dc <__hexnan+0x88>
 800998a:	4610      	mov	r0, r2
 800998c:	9105      	str	r1, [sp, #20]
 800998e:	9204      	str	r2, [sp, #16]
 8009990:	f7ff fd76 	bl	8009480 <__hexdig_fun>
 8009994:	2800      	cmp	r0, #0
 8009996:	d14f      	bne.n	8009a38 <__hexnan+0xe4>
 8009998:	9a04      	ldr	r2, [sp, #16]
 800999a:	9905      	ldr	r1, [sp, #20]
 800999c:	2a20      	cmp	r2, #32
 800999e:	d818      	bhi.n	80099d2 <__hexnan+0x7e>
 80099a0:	9b02      	ldr	r3, [sp, #8]
 80099a2:	459b      	cmp	fp, r3
 80099a4:	dd13      	ble.n	80099ce <__hexnan+0x7a>
 80099a6:	454c      	cmp	r4, r9
 80099a8:	d206      	bcs.n	80099b8 <__hexnan+0x64>
 80099aa:	2d07      	cmp	r5, #7
 80099ac:	dc04      	bgt.n	80099b8 <__hexnan+0x64>
 80099ae:	462a      	mov	r2, r5
 80099b0:	4649      	mov	r1, r9
 80099b2:	4620      	mov	r0, r4
 80099b4:	f7ff ffa8 	bl	8009908 <L_shift>
 80099b8:	4544      	cmp	r4, r8
 80099ba:	d950      	bls.n	8009a5e <__hexnan+0x10a>
 80099bc:	2300      	movs	r3, #0
 80099be:	f1a4 0904 	sub.w	r9, r4, #4
 80099c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80099c6:	f8cd b008 	str.w	fp, [sp, #8]
 80099ca:	464c      	mov	r4, r9
 80099cc:	461d      	mov	r5, r3
 80099ce:	9903      	ldr	r1, [sp, #12]
 80099d0:	e7d7      	b.n	8009982 <__hexnan+0x2e>
 80099d2:	2a29      	cmp	r2, #41	; 0x29
 80099d4:	d155      	bne.n	8009a82 <__hexnan+0x12e>
 80099d6:	3102      	adds	r1, #2
 80099d8:	f8ca 1000 	str.w	r1, [sl]
 80099dc:	f1bb 0f00 	cmp.w	fp, #0
 80099e0:	d04f      	beq.n	8009a82 <__hexnan+0x12e>
 80099e2:	454c      	cmp	r4, r9
 80099e4:	d206      	bcs.n	80099f4 <__hexnan+0xa0>
 80099e6:	2d07      	cmp	r5, #7
 80099e8:	dc04      	bgt.n	80099f4 <__hexnan+0xa0>
 80099ea:	462a      	mov	r2, r5
 80099ec:	4649      	mov	r1, r9
 80099ee:	4620      	mov	r0, r4
 80099f0:	f7ff ff8a 	bl	8009908 <L_shift>
 80099f4:	4544      	cmp	r4, r8
 80099f6:	d934      	bls.n	8009a62 <__hexnan+0x10e>
 80099f8:	f1a8 0204 	sub.w	r2, r8, #4
 80099fc:	4623      	mov	r3, r4
 80099fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a02:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a06:	429f      	cmp	r7, r3
 8009a08:	d2f9      	bcs.n	80099fe <__hexnan+0xaa>
 8009a0a:	1b3b      	subs	r3, r7, r4
 8009a0c:	f023 0303 	bic.w	r3, r3, #3
 8009a10:	3304      	adds	r3, #4
 8009a12:	3e03      	subs	r6, #3
 8009a14:	3401      	adds	r4, #1
 8009a16:	42a6      	cmp	r6, r4
 8009a18:	bf38      	it	cc
 8009a1a:	2304      	movcc	r3, #4
 8009a1c:	4443      	add	r3, r8
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f843 2b04 	str.w	r2, [r3], #4
 8009a24:	429f      	cmp	r7, r3
 8009a26:	d2fb      	bcs.n	8009a20 <__hexnan+0xcc>
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	b91b      	cbnz	r3, 8009a34 <__hexnan+0xe0>
 8009a2c:	4547      	cmp	r7, r8
 8009a2e:	d126      	bne.n	8009a7e <__hexnan+0x12a>
 8009a30:	2301      	movs	r3, #1
 8009a32:	603b      	str	r3, [r7, #0]
 8009a34:	2005      	movs	r0, #5
 8009a36:	e025      	b.n	8009a84 <__hexnan+0x130>
 8009a38:	3501      	adds	r5, #1
 8009a3a:	2d08      	cmp	r5, #8
 8009a3c:	f10b 0b01 	add.w	fp, fp, #1
 8009a40:	dd06      	ble.n	8009a50 <__hexnan+0xfc>
 8009a42:	4544      	cmp	r4, r8
 8009a44:	d9c3      	bls.n	80099ce <__hexnan+0x7a>
 8009a46:	2300      	movs	r3, #0
 8009a48:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a4c:	2501      	movs	r5, #1
 8009a4e:	3c04      	subs	r4, #4
 8009a50:	6822      	ldr	r2, [r4, #0]
 8009a52:	f000 000f 	and.w	r0, r0, #15
 8009a56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a5a:	6020      	str	r0, [r4, #0]
 8009a5c:	e7b7      	b.n	80099ce <__hexnan+0x7a>
 8009a5e:	2508      	movs	r5, #8
 8009a60:	e7b5      	b.n	80099ce <__hexnan+0x7a>
 8009a62:	9b01      	ldr	r3, [sp, #4]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d0df      	beq.n	8009a28 <__hexnan+0xd4>
 8009a68:	f1c3 0320 	rsb	r3, r3, #32
 8009a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a70:	40da      	lsrs	r2, r3
 8009a72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a76:	4013      	ands	r3, r2
 8009a78:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a7c:	e7d4      	b.n	8009a28 <__hexnan+0xd4>
 8009a7e:	3f04      	subs	r7, #4
 8009a80:	e7d2      	b.n	8009a28 <__hexnan+0xd4>
 8009a82:	2004      	movs	r0, #4
 8009a84:	b007      	add	sp, #28
 8009a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08009a8c <malloc>:
 8009a8c:	4b02      	ldr	r3, [pc, #8]	; (8009a98 <malloc+0xc>)
 8009a8e:	4601      	mov	r1, r0
 8009a90:	6818      	ldr	r0, [r3, #0]
 8009a92:	f000 b823 	b.w	8009adc <_malloc_r>
 8009a96:	bf00      	nop
 8009a98:	20000278 	.word	0x20000278

08009a9c <sbrk_aligned>:
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	4e0e      	ldr	r6, [pc, #56]	; (8009ad8 <sbrk_aligned+0x3c>)
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	6831      	ldr	r1, [r6, #0]
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	b911      	cbnz	r1, 8009aae <sbrk_aligned+0x12>
 8009aa8:	f000 ff90 	bl	800a9cc <_sbrk_r>
 8009aac:	6030      	str	r0, [r6, #0]
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f000 ff8b 	bl	800a9cc <_sbrk_r>
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	d00a      	beq.n	8009ad0 <sbrk_aligned+0x34>
 8009aba:	1cc4      	adds	r4, r0, #3
 8009abc:	f024 0403 	bic.w	r4, r4, #3
 8009ac0:	42a0      	cmp	r0, r4
 8009ac2:	d007      	beq.n	8009ad4 <sbrk_aligned+0x38>
 8009ac4:	1a21      	subs	r1, r4, r0
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f000 ff80 	bl	800a9cc <_sbrk_r>
 8009acc:	3001      	adds	r0, #1
 8009ace:	d101      	bne.n	8009ad4 <sbrk_aligned+0x38>
 8009ad0:	f04f 34ff 	mov.w	r4, #4294967295
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	20000620 	.word	0x20000620

08009adc <_malloc_r>:
 8009adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ae0:	1ccd      	adds	r5, r1, #3
 8009ae2:	f025 0503 	bic.w	r5, r5, #3
 8009ae6:	3508      	adds	r5, #8
 8009ae8:	2d0c      	cmp	r5, #12
 8009aea:	bf38      	it	cc
 8009aec:	250c      	movcc	r5, #12
 8009aee:	2d00      	cmp	r5, #0
 8009af0:	4607      	mov	r7, r0
 8009af2:	db01      	blt.n	8009af8 <_malloc_r+0x1c>
 8009af4:	42a9      	cmp	r1, r5
 8009af6:	d905      	bls.n	8009b04 <_malloc_r+0x28>
 8009af8:	230c      	movs	r3, #12
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	2600      	movs	r6, #0
 8009afe:	4630      	mov	r0, r6
 8009b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009bd8 <_malloc_r+0xfc>
 8009b08:	f000 f87a 	bl	8009c00 <__malloc_lock>
 8009b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b10:	461c      	mov	r4, r3
 8009b12:	bb5c      	cbnz	r4, 8009b6c <_malloc_r+0x90>
 8009b14:	4629      	mov	r1, r5
 8009b16:	4638      	mov	r0, r7
 8009b18:	f7ff ffc0 	bl	8009a9c <sbrk_aligned>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	4604      	mov	r4, r0
 8009b20:	d155      	bne.n	8009bce <_malloc_r+0xf2>
 8009b22:	f8d8 4000 	ldr.w	r4, [r8]
 8009b26:	4626      	mov	r6, r4
 8009b28:	2e00      	cmp	r6, #0
 8009b2a:	d145      	bne.n	8009bb8 <_malloc_r+0xdc>
 8009b2c:	2c00      	cmp	r4, #0
 8009b2e:	d048      	beq.n	8009bc2 <_malloc_r+0xe6>
 8009b30:	6823      	ldr	r3, [r4, #0]
 8009b32:	4631      	mov	r1, r6
 8009b34:	4638      	mov	r0, r7
 8009b36:	eb04 0903 	add.w	r9, r4, r3
 8009b3a:	f000 ff47 	bl	800a9cc <_sbrk_r>
 8009b3e:	4581      	cmp	r9, r0
 8009b40:	d13f      	bne.n	8009bc2 <_malloc_r+0xe6>
 8009b42:	6821      	ldr	r1, [r4, #0]
 8009b44:	1a6d      	subs	r5, r5, r1
 8009b46:	4629      	mov	r1, r5
 8009b48:	4638      	mov	r0, r7
 8009b4a:	f7ff ffa7 	bl	8009a9c <sbrk_aligned>
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d037      	beq.n	8009bc2 <_malloc_r+0xe6>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	442b      	add	r3, r5
 8009b56:	6023      	str	r3, [r4, #0]
 8009b58:	f8d8 3000 	ldr.w	r3, [r8]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d038      	beq.n	8009bd2 <_malloc_r+0xf6>
 8009b60:	685a      	ldr	r2, [r3, #4]
 8009b62:	42a2      	cmp	r2, r4
 8009b64:	d12b      	bne.n	8009bbe <_malloc_r+0xe2>
 8009b66:	2200      	movs	r2, #0
 8009b68:	605a      	str	r2, [r3, #4]
 8009b6a:	e00f      	b.n	8009b8c <_malloc_r+0xb0>
 8009b6c:	6822      	ldr	r2, [r4, #0]
 8009b6e:	1b52      	subs	r2, r2, r5
 8009b70:	d41f      	bmi.n	8009bb2 <_malloc_r+0xd6>
 8009b72:	2a0b      	cmp	r2, #11
 8009b74:	d917      	bls.n	8009ba6 <_malloc_r+0xca>
 8009b76:	1961      	adds	r1, r4, r5
 8009b78:	42a3      	cmp	r3, r4
 8009b7a:	6025      	str	r5, [r4, #0]
 8009b7c:	bf18      	it	ne
 8009b7e:	6059      	strne	r1, [r3, #4]
 8009b80:	6863      	ldr	r3, [r4, #4]
 8009b82:	bf08      	it	eq
 8009b84:	f8c8 1000 	streq.w	r1, [r8]
 8009b88:	5162      	str	r2, [r4, r5]
 8009b8a:	604b      	str	r3, [r1, #4]
 8009b8c:	4638      	mov	r0, r7
 8009b8e:	f104 060b 	add.w	r6, r4, #11
 8009b92:	f000 f83b 	bl	8009c0c <__malloc_unlock>
 8009b96:	f026 0607 	bic.w	r6, r6, #7
 8009b9a:	1d23      	adds	r3, r4, #4
 8009b9c:	1af2      	subs	r2, r6, r3
 8009b9e:	d0ae      	beq.n	8009afe <_malloc_r+0x22>
 8009ba0:	1b9b      	subs	r3, r3, r6
 8009ba2:	50a3      	str	r3, [r4, r2]
 8009ba4:	e7ab      	b.n	8009afe <_malloc_r+0x22>
 8009ba6:	42a3      	cmp	r3, r4
 8009ba8:	6862      	ldr	r2, [r4, #4]
 8009baa:	d1dd      	bne.n	8009b68 <_malloc_r+0x8c>
 8009bac:	f8c8 2000 	str.w	r2, [r8]
 8009bb0:	e7ec      	b.n	8009b8c <_malloc_r+0xb0>
 8009bb2:	4623      	mov	r3, r4
 8009bb4:	6864      	ldr	r4, [r4, #4]
 8009bb6:	e7ac      	b.n	8009b12 <_malloc_r+0x36>
 8009bb8:	4634      	mov	r4, r6
 8009bba:	6876      	ldr	r6, [r6, #4]
 8009bbc:	e7b4      	b.n	8009b28 <_malloc_r+0x4c>
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	e7cc      	b.n	8009b5c <_malloc_r+0x80>
 8009bc2:	230c      	movs	r3, #12
 8009bc4:	603b      	str	r3, [r7, #0]
 8009bc6:	4638      	mov	r0, r7
 8009bc8:	f000 f820 	bl	8009c0c <__malloc_unlock>
 8009bcc:	e797      	b.n	8009afe <_malloc_r+0x22>
 8009bce:	6025      	str	r5, [r4, #0]
 8009bd0:	e7dc      	b.n	8009b8c <_malloc_r+0xb0>
 8009bd2:	605b      	str	r3, [r3, #4]
 8009bd4:	deff      	udf	#255	; 0xff
 8009bd6:	bf00      	nop
 8009bd8:	2000061c 	.word	0x2000061c

08009bdc <__ascii_mbtowc>:
 8009bdc:	b082      	sub	sp, #8
 8009bde:	b901      	cbnz	r1, 8009be2 <__ascii_mbtowc+0x6>
 8009be0:	a901      	add	r1, sp, #4
 8009be2:	b142      	cbz	r2, 8009bf6 <__ascii_mbtowc+0x1a>
 8009be4:	b14b      	cbz	r3, 8009bfa <__ascii_mbtowc+0x1e>
 8009be6:	7813      	ldrb	r3, [r2, #0]
 8009be8:	600b      	str	r3, [r1, #0]
 8009bea:	7812      	ldrb	r2, [r2, #0]
 8009bec:	1e10      	subs	r0, r2, #0
 8009bee:	bf18      	it	ne
 8009bf0:	2001      	movne	r0, #1
 8009bf2:	b002      	add	sp, #8
 8009bf4:	4770      	bx	lr
 8009bf6:	4610      	mov	r0, r2
 8009bf8:	e7fb      	b.n	8009bf2 <__ascii_mbtowc+0x16>
 8009bfa:	f06f 0001 	mvn.w	r0, #1
 8009bfe:	e7f8      	b.n	8009bf2 <__ascii_mbtowc+0x16>

08009c00 <__malloc_lock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	; (8009c08 <__malloc_lock+0x8>)
 8009c02:	f7fe bd03 	b.w	800860c <__retarget_lock_acquire_recursive>
 8009c06:	bf00      	nop
 8009c08:	20000618 	.word	0x20000618

08009c0c <__malloc_unlock>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	; (8009c14 <__malloc_unlock+0x8>)
 8009c0e:	f7fe bcfe 	b.w	800860e <__retarget_lock_release_recursive>
 8009c12:	bf00      	nop
 8009c14:	20000618 	.word	0x20000618

08009c18 <_Balloc>:
 8009c18:	b570      	push	{r4, r5, r6, lr}
 8009c1a:	69c6      	ldr	r6, [r0, #28]
 8009c1c:	4604      	mov	r4, r0
 8009c1e:	460d      	mov	r5, r1
 8009c20:	b976      	cbnz	r6, 8009c40 <_Balloc+0x28>
 8009c22:	2010      	movs	r0, #16
 8009c24:	f7ff ff32 	bl	8009a8c <malloc>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	61e0      	str	r0, [r4, #28]
 8009c2c:	b920      	cbnz	r0, 8009c38 <_Balloc+0x20>
 8009c2e:	4b18      	ldr	r3, [pc, #96]	; (8009c90 <_Balloc+0x78>)
 8009c30:	4818      	ldr	r0, [pc, #96]	; (8009c94 <_Balloc+0x7c>)
 8009c32:	216b      	movs	r1, #107	; 0x6b
 8009c34:	f000 feda 	bl	800a9ec <__assert_func>
 8009c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c3c:	6006      	str	r6, [r0, #0]
 8009c3e:	60c6      	str	r6, [r0, #12]
 8009c40:	69e6      	ldr	r6, [r4, #28]
 8009c42:	68f3      	ldr	r3, [r6, #12]
 8009c44:	b183      	cbz	r3, 8009c68 <_Balloc+0x50>
 8009c46:	69e3      	ldr	r3, [r4, #28]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c4e:	b9b8      	cbnz	r0, 8009c80 <_Balloc+0x68>
 8009c50:	2101      	movs	r1, #1
 8009c52:	fa01 f605 	lsl.w	r6, r1, r5
 8009c56:	1d72      	adds	r2, r6, #5
 8009c58:	0092      	lsls	r2, r2, #2
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	f000 fee4 	bl	800aa28 <_calloc_r>
 8009c60:	b160      	cbz	r0, 8009c7c <_Balloc+0x64>
 8009c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c66:	e00e      	b.n	8009c86 <_Balloc+0x6e>
 8009c68:	2221      	movs	r2, #33	; 0x21
 8009c6a:	2104      	movs	r1, #4
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	f000 fedb 	bl	800aa28 <_calloc_r>
 8009c72:	69e3      	ldr	r3, [r4, #28]
 8009c74:	60f0      	str	r0, [r6, #12]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d1e4      	bne.n	8009c46 <_Balloc+0x2e>
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}
 8009c80:	6802      	ldr	r2, [r0, #0]
 8009c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c86:	2300      	movs	r3, #0
 8009c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c8c:	e7f7      	b.n	8009c7e <_Balloc+0x66>
 8009c8e:	bf00      	nop
 8009c90:	0800b90f 	.word	0x0800b90f
 8009c94:	0800b9ef 	.word	0x0800b9ef

08009c98 <_Bfree>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	69c6      	ldr	r6, [r0, #28]
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	b976      	cbnz	r6, 8009cc0 <_Bfree+0x28>
 8009ca2:	2010      	movs	r0, #16
 8009ca4:	f7ff fef2 	bl	8009a8c <malloc>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	61e8      	str	r0, [r5, #28]
 8009cac:	b920      	cbnz	r0, 8009cb8 <_Bfree+0x20>
 8009cae:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <_Bfree+0x3c>)
 8009cb0:	4809      	ldr	r0, [pc, #36]	; (8009cd8 <_Bfree+0x40>)
 8009cb2:	218f      	movs	r1, #143	; 0x8f
 8009cb4:	f000 fe9a 	bl	800a9ec <__assert_func>
 8009cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cbc:	6006      	str	r6, [r0, #0]
 8009cbe:	60c6      	str	r6, [r0, #12]
 8009cc0:	b13c      	cbz	r4, 8009cd2 <_Bfree+0x3a>
 8009cc2:	69eb      	ldr	r3, [r5, #28]
 8009cc4:	6862      	ldr	r2, [r4, #4]
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ccc:	6021      	str	r1, [r4, #0]
 8009cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	0800b90f 	.word	0x0800b90f
 8009cd8:	0800b9ef 	.word	0x0800b9ef

08009cdc <__multadd>:
 8009cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce0:	690d      	ldr	r5, [r1, #16]
 8009ce2:	4607      	mov	r7, r0
 8009ce4:	460c      	mov	r4, r1
 8009ce6:	461e      	mov	r6, r3
 8009ce8:	f101 0c14 	add.w	ip, r1, #20
 8009cec:	2000      	movs	r0, #0
 8009cee:	f8dc 3000 	ldr.w	r3, [ip]
 8009cf2:	b299      	uxth	r1, r3
 8009cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8009cf8:	0c1e      	lsrs	r6, r3, #16
 8009cfa:	0c0b      	lsrs	r3, r1, #16
 8009cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8009d00:	b289      	uxth	r1, r1
 8009d02:	3001      	adds	r0, #1
 8009d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d08:	4285      	cmp	r5, r0
 8009d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d12:	dcec      	bgt.n	8009cee <__multadd+0x12>
 8009d14:	b30e      	cbz	r6, 8009d5a <__multadd+0x7e>
 8009d16:	68a3      	ldr	r3, [r4, #8]
 8009d18:	42ab      	cmp	r3, r5
 8009d1a:	dc19      	bgt.n	8009d50 <__multadd+0x74>
 8009d1c:	6861      	ldr	r1, [r4, #4]
 8009d1e:	4638      	mov	r0, r7
 8009d20:	3101      	adds	r1, #1
 8009d22:	f7ff ff79 	bl	8009c18 <_Balloc>
 8009d26:	4680      	mov	r8, r0
 8009d28:	b928      	cbnz	r0, 8009d36 <__multadd+0x5a>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	4b0c      	ldr	r3, [pc, #48]	; (8009d60 <__multadd+0x84>)
 8009d2e:	480d      	ldr	r0, [pc, #52]	; (8009d64 <__multadd+0x88>)
 8009d30:	21ba      	movs	r1, #186	; 0xba
 8009d32:	f000 fe5b 	bl	800a9ec <__assert_func>
 8009d36:	6922      	ldr	r2, [r4, #16]
 8009d38:	3202      	adds	r2, #2
 8009d3a:	f104 010c 	add.w	r1, r4, #12
 8009d3e:	0092      	lsls	r2, r2, #2
 8009d40:	300c      	adds	r0, #12
 8009d42:	f7fe fc65 	bl	8008610 <memcpy>
 8009d46:	4621      	mov	r1, r4
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f7ff ffa5 	bl	8009c98 <_Bfree>
 8009d4e:	4644      	mov	r4, r8
 8009d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d54:	3501      	adds	r5, #1
 8009d56:	615e      	str	r6, [r3, #20]
 8009d58:	6125      	str	r5, [r4, #16]
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d60:	0800b97e 	.word	0x0800b97e
 8009d64:	0800b9ef 	.word	0x0800b9ef

08009d68 <__s2b>:
 8009d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d6c:	460c      	mov	r4, r1
 8009d6e:	4615      	mov	r5, r2
 8009d70:	461f      	mov	r7, r3
 8009d72:	2209      	movs	r2, #9
 8009d74:	3308      	adds	r3, #8
 8009d76:	4606      	mov	r6, r0
 8009d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	2201      	movs	r2, #1
 8009d80:	429a      	cmp	r2, r3
 8009d82:	db09      	blt.n	8009d98 <__s2b+0x30>
 8009d84:	4630      	mov	r0, r6
 8009d86:	f7ff ff47 	bl	8009c18 <_Balloc>
 8009d8a:	b940      	cbnz	r0, 8009d9e <__s2b+0x36>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	4b19      	ldr	r3, [pc, #100]	; (8009df4 <__s2b+0x8c>)
 8009d90:	4819      	ldr	r0, [pc, #100]	; (8009df8 <__s2b+0x90>)
 8009d92:	21d3      	movs	r1, #211	; 0xd3
 8009d94:	f000 fe2a 	bl	800a9ec <__assert_func>
 8009d98:	0052      	lsls	r2, r2, #1
 8009d9a:	3101      	adds	r1, #1
 8009d9c:	e7f0      	b.n	8009d80 <__s2b+0x18>
 8009d9e:	9b08      	ldr	r3, [sp, #32]
 8009da0:	6143      	str	r3, [r0, #20]
 8009da2:	2d09      	cmp	r5, #9
 8009da4:	f04f 0301 	mov.w	r3, #1
 8009da8:	6103      	str	r3, [r0, #16]
 8009daa:	dd16      	ble.n	8009dda <__s2b+0x72>
 8009dac:	f104 0909 	add.w	r9, r4, #9
 8009db0:	46c8      	mov	r8, r9
 8009db2:	442c      	add	r4, r5
 8009db4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009db8:	4601      	mov	r1, r0
 8009dba:	3b30      	subs	r3, #48	; 0x30
 8009dbc:	220a      	movs	r2, #10
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	f7ff ff8c 	bl	8009cdc <__multadd>
 8009dc4:	45a0      	cmp	r8, r4
 8009dc6:	d1f5      	bne.n	8009db4 <__s2b+0x4c>
 8009dc8:	f1a5 0408 	sub.w	r4, r5, #8
 8009dcc:	444c      	add	r4, r9
 8009dce:	1b2d      	subs	r5, r5, r4
 8009dd0:	1963      	adds	r3, r4, r5
 8009dd2:	42bb      	cmp	r3, r7
 8009dd4:	db04      	blt.n	8009de0 <__s2b+0x78>
 8009dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dda:	340a      	adds	r4, #10
 8009ddc:	2509      	movs	r5, #9
 8009dde:	e7f6      	b.n	8009dce <__s2b+0x66>
 8009de0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009de4:	4601      	mov	r1, r0
 8009de6:	3b30      	subs	r3, #48	; 0x30
 8009de8:	220a      	movs	r2, #10
 8009dea:	4630      	mov	r0, r6
 8009dec:	f7ff ff76 	bl	8009cdc <__multadd>
 8009df0:	e7ee      	b.n	8009dd0 <__s2b+0x68>
 8009df2:	bf00      	nop
 8009df4:	0800b97e 	.word	0x0800b97e
 8009df8:	0800b9ef 	.word	0x0800b9ef

08009dfc <__hi0bits>:
 8009dfc:	0c03      	lsrs	r3, r0, #16
 8009dfe:	041b      	lsls	r3, r3, #16
 8009e00:	b9d3      	cbnz	r3, 8009e38 <__hi0bits+0x3c>
 8009e02:	0400      	lsls	r0, r0, #16
 8009e04:	2310      	movs	r3, #16
 8009e06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009e0a:	bf04      	itt	eq
 8009e0c:	0200      	lsleq	r0, r0, #8
 8009e0e:	3308      	addeq	r3, #8
 8009e10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009e14:	bf04      	itt	eq
 8009e16:	0100      	lsleq	r0, r0, #4
 8009e18:	3304      	addeq	r3, #4
 8009e1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009e1e:	bf04      	itt	eq
 8009e20:	0080      	lsleq	r0, r0, #2
 8009e22:	3302      	addeq	r3, #2
 8009e24:	2800      	cmp	r0, #0
 8009e26:	db05      	blt.n	8009e34 <__hi0bits+0x38>
 8009e28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009e2c:	f103 0301 	add.w	r3, r3, #1
 8009e30:	bf08      	it	eq
 8009e32:	2320      	moveq	r3, #32
 8009e34:	4618      	mov	r0, r3
 8009e36:	4770      	bx	lr
 8009e38:	2300      	movs	r3, #0
 8009e3a:	e7e4      	b.n	8009e06 <__hi0bits+0xa>

08009e3c <__lo0bits>:
 8009e3c:	6803      	ldr	r3, [r0, #0]
 8009e3e:	f013 0207 	ands.w	r2, r3, #7
 8009e42:	d00c      	beq.n	8009e5e <__lo0bits+0x22>
 8009e44:	07d9      	lsls	r1, r3, #31
 8009e46:	d422      	bmi.n	8009e8e <__lo0bits+0x52>
 8009e48:	079a      	lsls	r2, r3, #30
 8009e4a:	bf49      	itett	mi
 8009e4c:	085b      	lsrmi	r3, r3, #1
 8009e4e:	089b      	lsrpl	r3, r3, #2
 8009e50:	6003      	strmi	r3, [r0, #0]
 8009e52:	2201      	movmi	r2, #1
 8009e54:	bf5c      	itt	pl
 8009e56:	6003      	strpl	r3, [r0, #0]
 8009e58:	2202      	movpl	r2, #2
 8009e5a:	4610      	mov	r0, r2
 8009e5c:	4770      	bx	lr
 8009e5e:	b299      	uxth	r1, r3
 8009e60:	b909      	cbnz	r1, 8009e66 <__lo0bits+0x2a>
 8009e62:	0c1b      	lsrs	r3, r3, #16
 8009e64:	2210      	movs	r2, #16
 8009e66:	b2d9      	uxtb	r1, r3
 8009e68:	b909      	cbnz	r1, 8009e6e <__lo0bits+0x32>
 8009e6a:	3208      	adds	r2, #8
 8009e6c:	0a1b      	lsrs	r3, r3, #8
 8009e6e:	0719      	lsls	r1, r3, #28
 8009e70:	bf04      	itt	eq
 8009e72:	091b      	lsreq	r3, r3, #4
 8009e74:	3204      	addeq	r2, #4
 8009e76:	0799      	lsls	r1, r3, #30
 8009e78:	bf04      	itt	eq
 8009e7a:	089b      	lsreq	r3, r3, #2
 8009e7c:	3202      	addeq	r2, #2
 8009e7e:	07d9      	lsls	r1, r3, #31
 8009e80:	d403      	bmi.n	8009e8a <__lo0bits+0x4e>
 8009e82:	085b      	lsrs	r3, r3, #1
 8009e84:	f102 0201 	add.w	r2, r2, #1
 8009e88:	d003      	beq.n	8009e92 <__lo0bits+0x56>
 8009e8a:	6003      	str	r3, [r0, #0]
 8009e8c:	e7e5      	b.n	8009e5a <__lo0bits+0x1e>
 8009e8e:	2200      	movs	r2, #0
 8009e90:	e7e3      	b.n	8009e5a <__lo0bits+0x1e>
 8009e92:	2220      	movs	r2, #32
 8009e94:	e7e1      	b.n	8009e5a <__lo0bits+0x1e>
	...

08009e98 <__i2b>:
 8009e98:	b510      	push	{r4, lr}
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	f7ff febb 	bl	8009c18 <_Balloc>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	b928      	cbnz	r0, 8009eb2 <__i2b+0x1a>
 8009ea6:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <__i2b+0x24>)
 8009ea8:	4805      	ldr	r0, [pc, #20]	; (8009ec0 <__i2b+0x28>)
 8009eaa:	f240 1145 	movw	r1, #325	; 0x145
 8009eae:	f000 fd9d 	bl	800a9ec <__assert_func>
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	6144      	str	r4, [r0, #20]
 8009eb6:	6103      	str	r3, [r0, #16]
 8009eb8:	bd10      	pop	{r4, pc}
 8009eba:	bf00      	nop
 8009ebc:	0800b97e 	.word	0x0800b97e
 8009ec0:	0800b9ef 	.word	0x0800b9ef

08009ec4 <__multiply>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	4691      	mov	r9, r2
 8009eca:	690a      	ldr	r2, [r1, #16]
 8009ecc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	bfb8      	it	lt
 8009ed4:	460b      	movlt	r3, r1
 8009ed6:	460c      	mov	r4, r1
 8009ed8:	bfbc      	itt	lt
 8009eda:	464c      	movlt	r4, r9
 8009edc:	4699      	movlt	r9, r3
 8009ede:	6927      	ldr	r7, [r4, #16]
 8009ee0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ee4:	68a3      	ldr	r3, [r4, #8]
 8009ee6:	6861      	ldr	r1, [r4, #4]
 8009ee8:	eb07 060a 	add.w	r6, r7, sl
 8009eec:	42b3      	cmp	r3, r6
 8009eee:	b085      	sub	sp, #20
 8009ef0:	bfb8      	it	lt
 8009ef2:	3101      	addlt	r1, #1
 8009ef4:	f7ff fe90 	bl	8009c18 <_Balloc>
 8009ef8:	b930      	cbnz	r0, 8009f08 <__multiply+0x44>
 8009efa:	4602      	mov	r2, r0
 8009efc:	4b44      	ldr	r3, [pc, #272]	; (800a010 <__multiply+0x14c>)
 8009efe:	4845      	ldr	r0, [pc, #276]	; (800a014 <__multiply+0x150>)
 8009f00:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009f04:	f000 fd72 	bl	800a9ec <__assert_func>
 8009f08:	f100 0514 	add.w	r5, r0, #20
 8009f0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009f10:	462b      	mov	r3, r5
 8009f12:	2200      	movs	r2, #0
 8009f14:	4543      	cmp	r3, r8
 8009f16:	d321      	bcc.n	8009f5c <__multiply+0x98>
 8009f18:	f104 0314 	add.w	r3, r4, #20
 8009f1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009f20:	f109 0314 	add.w	r3, r9, #20
 8009f24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009f28:	9202      	str	r2, [sp, #8]
 8009f2a:	1b3a      	subs	r2, r7, r4
 8009f2c:	3a15      	subs	r2, #21
 8009f2e:	f022 0203 	bic.w	r2, r2, #3
 8009f32:	3204      	adds	r2, #4
 8009f34:	f104 0115 	add.w	r1, r4, #21
 8009f38:	428f      	cmp	r7, r1
 8009f3a:	bf38      	it	cc
 8009f3c:	2204      	movcc	r2, #4
 8009f3e:	9201      	str	r2, [sp, #4]
 8009f40:	9a02      	ldr	r2, [sp, #8]
 8009f42:	9303      	str	r3, [sp, #12]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d80c      	bhi.n	8009f62 <__multiply+0x9e>
 8009f48:	2e00      	cmp	r6, #0
 8009f4a:	dd03      	ble.n	8009f54 <__multiply+0x90>
 8009f4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d05b      	beq.n	800a00c <__multiply+0x148>
 8009f54:	6106      	str	r6, [r0, #16]
 8009f56:	b005      	add	sp, #20
 8009f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f5c:	f843 2b04 	str.w	r2, [r3], #4
 8009f60:	e7d8      	b.n	8009f14 <__multiply+0x50>
 8009f62:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f66:	f1ba 0f00 	cmp.w	sl, #0
 8009f6a:	d024      	beq.n	8009fb6 <__multiply+0xf2>
 8009f6c:	f104 0e14 	add.w	lr, r4, #20
 8009f70:	46a9      	mov	r9, r5
 8009f72:	f04f 0c00 	mov.w	ip, #0
 8009f76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009f7a:	f8d9 1000 	ldr.w	r1, [r9]
 8009f7e:	fa1f fb82 	uxth.w	fp, r2
 8009f82:	b289      	uxth	r1, r1
 8009f84:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f8c:	f8d9 2000 	ldr.w	r2, [r9]
 8009f90:	4461      	add	r1, ip
 8009f92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f96:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f9e:	b289      	uxth	r1, r1
 8009fa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009fa4:	4577      	cmp	r7, lr
 8009fa6:	f849 1b04 	str.w	r1, [r9], #4
 8009faa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009fae:	d8e2      	bhi.n	8009f76 <__multiply+0xb2>
 8009fb0:	9a01      	ldr	r2, [sp, #4]
 8009fb2:	f845 c002 	str.w	ip, [r5, r2]
 8009fb6:	9a03      	ldr	r2, [sp, #12]
 8009fb8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	f1b9 0f00 	cmp.w	r9, #0
 8009fc2:	d021      	beq.n	800a008 <__multiply+0x144>
 8009fc4:	6829      	ldr	r1, [r5, #0]
 8009fc6:	f104 0c14 	add.w	ip, r4, #20
 8009fca:	46ae      	mov	lr, r5
 8009fcc:	f04f 0a00 	mov.w	sl, #0
 8009fd0:	f8bc b000 	ldrh.w	fp, [ip]
 8009fd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009fd8:	fb09 220b 	mla	r2, r9, fp, r2
 8009fdc:	4452      	add	r2, sl
 8009fde:	b289      	uxth	r1, r1
 8009fe0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009fe4:	f84e 1b04 	str.w	r1, [lr], #4
 8009fe8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009fec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ff0:	f8be 1000 	ldrh.w	r1, [lr]
 8009ff4:	fb09 110a 	mla	r1, r9, sl, r1
 8009ff8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009ffc:	4567      	cmp	r7, ip
 8009ffe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a002:	d8e5      	bhi.n	8009fd0 <__multiply+0x10c>
 800a004:	9a01      	ldr	r2, [sp, #4]
 800a006:	50a9      	str	r1, [r5, r2]
 800a008:	3504      	adds	r5, #4
 800a00a:	e799      	b.n	8009f40 <__multiply+0x7c>
 800a00c:	3e01      	subs	r6, #1
 800a00e:	e79b      	b.n	8009f48 <__multiply+0x84>
 800a010:	0800b97e 	.word	0x0800b97e
 800a014:	0800b9ef 	.word	0x0800b9ef

0800a018 <__pow5mult>:
 800a018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a01c:	4615      	mov	r5, r2
 800a01e:	f012 0203 	ands.w	r2, r2, #3
 800a022:	4606      	mov	r6, r0
 800a024:	460f      	mov	r7, r1
 800a026:	d007      	beq.n	800a038 <__pow5mult+0x20>
 800a028:	4c25      	ldr	r4, [pc, #148]	; (800a0c0 <__pow5mult+0xa8>)
 800a02a:	3a01      	subs	r2, #1
 800a02c:	2300      	movs	r3, #0
 800a02e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a032:	f7ff fe53 	bl	8009cdc <__multadd>
 800a036:	4607      	mov	r7, r0
 800a038:	10ad      	asrs	r5, r5, #2
 800a03a:	d03d      	beq.n	800a0b8 <__pow5mult+0xa0>
 800a03c:	69f4      	ldr	r4, [r6, #28]
 800a03e:	b97c      	cbnz	r4, 800a060 <__pow5mult+0x48>
 800a040:	2010      	movs	r0, #16
 800a042:	f7ff fd23 	bl	8009a8c <malloc>
 800a046:	4602      	mov	r2, r0
 800a048:	61f0      	str	r0, [r6, #28]
 800a04a:	b928      	cbnz	r0, 800a058 <__pow5mult+0x40>
 800a04c:	4b1d      	ldr	r3, [pc, #116]	; (800a0c4 <__pow5mult+0xac>)
 800a04e:	481e      	ldr	r0, [pc, #120]	; (800a0c8 <__pow5mult+0xb0>)
 800a050:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a054:	f000 fcca 	bl	800a9ec <__assert_func>
 800a058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a05c:	6004      	str	r4, [r0, #0]
 800a05e:	60c4      	str	r4, [r0, #12]
 800a060:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a068:	b94c      	cbnz	r4, 800a07e <__pow5mult+0x66>
 800a06a:	f240 2171 	movw	r1, #625	; 0x271
 800a06e:	4630      	mov	r0, r6
 800a070:	f7ff ff12 	bl	8009e98 <__i2b>
 800a074:	2300      	movs	r3, #0
 800a076:	f8c8 0008 	str.w	r0, [r8, #8]
 800a07a:	4604      	mov	r4, r0
 800a07c:	6003      	str	r3, [r0, #0]
 800a07e:	f04f 0900 	mov.w	r9, #0
 800a082:	07eb      	lsls	r3, r5, #31
 800a084:	d50a      	bpl.n	800a09c <__pow5mult+0x84>
 800a086:	4639      	mov	r1, r7
 800a088:	4622      	mov	r2, r4
 800a08a:	4630      	mov	r0, r6
 800a08c:	f7ff ff1a 	bl	8009ec4 <__multiply>
 800a090:	4639      	mov	r1, r7
 800a092:	4680      	mov	r8, r0
 800a094:	4630      	mov	r0, r6
 800a096:	f7ff fdff 	bl	8009c98 <_Bfree>
 800a09a:	4647      	mov	r7, r8
 800a09c:	106d      	asrs	r5, r5, #1
 800a09e:	d00b      	beq.n	800a0b8 <__pow5mult+0xa0>
 800a0a0:	6820      	ldr	r0, [r4, #0]
 800a0a2:	b938      	cbnz	r0, 800a0b4 <__pow5mult+0x9c>
 800a0a4:	4622      	mov	r2, r4
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	f7ff ff0b 	bl	8009ec4 <__multiply>
 800a0ae:	6020      	str	r0, [r4, #0]
 800a0b0:	f8c0 9000 	str.w	r9, [r0]
 800a0b4:	4604      	mov	r4, r0
 800a0b6:	e7e4      	b.n	800a082 <__pow5mult+0x6a>
 800a0b8:	4638      	mov	r0, r7
 800a0ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0be:	bf00      	nop
 800a0c0:	0800bb38 	.word	0x0800bb38
 800a0c4:	0800b90f 	.word	0x0800b90f
 800a0c8:	0800b9ef 	.word	0x0800b9ef

0800a0cc <__lshift>:
 800a0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0d0:	460c      	mov	r4, r1
 800a0d2:	6849      	ldr	r1, [r1, #4]
 800a0d4:	6923      	ldr	r3, [r4, #16]
 800a0d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a0da:	68a3      	ldr	r3, [r4, #8]
 800a0dc:	4607      	mov	r7, r0
 800a0de:	4691      	mov	r9, r2
 800a0e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0e4:	f108 0601 	add.w	r6, r8, #1
 800a0e8:	42b3      	cmp	r3, r6
 800a0ea:	db0b      	blt.n	800a104 <__lshift+0x38>
 800a0ec:	4638      	mov	r0, r7
 800a0ee:	f7ff fd93 	bl	8009c18 <_Balloc>
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	b948      	cbnz	r0, 800a10a <__lshift+0x3e>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	4b28      	ldr	r3, [pc, #160]	; (800a19c <__lshift+0xd0>)
 800a0fa:	4829      	ldr	r0, [pc, #164]	; (800a1a0 <__lshift+0xd4>)
 800a0fc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a100:	f000 fc74 	bl	800a9ec <__assert_func>
 800a104:	3101      	adds	r1, #1
 800a106:	005b      	lsls	r3, r3, #1
 800a108:	e7ee      	b.n	800a0e8 <__lshift+0x1c>
 800a10a:	2300      	movs	r3, #0
 800a10c:	f100 0114 	add.w	r1, r0, #20
 800a110:	f100 0210 	add.w	r2, r0, #16
 800a114:	4618      	mov	r0, r3
 800a116:	4553      	cmp	r3, sl
 800a118:	db33      	blt.n	800a182 <__lshift+0xb6>
 800a11a:	6920      	ldr	r0, [r4, #16]
 800a11c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a120:	f104 0314 	add.w	r3, r4, #20
 800a124:	f019 091f 	ands.w	r9, r9, #31
 800a128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a12c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a130:	d02b      	beq.n	800a18a <__lshift+0xbe>
 800a132:	f1c9 0e20 	rsb	lr, r9, #32
 800a136:	468a      	mov	sl, r1
 800a138:	2200      	movs	r2, #0
 800a13a:	6818      	ldr	r0, [r3, #0]
 800a13c:	fa00 f009 	lsl.w	r0, r0, r9
 800a140:	4310      	orrs	r0, r2
 800a142:	f84a 0b04 	str.w	r0, [sl], #4
 800a146:	f853 2b04 	ldr.w	r2, [r3], #4
 800a14a:	459c      	cmp	ip, r3
 800a14c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a150:	d8f3      	bhi.n	800a13a <__lshift+0x6e>
 800a152:	ebac 0304 	sub.w	r3, ip, r4
 800a156:	3b15      	subs	r3, #21
 800a158:	f023 0303 	bic.w	r3, r3, #3
 800a15c:	3304      	adds	r3, #4
 800a15e:	f104 0015 	add.w	r0, r4, #21
 800a162:	4584      	cmp	ip, r0
 800a164:	bf38      	it	cc
 800a166:	2304      	movcc	r3, #4
 800a168:	50ca      	str	r2, [r1, r3]
 800a16a:	b10a      	cbz	r2, 800a170 <__lshift+0xa4>
 800a16c:	f108 0602 	add.w	r6, r8, #2
 800a170:	3e01      	subs	r6, #1
 800a172:	4638      	mov	r0, r7
 800a174:	612e      	str	r6, [r5, #16]
 800a176:	4621      	mov	r1, r4
 800a178:	f7ff fd8e 	bl	8009c98 <_Bfree>
 800a17c:	4628      	mov	r0, r5
 800a17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a182:	f842 0f04 	str.w	r0, [r2, #4]!
 800a186:	3301      	adds	r3, #1
 800a188:	e7c5      	b.n	800a116 <__lshift+0x4a>
 800a18a:	3904      	subs	r1, #4
 800a18c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a190:	f841 2f04 	str.w	r2, [r1, #4]!
 800a194:	459c      	cmp	ip, r3
 800a196:	d8f9      	bhi.n	800a18c <__lshift+0xc0>
 800a198:	e7ea      	b.n	800a170 <__lshift+0xa4>
 800a19a:	bf00      	nop
 800a19c:	0800b97e 	.word	0x0800b97e
 800a1a0:	0800b9ef 	.word	0x0800b9ef

0800a1a4 <__mcmp>:
 800a1a4:	b530      	push	{r4, r5, lr}
 800a1a6:	6902      	ldr	r2, [r0, #16]
 800a1a8:	690c      	ldr	r4, [r1, #16]
 800a1aa:	1b12      	subs	r2, r2, r4
 800a1ac:	d10e      	bne.n	800a1cc <__mcmp+0x28>
 800a1ae:	f100 0314 	add.w	r3, r0, #20
 800a1b2:	3114      	adds	r1, #20
 800a1b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a1b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a1bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a1c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a1c4:	42a5      	cmp	r5, r4
 800a1c6:	d003      	beq.n	800a1d0 <__mcmp+0x2c>
 800a1c8:	d305      	bcc.n	800a1d6 <__mcmp+0x32>
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	4610      	mov	r0, r2
 800a1ce:	bd30      	pop	{r4, r5, pc}
 800a1d0:	4283      	cmp	r3, r0
 800a1d2:	d3f3      	bcc.n	800a1bc <__mcmp+0x18>
 800a1d4:	e7fa      	b.n	800a1cc <__mcmp+0x28>
 800a1d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a1da:	e7f7      	b.n	800a1cc <__mcmp+0x28>

0800a1dc <__mdiff>:
 800a1dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	4611      	mov	r1, r2
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4690      	mov	r8, r2
 800a1ea:	f7ff ffdb 	bl	800a1a4 <__mcmp>
 800a1ee:	1e05      	subs	r5, r0, #0
 800a1f0:	d110      	bne.n	800a214 <__mdiff+0x38>
 800a1f2:	4629      	mov	r1, r5
 800a1f4:	4630      	mov	r0, r6
 800a1f6:	f7ff fd0f 	bl	8009c18 <_Balloc>
 800a1fa:	b930      	cbnz	r0, 800a20a <__mdiff+0x2e>
 800a1fc:	4b3a      	ldr	r3, [pc, #232]	; (800a2e8 <__mdiff+0x10c>)
 800a1fe:	4602      	mov	r2, r0
 800a200:	f240 2137 	movw	r1, #567	; 0x237
 800a204:	4839      	ldr	r0, [pc, #228]	; (800a2ec <__mdiff+0x110>)
 800a206:	f000 fbf1 	bl	800a9ec <__assert_func>
 800a20a:	2301      	movs	r3, #1
 800a20c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a214:	bfa4      	itt	ge
 800a216:	4643      	movge	r3, r8
 800a218:	46a0      	movge	r8, r4
 800a21a:	4630      	mov	r0, r6
 800a21c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a220:	bfa6      	itte	ge
 800a222:	461c      	movge	r4, r3
 800a224:	2500      	movge	r5, #0
 800a226:	2501      	movlt	r5, #1
 800a228:	f7ff fcf6 	bl	8009c18 <_Balloc>
 800a22c:	b920      	cbnz	r0, 800a238 <__mdiff+0x5c>
 800a22e:	4b2e      	ldr	r3, [pc, #184]	; (800a2e8 <__mdiff+0x10c>)
 800a230:	4602      	mov	r2, r0
 800a232:	f240 2145 	movw	r1, #581	; 0x245
 800a236:	e7e5      	b.n	800a204 <__mdiff+0x28>
 800a238:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a23c:	6926      	ldr	r6, [r4, #16]
 800a23e:	60c5      	str	r5, [r0, #12]
 800a240:	f104 0914 	add.w	r9, r4, #20
 800a244:	f108 0514 	add.w	r5, r8, #20
 800a248:	f100 0e14 	add.w	lr, r0, #20
 800a24c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a250:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a254:	f108 0210 	add.w	r2, r8, #16
 800a258:	46f2      	mov	sl, lr
 800a25a:	2100      	movs	r1, #0
 800a25c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a260:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a264:	fa11 f88b 	uxtah	r8, r1, fp
 800a268:	b299      	uxth	r1, r3
 800a26a:	0c1b      	lsrs	r3, r3, #16
 800a26c:	eba8 0801 	sub.w	r8, r8, r1
 800a270:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a274:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a278:	fa1f f888 	uxth.w	r8, r8
 800a27c:	1419      	asrs	r1, r3, #16
 800a27e:	454e      	cmp	r6, r9
 800a280:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a284:	f84a 3b04 	str.w	r3, [sl], #4
 800a288:	d8e8      	bhi.n	800a25c <__mdiff+0x80>
 800a28a:	1b33      	subs	r3, r6, r4
 800a28c:	3b15      	subs	r3, #21
 800a28e:	f023 0303 	bic.w	r3, r3, #3
 800a292:	3304      	adds	r3, #4
 800a294:	3415      	adds	r4, #21
 800a296:	42a6      	cmp	r6, r4
 800a298:	bf38      	it	cc
 800a29a:	2304      	movcc	r3, #4
 800a29c:	441d      	add	r5, r3
 800a29e:	4473      	add	r3, lr
 800a2a0:	469e      	mov	lr, r3
 800a2a2:	462e      	mov	r6, r5
 800a2a4:	4566      	cmp	r6, ip
 800a2a6:	d30e      	bcc.n	800a2c6 <__mdiff+0xea>
 800a2a8:	f10c 0203 	add.w	r2, ip, #3
 800a2ac:	1b52      	subs	r2, r2, r5
 800a2ae:	f022 0203 	bic.w	r2, r2, #3
 800a2b2:	3d03      	subs	r5, #3
 800a2b4:	45ac      	cmp	ip, r5
 800a2b6:	bf38      	it	cc
 800a2b8:	2200      	movcc	r2, #0
 800a2ba:	4413      	add	r3, r2
 800a2bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a2c0:	b17a      	cbz	r2, 800a2e2 <__mdiff+0x106>
 800a2c2:	6107      	str	r7, [r0, #16]
 800a2c4:	e7a4      	b.n	800a210 <__mdiff+0x34>
 800a2c6:	f856 8b04 	ldr.w	r8, [r6], #4
 800a2ca:	fa11 f288 	uxtah	r2, r1, r8
 800a2ce:	1414      	asrs	r4, r2, #16
 800a2d0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a2d4:	b292      	uxth	r2, r2
 800a2d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a2da:	f84e 2b04 	str.w	r2, [lr], #4
 800a2de:	1421      	asrs	r1, r4, #16
 800a2e0:	e7e0      	b.n	800a2a4 <__mdiff+0xc8>
 800a2e2:	3f01      	subs	r7, #1
 800a2e4:	e7ea      	b.n	800a2bc <__mdiff+0xe0>
 800a2e6:	bf00      	nop
 800a2e8:	0800b97e 	.word	0x0800b97e
 800a2ec:	0800b9ef 	.word	0x0800b9ef

0800a2f0 <__ulp>:
 800a2f0:	b082      	sub	sp, #8
 800a2f2:	ed8d 0b00 	vstr	d0, [sp]
 800a2f6:	9a01      	ldr	r2, [sp, #4]
 800a2f8:	4b0f      	ldr	r3, [pc, #60]	; (800a338 <__ulp+0x48>)
 800a2fa:	4013      	ands	r3, r2
 800a2fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a300:	2b00      	cmp	r3, #0
 800a302:	dc08      	bgt.n	800a316 <__ulp+0x26>
 800a304:	425b      	negs	r3, r3
 800a306:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a30a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a30e:	da04      	bge.n	800a31a <__ulp+0x2a>
 800a310:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a314:	4113      	asrs	r3, r2
 800a316:	2200      	movs	r2, #0
 800a318:	e008      	b.n	800a32c <__ulp+0x3c>
 800a31a:	f1a2 0314 	sub.w	r3, r2, #20
 800a31e:	2b1e      	cmp	r3, #30
 800a320:	bfda      	itte	le
 800a322:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a326:	40da      	lsrle	r2, r3
 800a328:	2201      	movgt	r2, #1
 800a32a:	2300      	movs	r3, #0
 800a32c:	4619      	mov	r1, r3
 800a32e:	4610      	mov	r0, r2
 800a330:	ec41 0b10 	vmov	d0, r0, r1
 800a334:	b002      	add	sp, #8
 800a336:	4770      	bx	lr
 800a338:	7ff00000 	.word	0x7ff00000

0800a33c <__b2d>:
 800a33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a340:	6906      	ldr	r6, [r0, #16]
 800a342:	f100 0814 	add.w	r8, r0, #20
 800a346:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a34a:	1f37      	subs	r7, r6, #4
 800a34c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a350:	4610      	mov	r0, r2
 800a352:	f7ff fd53 	bl	8009dfc <__hi0bits>
 800a356:	f1c0 0320 	rsb	r3, r0, #32
 800a35a:	280a      	cmp	r0, #10
 800a35c:	600b      	str	r3, [r1, #0]
 800a35e:	491b      	ldr	r1, [pc, #108]	; (800a3cc <__b2d+0x90>)
 800a360:	dc15      	bgt.n	800a38e <__b2d+0x52>
 800a362:	f1c0 0c0b 	rsb	ip, r0, #11
 800a366:	fa22 f30c 	lsr.w	r3, r2, ip
 800a36a:	45b8      	cmp	r8, r7
 800a36c:	ea43 0501 	orr.w	r5, r3, r1
 800a370:	bf34      	ite	cc
 800a372:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a376:	2300      	movcs	r3, #0
 800a378:	3015      	adds	r0, #21
 800a37a:	fa02 f000 	lsl.w	r0, r2, r0
 800a37e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a382:	4303      	orrs	r3, r0
 800a384:	461c      	mov	r4, r3
 800a386:	ec45 4b10 	vmov	d0, r4, r5
 800a38a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a38e:	45b8      	cmp	r8, r7
 800a390:	bf3a      	itte	cc
 800a392:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a396:	f1a6 0708 	subcc.w	r7, r6, #8
 800a39a:	2300      	movcs	r3, #0
 800a39c:	380b      	subs	r0, #11
 800a39e:	d012      	beq.n	800a3c6 <__b2d+0x8a>
 800a3a0:	f1c0 0120 	rsb	r1, r0, #32
 800a3a4:	fa23 f401 	lsr.w	r4, r3, r1
 800a3a8:	4082      	lsls	r2, r0
 800a3aa:	4322      	orrs	r2, r4
 800a3ac:	4547      	cmp	r7, r8
 800a3ae:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a3b2:	bf8c      	ite	hi
 800a3b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a3b8:	2200      	movls	r2, #0
 800a3ba:	4083      	lsls	r3, r0
 800a3bc:	40ca      	lsrs	r2, r1
 800a3be:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	e7de      	b.n	800a384 <__b2d+0x48>
 800a3c6:	ea42 0501 	orr.w	r5, r2, r1
 800a3ca:	e7db      	b.n	800a384 <__b2d+0x48>
 800a3cc:	3ff00000 	.word	0x3ff00000

0800a3d0 <__d2b>:
 800a3d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3d4:	460f      	mov	r7, r1
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	ec59 8b10 	vmov	r8, r9, d0
 800a3dc:	4616      	mov	r6, r2
 800a3de:	f7ff fc1b 	bl	8009c18 <_Balloc>
 800a3e2:	4604      	mov	r4, r0
 800a3e4:	b930      	cbnz	r0, 800a3f4 <__d2b+0x24>
 800a3e6:	4602      	mov	r2, r0
 800a3e8:	4b24      	ldr	r3, [pc, #144]	; (800a47c <__d2b+0xac>)
 800a3ea:	4825      	ldr	r0, [pc, #148]	; (800a480 <__d2b+0xb0>)
 800a3ec:	f240 310f 	movw	r1, #783	; 0x30f
 800a3f0:	f000 fafc 	bl	800a9ec <__assert_func>
 800a3f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a3f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a3fc:	bb2d      	cbnz	r5, 800a44a <__d2b+0x7a>
 800a3fe:	9301      	str	r3, [sp, #4]
 800a400:	f1b8 0300 	subs.w	r3, r8, #0
 800a404:	d026      	beq.n	800a454 <__d2b+0x84>
 800a406:	4668      	mov	r0, sp
 800a408:	9300      	str	r3, [sp, #0]
 800a40a:	f7ff fd17 	bl	8009e3c <__lo0bits>
 800a40e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a412:	b1e8      	cbz	r0, 800a450 <__d2b+0x80>
 800a414:	f1c0 0320 	rsb	r3, r0, #32
 800a418:	fa02 f303 	lsl.w	r3, r2, r3
 800a41c:	430b      	orrs	r3, r1
 800a41e:	40c2      	lsrs	r2, r0
 800a420:	6163      	str	r3, [r4, #20]
 800a422:	9201      	str	r2, [sp, #4]
 800a424:	9b01      	ldr	r3, [sp, #4]
 800a426:	61a3      	str	r3, [r4, #24]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	bf14      	ite	ne
 800a42c:	2202      	movne	r2, #2
 800a42e:	2201      	moveq	r2, #1
 800a430:	6122      	str	r2, [r4, #16]
 800a432:	b1bd      	cbz	r5, 800a464 <__d2b+0x94>
 800a434:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a438:	4405      	add	r5, r0
 800a43a:	603d      	str	r5, [r7, #0]
 800a43c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a440:	6030      	str	r0, [r6, #0]
 800a442:	4620      	mov	r0, r4
 800a444:	b003      	add	sp, #12
 800a446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a44a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a44e:	e7d6      	b.n	800a3fe <__d2b+0x2e>
 800a450:	6161      	str	r1, [r4, #20]
 800a452:	e7e7      	b.n	800a424 <__d2b+0x54>
 800a454:	a801      	add	r0, sp, #4
 800a456:	f7ff fcf1 	bl	8009e3c <__lo0bits>
 800a45a:	9b01      	ldr	r3, [sp, #4]
 800a45c:	6163      	str	r3, [r4, #20]
 800a45e:	3020      	adds	r0, #32
 800a460:	2201      	movs	r2, #1
 800a462:	e7e5      	b.n	800a430 <__d2b+0x60>
 800a464:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a468:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a46c:	6038      	str	r0, [r7, #0]
 800a46e:	6918      	ldr	r0, [r3, #16]
 800a470:	f7ff fcc4 	bl	8009dfc <__hi0bits>
 800a474:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a478:	e7e2      	b.n	800a440 <__d2b+0x70>
 800a47a:	bf00      	nop
 800a47c:	0800b97e 	.word	0x0800b97e
 800a480:	0800b9ef 	.word	0x0800b9ef

0800a484 <__ratio>:
 800a484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	4688      	mov	r8, r1
 800a48a:	4669      	mov	r1, sp
 800a48c:	4681      	mov	r9, r0
 800a48e:	f7ff ff55 	bl	800a33c <__b2d>
 800a492:	a901      	add	r1, sp, #4
 800a494:	4640      	mov	r0, r8
 800a496:	ec55 4b10 	vmov	r4, r5, d0
 800a49a:	f7ff ff4f 	bl	800a33c <__b2d>
 800a49e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a4a2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a4a6:	eba3 0c02 	sub.w	ip, r3, r2
 800a4aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a4ae:	1a9b      	subs	r3, r3, r2
 800a4b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a4b4:	ec51 0b10 	vmov	r0, r1, d0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	bfd6      	itet	le
 800a4bc:	460a      	movle	r2, r1
 800a4be:	462a      	movgt	r2, r5
 800a4c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a4c4:	468b      	mov	fp, r1
 800a4c6:	462f      	mov	r7, r5
 800a4c8:	bfd4      	ite	le
 800a4ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a4ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	ee10 2a10 	vmov	r2, s0
 800a4d8:	465b      	mov	r3, fp
 800a4da:	4639      	mov	r1, r7
 800a4dc:	f7f6 f9be 	bl	800085c <__aeabi_ddiv>
 800a4e0:	ec41 0b10 	vmov	d0, r0, r1
 800a4e4:	b003      	add	sp, #12
 800a4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a4ea <__copybits>:
 800a4ea:	3901      	subs	r1, #1
 800a4ec:	b570      	push	{r4, r5, r6, lr}
 800a4ee:	1149      	asrs	r1, r1, #5
 800a4f0:	6914      	ldr	r4, [r2, #16]
 800a4f2:	3101      	adds	r1, #1
 800a4f4:	f102 0314 	add.w	r3, r2, #20
 800a4f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a4fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a500:	1f05      	subs	r5, r0, #4
 800a502:	42a3      	cmp	r3, r4
 800a504:	d30c      	bcc.n	800a520 <__copybits+0x36>
 800a506:	1aa3      	subs	r3, r4, r2
 800a508:	3b11      	subs	r3, #17
 800a50a:	f023 0303 	bic.w	r3, r3, #3
 800a50e:	3211      	adds	r2, #17
 800a510:	42a2      	cmp	r2, r4
 800a512:	bf88      	it	hi
 800a514:	2300      	movhi	r3, #0
 800a516:	4418      	add	r0, r3
 800a518:	2300      	movs	r3, #0
 800a51a:	4288      	cmp	r0, r1
 800a51c:	d305      	bcc.n	800a52a <__copybits+0x40>
 800a51e:	bd70      	pop	{r4, r5, r6, pc}
 800a520:	f853 6b04 	ldr.w	r6, [r3], #4
 800a524:	f845 6f04 	str.w	r6, [r5, #4]!
 800a528:	e7eb      	b.n	800a502 <__copybits+0x18>
 800a52a:	f840 3b04 	str.w	r3, [r0], #4
 800a52e:	e7f4      	b.n	800a51a <__copybits+0x30>

0800a530 <__any_on>:
 800a530:	f100 0214 	add.w	r2, r0, #20
 800a534:	6900      	ldr	r0, [r0, #16]
 800a536:	114b      	asrs	r3, r1, #5
 800a538:	4298      	cmp	r0, r3
 800a53a:	b510      	push	{r4, lr}
 800a53c:	db11      	blt.n	800a562 <__any_on+0x32>
 800a53e:	dd0a      	ble.n	800a556 <__any_on+0x26>
 800a540:	f011 011f 	ands.w	r1, r1, #31
 800a544:	d007      	beq.n	800a556 <__any_on+0x26>
 800a546:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a54a:	fa24 f001 	lsr.w	r0, r4, r1
 800a54e:	fa00 f101 	lsl.w	r1, r0, r1
 800a552:	428c      	cmp	r4, r1
 800a554:	d10b      	bne.n	800a56e <__any_on+0x3e>
 800a556:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d803      	bhi.n	800a566 <__any_on+0x36>
 800a55e:	2000      	movs	r0, #0
 800a560:	bd10      	pop	{r4, pc}
 800a562:	4603      	mov	r3, r0
 800a564:	e7f7      	b.n	800a556 <__any_on+0x26>
 800a566:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a56a:	2900      	cmp	r1, #0
 800a56c:	d0f5      	beq.n	800a55a <__any_on+0x2a>
 800a56e:	2001      	movs	r0, #1
 800a570:	e7f6      	b.n	800a560 <__any_on+0x30>

0800a572 <__ascii_wctomb>:
 800a572:	b149      	cbz	r1, 800a588 <__ascii_wctomb+0x16>
 800a574:	2aff      	cmp	r2, #255	; 0xff
 800a576:	bf85      	ittet	hi
 800a578:	238a      	movhi	r3, #138	; 0x8a
 800a57a:	6003      	strhi	r3, [r0, #0]
 800a57c:	700a      	strbls	r2, [r1, #0]
 800a57e:	f04f 30ff 	movhi.w	r0, #4294967295
 800a582:	bf98      	it	ls
 800a584:	2001      	movls	r0, #1
 800a586:	4770      	bx	lr
 800a588:	4608      	mov	r0, r1
 800a58a:	4770      	bx	lr

0800a58c <__ssputs_r>:
 800a58c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a590:	688e      	ldr	r6, [r1, #8]
 800a592:	461f      	mov	r7, r3
 800a594:	42be      	cmp	r6, r7
 800a596:	680b      	ldr	r3, [r1, #0]
 800a598:	4682      	mov	sl, r0
 800a59a:	460c      	mov	r4, r1
 800a59c:	4690      	mov	r8, r2
 800a59e:	d82c      	bhi.n	800a5fa <__ssputs_r+0x6e>
 800a5a0:	898a      	ldrh	r2, [r1, #12]
 800a5a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5a6:	d026      	beq.n	800a5f6 <__ssputs_r+0x6a>
 800a5a8:	6965      	ldr	r5, [r4, #20]
 800a5aa:	6909      	ldr	r1, [r1, #16]
 800a5ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5b0:	eba3 0901 	sub.w	r9, r3, r1
 800a5b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5b8:	1c7b      	adds	r3, r7, #1
 800a5ba:	444b      	add	r3, r9
 800a5bc:	106d      	asrs	r5, r5, #1
 800a5be:	429d      	cmp	r5, r3
 800a5c0:	bf38      	it	cc
 800a5c2:	461d      	movcc	r5, r3
 800a5c4:	0553      	lsls	r3, r2, #21
 800a5c6:	d527      	bpl.n	800a618 <__ssputs_r+0x8c>
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	f7ff fa87 	bl	8009adc <_malloc_r>
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	b360      	cbz	r0, 800a62c <__ssputs_r+0xa0>
 800a5d2:	6921      	ldr	r1, [r4, #16]
 800a5d4:	464a      	mov	r2, r9
 800a5d6:	f7fe f81b 	bl	8008610 <memcpy>
 800a5da:	89a3      	ldrh	r3, [r4, #12]
 800a5dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a5e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5e4:	81a3      	strh	r3, [r4, #12]
 800a5e6:	6126      	str	r6, [r4, #16]
 800a5e8:	6165      	str	r5, [r4, #20]
 800a5ea:	444e      	add	r6, r9
 800a5ec:	eba5 0509 	sub.w	r5, r5, r9
 800a5f0:	6026      	str	r6, [r4, #0]
 800a5f2:	60a5      	str	r5, [r4, #8]
 800a5f4:	463e      	mov	r6, r7
 800a5f6:	42be      	cmp	r6, r7
 800a5f8:	d900      	bls.n	800a5fc <__ssputs_r+0x70>
 800a5fa:	463e      	mov	r6, r7
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	4632      	mov	r2, r6
 800a600:	4641      	mov	r1, r8
 800a602:	f000 f9c9 	bl	800a998 <memmove>
 800a606:	68a3      	ldr	r3, [r4, #8]
 800a608:	1b9b      	subs	r3, r3, r6
 800a60a:	60a3      	str	r3, [r4, #8]
 800a60c:	6823      	ldr	r3, [r4, #0]
 800a60e:	4433      	add	r3, r6
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	2000      	movs	r0, #0
 800a614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a618:	462a      	mov	r2, r5
 800a61a:	f000 fa1b 	bl	800aa54 <_realloc_r>
 800a61e:	4606      	mov	r6, r0
 800a620:	2800      	cmp	r0, #0
 800a622:	d1e0      	bne.n	800a5e6 <__ssputs_r+0x5a>
 800a624:	6921      	ldr	r1, [r4, #16]
 800a626:	4650      	mov	r0, sl
 800a628:	f7fe fe8c 	bl	8009344 <_free_r>
 800a62c:	230c      	movs	r3, #12
 800a62e:	f8ca 3000 	str.w	r3, [sl]
 800a632:	89a3      	ldrh	r3, [r4, #12]
 800a634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a638:	81a3      	strh	r3, [r4, #12]
 800a63a:	f04f 30ff 	mov.w	r0, #4294967295
 800a63e:	e7e9      	b.n	800a614 <__ssputs_r+0x88>

0800a640 <_svfiprintf_r>:
 800a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a644:	4698      	mov	r8, r3
 800a646:	898b      	ldrh	r3, [r1, #12]
 800a648:	061b      	lsls	r3, r3, #24
 800a64a:	b09d      	sub	sp, #116	; 0x74
 800a64c:	4607      	mov	r7, r0
 800a64e:	460d      	mov	r5, r1
 800a650:	4614      	mov	r4, r2
 800a652:	d50e      	bpl.n	800a672 <_svfiprintf_r+0x32>
 800a654:	690b      	ldr	r3, [r1, #16]
 800a656:	b963      	cbnz	r3, 800a672 <_svfiprintf_r+0x32>
 800a658:	2140      	movs	r1, #64	; 0x40
 800a65a:	f7ff fa3f 	bl	8009adc <_malloc_r>
 800a65e:	6028      	str	r0, [r5, #0]
 800a660:	6128      	str	r0, [r5, #16]
 800a662:	b920      	cbnz	r0, 800a66e <_svfiprintf_r+0x2e>
 800a664:	230c      	movs	r3, #12
 800a666:	603b      	str	r3, [r7, #0]
 800a668:	f04f 30ff 	mov.w	r0, #4294967295
 800a66c:	e0d0      	b.n	800a810 <_svfiprintf_r+0x1d0>
 800a66e:	2340      	movs	r3, #64	; 0x40
 800a670:	616b      	str	r3, [r5, #20]
 800a672:	2300      	movs	r3, #0
 800a674:	9309      	str	r3, [sp, #36]	; 0x24
 800a676:	2320      	movs	r3, #32
 800a678:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a67c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a680:	2330      	movs	r3, #48	; 0x30
 800a682:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a828 <_svfiprintf_r+0x1e8>
 800a686:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a68a:	f04f 0901 	mov.w	r9, #1
 800a68e:	4623      	mov	r3, r4
 800a690:	469a      	mov	sl, r3
 800a692:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a696:	b10a      	cbz	r2, 800a69c <_svfiprintf_r+0x5c>
 800a698:	2a25      	cmp	r2, #37	; 0x25
 800a69a:	d1f9      	bne.n	800a690 <_svfiprintf_r+0x50>
 800a69c:	ebba 0b04 	subs.w	fp, sl, r4
 800a6a0:	d00b      	beq.n	800a6ba <_svfiprintf_r+0x7a>
 800a6a2:	465b      	mov	r3, fp
 800a6a4:	4622      	mov	r2, r4
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	4638      	mov	r0, r7
 800a6aa:	f7ff ff6f 	bl	800a58c <__ssputs_r>
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	f000 80a9 	beq.w	800a806 <_svfiprintf_r+0x1c6>
 800a6b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6b6:	445a      	add	r2, fp
 800a6b8:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f000 80a1 	beq.w	800a806 <_svfiprintf_r+0x1c6>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6ce:	f10a 0a01 	add.w	sl, sl, #1
 800a6d2:	9304      	str	r3, [sp, #16]
 800a6d4:	9307      	str	r3, [sp, #28]
 800a6d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6da:	931a      	str	r3, [sp, #104]	; 0x68
 800a6dc:	4654      	mov	r4, sl
 800a6de:	2205      	movs	r2, #5
 800a6e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6e4:	4850      	ldr	r0, [pc, #320]	; (800a828 <_svfiprintf_r+0x1e8>)
 800a6e6:	f7f5 fd7b 	bl	80001e0 <memchr>
 800a6ea:	9a04      	ldr	r2, [sp, #16]
 800a6ec:	b9d8      	cbnz	r0, 800a726 <_svfiprintf_r+0xe6>
 800a6ee:	06d0      	lsls	r0, r2, #27
 800a6f0:	bf44      	itt	mi
 800a6f2:	2320      	movmi	r3, #32
 800a6f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6f8:	0711      	lsls	r1, r2, #28
 800a6fa:	bf44      	itt	mi
 800a6fc:	232b      	movmi	r3, #43	; 0x2b
 800a6fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a702:	f89a 3000 	ldrb.w	r3, [sl]
 800a706:	2b2a      	cmp	r3, #42	; 0x2a
 800a708:	d015      	beq.n	800a736 <_svfiprintf_r+0xf6>
 800a70a:	9a07      	ldr	r2, [sp, #28]
 800a70c:	4654      	mov	r4, sl
 800a70e:	2000      	movs	r0, #0
 800a710:	f04f 0c0a 	mov.w	ip, #10
 800a714:	4621      	mov	r1, r4
 800a716:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a71a:	3b30      	subs	r3, #48	; 0x30
 800a71c:	2b09      	cmp	r3, #9
 800a71e:	d94d      	bls.n	800a7bc <_svfiprintf_r+0x17c>
 800a720:	b1b0      	cbz	r0, 800a750 <_svfiprintf_r+0x110>
 800a722:	9207      	str	r2, [sp, #28]
 800a724:	e014      	b.n	800a750 <_svfiprintf_r+0x110>
 800a726:	eba0 0308 	sub.w	r3, r0, r8
 800a72a:	fa09 f303 	lsl.w	r3, r9, r3
 800a72e:	4313      	orrs	r3, r2
 800a730:	9304      	str	r3, [sp, #16]
 800a732:	46a2      	mov	sl, r4
 800a734:	e7d2      	b.n	800a6dc <_svfiprintf_r+0x9c>
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	1d19      	adds	r1, r3, #4
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	9103      	str	r1, [sp, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	bfbb      	ittet	lt
 800a742:	425b      	neglt	r3, r3
 800a744:	f042 0202 	orrlt.w	r2, r2, #2
 800a748:	9307      	strge	r3, [sp, #28]
 800a74a:	9307      	strlt	r3, [sp, #28]
 800a74c:	bfb8      	it	lt
 800a74e:	9204      	strlt	r2, [sp, #16]
 800a750:	7823      	ldrb	r3, [r4, #0]
 800a752:	2b2e      	cmp	r3, #46	; 0x2e
 800a754:	d10c      	bne.n	800a770 <_svfiprintf_r+0x130>
 800a756:	7863      	ldrb	r3, [r4, #1]
 800a758:	2b2a      	cmp	r3, #42	; 0x2a
 800a75a:	d134      	bne.n	800a7c6 <_svfiprintf_r+0x186>
 800a75c:	9b03      	ldr	r3, [sp, #12]
 800a75e:	1d1a      	adds	r2, r3, #4
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	9203      	str	r2, [sp, #12]
 800a764:	2b00      	cmp	r3, #0
 800a766:	bfb8      	it	lt
 800a768:	f04f 33ff 	movlt.w	r3, #4294967295
 800a76c:	3402      	adds	r4, #2
 800a76e:	9305      	str	r3, [sp, #20]
 800a770:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a838 <_svfiprintf_r+0x1f8>
 800a774:	7821      	ldrb	r1, [r4, #0]
 800a776:	2203      	movs	r2, #3
 800a778:	4650      	mov	r0, sl
 800a77a:	f7f5 fd31 	bl	80001e0 <memchr>
 800a77e:	b138      	cbz	r0, 800a790 <_svfiprintf_r+0x150>
 800a780:	9b04      	ldr	r3, [sp, #16]
 800a782:	eba0 000a 	sub.w	r0, r0, sl
 800a786:	2240      	movs	r2, #64	; 0x40
 800a788:	4082      	lsls	r2, r0
 800a78a:	4313      	orrs	r3, r2
 800a78c:	3401      	adds	r4, #1
 800a78e:	9304      	str	r3, [sp, #16]
 800a790:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a794:	4825      	ldr	r0, [pc, #148]	; (800a82c <_svfiprintf_r+0x1ec>)
 800a796:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a79a:	2206      	movs	r2, #6
 800a79c:	f7f5 fd20 	bl	80001e0 <memchr>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	d038      	beq.n	800a816 <_svfiprintf_r+0x1d6>
 800a7a4:	4b22      	ldr	r3, [pc, #136]	; (800a830 <_svfiprintf_r+0x1f0>)
 800a7a6:	bb1b      	cbnz	r3, 800a7f0 <_svfiprintf_r+0x1b0>
 800a7a8:	9b03      	ldr	r3, [sp, #12]
 800a7aa:	3307      	adds	r3, #7
 800a7ac:	f023 0307 	bic.w	r3, r3, #7
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	9303      	str	r3, [sp, #12]
 800a7b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7b6:	4433      	add	r3, r6
 800a7b8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ba:	e768      	b.n	800a68e <_svfiprintf_r+0x4e>
 800a7bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	2001      	movs	r0, #1
 800a7c4:	e7a6      	b.n	800a714 <_svfiprintf_r+0xd4>
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	3401      	adds	r4, #1
 800a7ca:	9305      	str	r3, [sp, #20]
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	f04f 0c0a 	mov.w	ip, #10
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7d8:	3a30      	subs	r2, #48	; 0x30
 800a7da:	2a09      	cmp	r2, #9
 800a7dc:	d903      	bls.n	800a7e6 <_svfiprintf_r+0x1a6>
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d0c6      	beq.n	800a770 <_svfiprintf_r+0x130>
 800a7e2:	9105      	str	r1, [sp, #20]
 800a7e4:	e7c4      	b.n	800a770 <_svfiprintf_r+0x130>
 800a7e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e7f0      	b.n	800a7d2 <_svfiprintf_r+0x192>
 800a7f0:	ab03      	add	r3, sp, #12
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	462a      	mov	r2, r5
 800a7f6:	4b0f      	ldr	r3, [pc, #60]	; (800a834 <_svfiprintf_r+0x1f4>)
 800a7f8:	a904      	add	r1, sp, #16
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	f7fc ff64 	bl	80076c8 <_printf_float>
 800a800:	1c42      	adds	r2, r0, #1
 800a802:	4606      	mov	r6, r0
 800a804:	d1d6      	bne.n	800a7b4 <_svfiprintf_r+0x174>
 800a806:	89ab      	ldrh	r3, [r5, #12]
 800a808:	065b      	lsls	r3, r3, #25
 800a80a:	f53f af2d 	bmi.w	800a668 <_svfiprintf_r+0x28>
 800a80e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a810:	b01d      	add	sp, #116	; 0x74
 800a812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a816:	ab03      	add	r3, sp, #12
 800a818:	9300      	str	r3, [sp, #0]
 800a81a:	462a      	mov	r2, r5
 800a81c:	4b05      	ldr	r3, [pc, #20]	; (800a834 <_svfiprintf_r+0x1f4>)
 800a81e:	a904      	add	r1, sp, #16
 800a820:	4638      	mov	r0, r7
 800a822:	f7fd f9f5 	bl	8007c10 <_printf_i>
 800a826:	e7eb      	b.n	800a800 <_svfiprintf_r+0x1c0>
 800a828:	0800bb44 	.word	0x0800bb44
 800a82c:	0800bb4e 	.word	0x0800bb4e
 800a830:	080076c9 	.word	0x080076c9
 800a834:	0800a58d 	.word	0x0800a58d
 800a838:	0800bb4a 	.word	0x0800bb4a

0800a83c <__sflush_r>:
 800a83c:	898a      	ldrh	r2, [r1, #12]
 800a83e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a842:	4605      	mov	r5, r0
 800a844:	0710      	lsls	r0, r2, #28
 800a846:	460c      	mov	r4, r1
 800a848:	d458      	bmi.n	800a8fc <__sflush_r+0xc0>
 800a84a:	684b      	ldr	r3, [r1, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	dc05      	bgt.n	800a85c <__sflush_r+0x20>
 800a850:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a852:	2b00      	cmp	r3, #0
 800a854:	dc02      	bgt.n	800a85c <__sflush_r+0x20>
 800a856:	2000      	movs	r0, #0
 800a858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a85c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a85e:	2e00      	cmp	r6, #0
 800a860:	d0f9      	beq.n	800a856 <__sflush_r+0x1a>
 800a862:	2300      	movs	r3, #0
 800a864:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a868:	682f      	ldr	r7, [r5, #0]
 800a86a:	6a21      	ldr	r1, [r4, #32]
 800a86c:	602b      	str	r3, [r5, #0]
 800a86e:	d032      	beq.n	800a8d6 <__sflush_r+0x9a>
 800a870:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a872:	89a3      	ldrh	r3, [r4, #12]
 800a874:	075a      	lsls	r2, r3, #29
 800a876:	d505      	bpl.n	800a884 <__sflush_r+0x48>
 800a878:	6863      	ldr	r3, [r4, #4]
 800a87a:	1ac0      	subs	r0, r0, r3
 800a87c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a87e:	b10b      	cbz	r3, 800a884 <__sflush_r+0x48>
 800a880:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a882:	1ac0      	subs	r0, r0, r3
 800a884:	2300      	movs	r3, #0
 800a886:	4602      	mov	r2, r0
 800a888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a88a:	6a21      	ldr	r1, [r4, #32]
 800a88c:	4628      	mov	r0, r5
 800a88e:	47b0      	blx	r6
 800a890:	1c43      	adds	r3, r0, #1
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	d106      	bne.n	800a8a4 <__sflush_r+0x68>
 800a896:	6829      	ldr	r1, [r5, #0]
 800a898:	291d      	cmp	r1, #29
 800a89a:	d82b      	bhi.n	800a8f4 <__sflush_r+0xb8>
 800a89c:	4a29      	ldr	r2, [pc, #164]	; (800a944 <__sflush_r+0x108>)
 800a89e:	410a      	asrs	r2, r1
 800a8a0:	07d6      	lsls	r6, r2, #31
 800a8a2:	d427      	bmi.n	800a8f4 <__sflush_r+0xb8>
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	6062      	str	r2, [r4, #4]
 800a8a8:	04d9      	lsls	r1, r3, #19
 800a8aa:	6922      	ldr	r2, [r4, #16]
 800a8ac:	6022      	str	r2, [r4, #0]
 800a8ae:	d504      	bpl.n	800a8ba <__sflush_r+0x7e>
 800a8b0:	1c42      	adds	r2, r0, #1
 800a8b2:	d101      	bne.n	800a8b8 <__sflush_r+0x7c>
 800a8b4:	682b      	ldr	r3, [r5, #0]
 800a8b6:	b903      	cbnz	r3, 800a8ba <__sflush_r+0x7e>
 800a8b8:	6560      	str	r0, [r4, #84]	; 0x54
 800a8ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8bc:	602f      	str	r7, [r5, #0]
 800a8be:	2900      	cmp	r1, #0
 800a8c0:	d0c9      	beq.n	800a856 <__sflush_r+0x1a>
 800a8c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8c6:	4299      	cmp	r1, r3
 800a8c8:	d002      	beq.n	800a8d0 <__sflush_r+0x94>
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	f7fe fd3a 	bl	8009344 <_free_r>
 800a8d0:	2000      	movs	r0, #0
 800a8d2:	6360      	str	r0, [r4, #52]	; 0x34
 800a8d4:	e7c0      	b.n	800a858 <__sflush_r+0x1c>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	4628      	mov	r0, r5
 800a8da:	47b0      	blx	r6
 800a8dc:	1c41      	adds	r1, r0, #1
 800a8de:	d1c8      	bne.n	800a872 <__sflush_r+0x36>
 800a8e0:	682b      	ldr	r3, [r5, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d0c5      	beq.n	800a872 <__sflush_r+0x36>
 800a8e6:	2b1d      	cmp	r3, #29
 800a8e8:	d001      	beq.n	800a8ee <__sflush_r+0xb2>
 800a8ea:	2b16      	cmp	r3, #22
 800a8ec:	d101      	bne.n	800a8f2 <__sflush_r+0xb6>
 800a8ee:	602f      	str	r7, [r5, #0]
 800a8f0:	e7b1      	b.n	800a856 <__sflush_r+0x1a>
 800a8f2:	89a3      	ldrh	r3, [r4, #12]
 800a8f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8f8:	81a3      	strh	r3, [r4, #12]
 800a8fa:	e7ad      	b.n	800a858 <__sflush_r+0x1c>
 800a8fc:	690f      	ldr	r7, [r1, #16]
 800a8fe:	2f00      	cmp	r7, #0
 800a900:	d0a9      	beq.n	800a856 <__sflush_r+0x1a>
 800a902:	0793      	lsls	r3, r2, #30
 800a904:	680e      	ldr	r6, [r1, #0]
 800a906:	bf08      	it	eq
 800a908:	694b      	ldreq	r3, [r1, #20]
 800a90a:	600f      	str	r7, [r1, #0]
 800a90c:	bf18      	it	ne
 800a90e:	2300      	movne	r3, #0
 800a910:	eba6 0807 	sub.w	r8, r6, r7
 800a914:	608b      	str	r3, [r1, #8]
 800a916:	f1b8 0f00 	cmp.w	r8, #0
 800a91a:	dd9c      	ble.n	800a856 <__sflush_r+0x1a>
 800a91c:	6a21      	ldr	r1, [r4, #32]
 800a91e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a920:	4643      	mov	r3, r8
 800a922:	463a      	mov	r2, r7
 800a924:	4628      	mov	r0, r5
 800a926:	47b0      	blx	r6
 800a928:	2800      	cmp	r0, #0
 800a92a:	dc06      	bgt.n	800a93a <__sflush_r+0xfe>
 800a92c:	89a3      	ldrh	r3, [r4, #12]
 800a92e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a932:	81a3      	strh	r3, [r4, #12]
 800a934:	f04f 30ff 	mov.w	r0, #4294967295
 800a938:	e78e      	b.n	800a858 <__sflush_r+0x1c>
 800a93a:	4407      	add	r7, r0
 800a93c:	eba8 0800 	sub.w	r8, r8, r0
 800a940:	e7e9      	b.n	800a916 <__sflush_r+0xda>
 800a942:	bf00      	nop
 800a944:	dfbffffe 	.word	0xdfbffffe

0800a948 <_fflush_r>:
 800a948:	b538      	push	{r3, r4, r5, lr}
 800a94a:	690b      	ldr	r3, [r1, #16]
 800a94c:	4605      	mov	r5, r0
 800a94e:	460c      	mov	r4, r1
 800a950:	b913      	cbnz	r3, 800a958 <_fflush_r+0x10>
 800a952:	2500      	movs	r5, #0
 800a954:	4628      	mov	r0, r5
 800a956:	bd38      	pop	{r3, r4, r5, pc}
 800a958:	b118      	cbz	r0, 800a962 <_fflush_r+0x1a>
 800a95a:	6a03      	ldr	r3, [r0, #32]
 800a95c:	b90b      	cbnz	r3, 800a962 <_fflush_r+0x1a>
 800a95e:	f7fd fd03 	bl	8008368 <__sinit>
 800a962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d0f3      	beq.n	800a952 <_fflush_r+0xa>
 800a96a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a96c:	07d0      	lsls	r0, r2, #31
 800a96e:	d404      	bmi.n	800a97a <_fflush_r+0x32>
 800a970:	0599      	lsls	r1, r3, #22
 800a972:	d402      	bmi.n	800a97a <_fflush_r+0x32>
 800a974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a976:	f7fd fe49 	bl	800860c <__retarget_lock_acquire_recursive>
 800a97a:	4628      	mov	r0, r5
 800a97c:	4621      	mov	r1, r4
 800a97e:	f7ff ff5d 	bl	800a83c <__sflush_r>
 800a982:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a984:	07da      	lsls	r2, r3, #31
 800a986:	4605      	mov	r5, r0
 800a988:	d4e4      	bmi.n	800a954 <_fflush_r+0xc>
 800a98a:	89a3      	ldrh	r3, [r4, #12]
 800a98c:	059b      	lsls	r3, r3, #22
 800a98e:	d4e1      	bmi.n	800a954 <_fflush_r+0xc>
 800a990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a992:	f7fd fe3c 	bl	800860e <__retarget_lock_release_recursive>
 800a996:	e7dd      	b.n	800a954 <_fflush_r+0xc>

0800a998 <memmove>:
 800a998:	4288      	cmp	r0, r1
 800a99a:	b510      	push	{r4, lr}
 800a99c:	eb01 0402 	add.w	r4, r1, r2
 800a9a0:	d902      	bls.n	800a9a8 <memmove+0x10>
 800a9a2:	4284      	cmp	r4, r0
 800a9a4:	4623      	mov	r3, r4
 800a9a6:	d807      	bhi.n	800a9b8 <memmove+0x20>
 800a9a8:	1e43      	subs	r3, r0, #1
 800a9aa:	42a1      	cmp	r1, r4
 800a9ac:	d008      	beq.n	800a9c0 <memmove+0x28>
 800a9ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a9b6:	e7f8      	b.n	800a9aa <memmove+0x12>
 800a9b8:	4402      	add	r2, r0
 800a9ba:	4601      	mov	r1, r0
 800a9bc:	428a      	cmp	r2, r1
 800a9be:	d100      	bne.n	800a9c2 <memmove+0x2a>
 800a9c0:	bd10      	pop	{r4, pc}
 800a9c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9ca:	e7f7      	b.n	800a9bc <memmove+0x24>

0800a9cc <_sbrk_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	4d06      	ldr	r5, [pc, #24]	; (800a9e8 <_sbrk_r+0x1c>)
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	4608      	mov	r0, r1
 800a9d6:	602b      	str	r3, [r5, #0]
 800a9d8:	f7f7 fdb0 	bl	800253c <_sbrk>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d102      	bne.n	800a9e6 <_sbrk_r+0x1a>
 800a9e0:	682b      	ldr	r3, [r5, #0]
 800a9e2:	b103      	cbz	r3, 800a9e6 <_sbrk_r+0x1a>
 800a9e4:	6023      	str	r3, [r4, #0]
 800a9e6:	bd38      	pop	{r3, r4, r5, pc}
 800a9e8:	20000614 	.word	0x20000614

0800a9ec <__assert_func>:
 800a9ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ee:	4614      	mov	r4, r2
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	4b09      	ldr	r3, [pc, #36]	; (800aa18 <__assert_func+0x2c>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4605      	mov	r5, r0
 800a9f8:	68d8      	ldr	r0, [r3, #12]
 800a9fa:	b14c      	cbz	r4, 800aa10 <__assert_func+0x24>
 800a9fc:	4b07      	ldr	r3, [pc, #28]	; (800aa1c <__assert_func+0x30>)
 800a9fe:	9100      	str	r1, [sp, #0]
 800aa00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa04:	4906      	ldr	r1, [pc, #24]	; (800aa20 <__assert_func+0x34>)
 800aa06:	462b      	mov	r3, r5
 800aa08:	f000 f854 	bl	800aab4 <fiprintf>
 800aa0c:	f000 f864 	bl	800aad8 <abort>
 800aa10:	4b04      	ldr	r3, [pc, #16]	; (800aa24 <__assert_func+0x38>)
 800aa12:	461c      	mov	r4, r3
 800aa14:	e7f3      	b.n	800a9fe <__assert_func+0x12>
 800aa16:	bf00      	nop
 800aa18:	20000278 	.word	0x20000278
 800aa1c:	0800bb55 	.word	0x0800bb55
 800aa20:	0800bb62 	.word	0x0800bb62
 800aa24:	0800bb90 	.word	0x0800bb90

0800aa28 <_calloc_r>:
 800aa28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa2a:	fba1 2402 	umull	r2, r4, r1, r2
 800aa2e:	b94c      	cbnz	r4, 800aa44 <_calloc_r+0x1c>
 800aa30:	4611      	mov	r1, r2
 800aa32:	9201      	str	r2, [sp, #4]
 800aa34:	f7ff f852 	bl	8009adc <_malloc_r>
 800aa38:	9a01      	ldr	r2, [sp, #4]
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	b930      	cbnz	r0, 800aa4c <_calloc_r+0x24>
 800aa3e:	4628      	mov	r0, r5
 800aa40:	b003      	add	sp, #12
 800aa42:	bd30      	pop	{r4, r5, pc}
 800aa44:	220c      	movs	r2, #12
 800aa46:	6002      	str	r2, [r0, #0]
 800aa48:	2500      	movs	r5, #0
 800aa4a:	e7f8      	b.n	800aa3e <_calloc_r+0x16>
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	f7fd fd24 	bl	800849a <memset>
 800aa52:	e7f4      	b.n	800aa3e <_calloc_r+0x16>

0800aa54 <_realloc_r>:
 800aa54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa58:	4680      	mov	r8, r0
 800aa5a:	4614      	mov	r4, r2
 800aa5c:	460e      	mov	r6, r1
 800aa5e:	b921      	cbnz	r1, 800aa6a <_realloc_r+0x16>
 800aa60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa64:	4611      	mov	r1, r2
 800aa66:	f7ff b839 	b.w	8009adc <_malloc_r>
 800aa6a:	b92a      	cbnz	r2, 800aa78 <_realloc_r+0x24>
 800aa6c:	f7fe fc6a 	bl	8009344 <_free_r>
 800aa70:	4625      	mov	r5, r4
 800aa72:	4628      	mov	r0, r5
 800aa74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa78:	f000 f835 	bl	800aae6 <_malloc_usable_size_r>
 800aa7c:	4284      	cmp	r4, r0
 800aa7e:	4607      	mov	r7, r0
 800aa80:	d802      	bhi.n	800aa88 <_realloc_r+0x34>
 800aa82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa86:	d812      	bhi.n	800aaae <_realloc_r+0x5a>
 800aa88:	4621      	mov	r1, r4
 800aa8a:	4640      	mov	r0, r8
 800aa8c:	f7ff f826 	bl	8009adc <_malloc_r>
 800aa90:	4605      	mov	r5, r0
 800aa92:	2800      	cmp	r0, #0
 800aa94:	d0ed      	beq.n	800aa72 <_realloc_r+0x1e>
 800aa96:	42bc      	cmp	r4, r7
 800aa98:	4622      	mov	r2, r4
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	bf28      	it	cs
 800aa9e:	463a      	movcs	r2, r7
 800aaa0:	f7fd fdb6 	bl	8008610 <memcpy>
 800aaa4:	4631      	mov	r1, r6
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	f7fe fc4c 	bl	8009344 <_free_r>
 800aaac:	e7e1      	b.n	800aa72 <_realloc_r+0x1e>
 800aaae:	4635      	mov	r5, r6
 800aab0:	e7df      	b.n	800aa72 <_realloc_r+0x1e>
	...

0800aab4 <fiprintf>:
 800aab4:	b40e      	push	{r1, r2, r3}
 800aab6:	b503      	push	{r0, r1, lr}
 800aab8:	4601      	mov	r1, r0
 800aaba:	ab03      	add	r3, sp, #12
 800aabc:	4805      	ldr	r0, [pc, #20]	; (800aad4 <fiprintf+0x20>)
 800aabe:	f853 2b04 	ldr.w	r2, [r3], #4
 800aac2:	6800      	ldr	r0, [r0, #0]
 800aac4:	9301      	str	r3, [sp, #4]
 800aac6:	f000 f83f 	bl	800ab48 <_vfiprintf_r>
 800aaca:	b002      	add	sp, #8
 800aacc:	f85d eb04 	ldr.w	lr, [sp], #4
 800aad0:	b003      	add	sp, #12
 800aad2:	4770      	bx	lr
 800aad4:	20000278 	.word	0x20000278

0800aad8 <abort>:
 800aad8:	b508      	push	{r3, lr}
 800aada:	2006      	movs	r0, #6
 800aadc:	f000 fa0c 	bl	800aef8 <raise>
 800aae0:	2001      	movs	r0, #1
 800aae2:	f7f7 fcb3 	bl	800244c <_exit>

0800aae6 <_malloc_usable_size_r>:
 800aae6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aaea:	1f18      	subs	r0, r3, #4
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	bfbc      	itt	lt
 800aaf0:	580b      	ldrlt	r3, [r1, r0]
 800aaf2:	18c0      	addlt	r0, r0, r3
 800aaf4:	4770      	bx	lr

0800aaf6 <__sfputc_r>:
 800aaf6:	6893      	ldr	r3, [r2, #8]
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	b410      	push	{r4}
 800aafe:	6093      	str	r3, [r2, #8]
 800ab00:	da08      	bge.n	800ab14 <__sfputc_r+0x1e>
 800ab02:	6994      	ldr	r4, [r2, #24]
 800ab04:	42a3      	cmp	r3, r4
 800ab06:	db01      	blt.n	800ab0c <__sfputc_r+0x16>
 800ab08:	290a      	cmp	r1, #10
 800ab0a:	d103      	bne.n	800ab14 <__sfputc_r+0x1e>
 800ab0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab10:	f000 b934 	b.w	800ad7c <__swbuf_r>
 800ab14:	6813      	ldr	r3, [r2, #0]
 800ab16:	1c58      	adds	r0, r3, #1
 800ab18:	6010      	str	r0, [r2, #0]
 800ab1a:	7019      	strb	r1, [r3, #0]
 800ab1c:	4608      	mov	r0, r1
 800ab1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <__sfputs_r>:
 800ab24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab26:	4606      	mov	r6, r0
 800ab28:	460f      	mov	r7, r1
 800ab2a:	4614      	mov	r4, r2
 800ab2c:	18d5      	adds	r5, r2, r3
 800ab2e:	42ac      	cmp	r4, r5
 800ab30:	d101      	bne.n	800ab36 <__sfputs_r+0x12>
 800ab32:	2000      	movs	r0, #0
 800ab34:	e007      	b.n	800ab46 <__sfputs_r+0x22>
 800ab36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab3a:	463a      	mov	r2, r7
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f7ff ffda 	bl	800aaf6 <__sfputc_r>
 800ab42:	1c43      	adds	r3, r0, #1
 800ab44:	d1f3      	bne.n	800ab2e <__sfputs_r+0xa>
 800ab46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab48 <_vfiprintf_r>:
 800ab48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4c:	460d      	mov	r5, r1
 800ab4e:	b09d      	sub	sp, #116	; 0x74
 800ab50:	4614      	mov	r4, r2
 800ab52:	4698      	mov	r8, r3
 800ab54:	4606      	mov	r6, r0
 800ab56:	b118      	cbz	r0, 800ab60 <_vfiprintf_r+0x18>
 800ab58:	6a03      	ldr	r3, [r0, #32]
 800ab5a:	b90b      	cbnz	r3, 800ab60 <_vfiprintf_r+0x18>
 800ab5c:	f7fd fc04 	bl	8008368 <__sinit>
 800ab60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab62:	07d9      	lsls	r1, r3, #31
 800ab64:	d405      	bmi.n	800ab72 <_vfiprintf_r+0x2a>
 800ab66:	89ab      	ldrh	r3, [r5, #12]
 800ab68:	059a      	lsls	r2, r3, #22
 800ab6a:	d402      	bmi.n	800ab72 <_vfiprintf_r+0x2a>
 800ab6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab6e:	f7fd fd4d 	bl	800860c <__retarget_lock_acquire_recursive>
 800ab72:	89ab      	ldrh	r3, [r5, #12]
 800ab74:	071b      	lsls	r3, r3, #28
 800ab76:	d501      	bpl.n	800ab7c <_vfiprintf_r+0x34>
 800ab78:	692b      	ldr	r3, [r5, #16]
 800ab7a:	b99b      	cbnz	r3, 800aba4 <_vfiprintf_r+0x5c>
 800ab7c:	4629      	mov	r1, r5
 800ab7e:	4630      	mov	r0, r6
 800ab80:	f000 f93a 	bl	800adf8 <__swsetup_r>
 800ab84:	b170      	cbz	r0, 800aba4 <_vfiprintf_r+0x5c>
 800ab86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab88:	07dc      	lsls	r4, r3, #31
 800ab8a:	d504      	bpl.n	800ab96 <_vfiprintf_r+0x4e>
 800ab8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab90:	b01d      	add	sp, #116	; 0x74
 800ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab96:	89ab      	ldrh	r3, [r5, #12]
 800ab98:	0598      	lsls	r0, r3, #22
 800ab9a:	d4f7      	bmi.n	800ab8c <_vfiprintf_r+0x44>
 800ab9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab9e:	f7fd fd36 	bl	800860e <__retarget_lock_release_recursive>
 800aba2:	e7f3      	b.n	800ab8c <_vfiprintf_r+0x44>
 800aba4:	2300      	movs	r3, #0
 800aba6:	9309      	str	r3, [sp, #36]	; 0x24
 800aba8:	2320      	movs	r3, #32
 800abaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abae:	f8cd 800c 	str.w	r8, [sp, #12]
 800abb2:	2330      	movs	r3, #48	; 0x30
 800abb4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ad68 <_vfiprintf_r+0x220>
 800abb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abbc:	f04f 0901 	mov.w	r9, #1
 800abc0:	4623      	mov	r3, r4
 800abc2:	469a      	mov	sl, r3
 800abc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abc8:	b10a      	cbz	r2, 800abce <_vfiprintf_r+0x86>
 800abca:	2a25      	cmp	r2, #37	; 0x25
 800abcc:	d1f9      	bne.n	800abc2 <_vfiprintf_r+0x7a>
 800abce:	ebba 0b04 	subs.w	fp, sl, r4
 800abd2:	d00b      	beq.n	800abec <_vfiprintf_r+0xa4>
 800abd4:	465b      	mov	r3, fp
 800abd6:	4622      	mov	r2, r4
 800abd8:	4629      	mov	r1, r5
 800abda:	4630      	mov	r0, r6
 800abdc:	f7ff ffa2 	bl	800ab24 <__sfputs_r>
 800abe0:	3001      	adds	r0, #1
 800abe2:	f000 80a9 	beq.w	800ad38 <_vfiprintf_r+0x1f0>
 800abe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abe8:	445a      	add	r2, fp
 800abea:	9209      	str	r2, [sp, #36]	; 0x24
 800abec:	f89a 3000 	ldrb.w	r3, [sl]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	f000 80a1 	beq.w	800ad38 <_vfiprintf_r+0x1f0>
 800abf6:	2300      	movs	r3, #0
 800abf8:	f04f 32ff 	mov.w	r2, #4294967295
 800abfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac00:	f10a 0a01 	add.w	sl, sl, #1
 800ac04:	9304      	str	r3, [sp, #16]
 800ac06:	9307      	str	r3, [sp, #28]
 800ac08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac0c:	931a      	str	r3, [sp, #104]	; 0x68
 800ac0e:	4654      	mov	r4, sl
 800ac10:	2205      	movs	r2, #5
 800ac12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac16:	4854      	ldr	r0, [pc, #336]	; (800ad68 <_vfiprintf_r+0x220>)
 800ac18:	f7f5 fae2 	bl	80001e0 <memchr>
 800ac1c:	9a04      	ldr	r2, [sp, #16]
 800ac1e:	b9d8      	cbnz	r0, 800ac58 <_vfiprintf_r+0x110>
 800ac20:	06d1      	lsls	r1, r2, #27
 800ac22:	bf44      	itt	mi
 800ac24:	2320      	movmi	r3, #32
 800ac26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac2a:	0713      	lsls	r3, r2, #28
 800ac2c:	bf44      	itt	mi
 800ac2e:	232b      	movmi	r3, #43	; 0x2b
 800ac30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac34:	f89a 3000 	ldrb.w	r3, [sl]
 800ac38:	2b2a      	cmp	r3, #42	; 0x2a
 800ac3a:	d015      	beq.n	800ac68 <_vfiprintf_r+0x120>
 800ac3c:	9a07      	ldr	r2, [sp, #28]
 800ac3e:	4654      	mov	r4, sl
 800ac40:	2000      	movs	r0, #0
 800ac42:	f04f 0c0a 	mov.w	ip, #10
 800ac46:	4621      	mov	r1, r4
 800ac48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac4c:	3b30      	subs	r3, #48	; 0x30
 800ac4e:	2b09      	cmp	r3, #9
 800ac50:	d94d      	bls.n	800acee <_vfiprintf_r+0x1a6>
 800ac52:	b1b0      	cbz	r0, 800ac82 <_vfiprintf_r+0x13a>
 800ac54:	9207      	str	r2, [sp, #28]
 800ac56:	e014      	b.n	800ac82 <_vfiprintf_r+0x13a>
 800ac58:	eba0 0308 	sub.w	r3, r0, r8
 800ac5c:	fa09 f303 	lsl.w	r3, r9, r3
 800ac60:	4313      	orrs	r3, r2
 800ac62:	9304      	str	r3, [sp, #16]
 800ac64:	46a2      	mov	sl, r4
 800ac66:	e7d2      	b.n	800ac0e <_vfiprintf_r+0xc6>
 800ac68:	9b03      	ldr	r3, [sp, #12]
 800ac6a:	1d19      	adds	r1, r3, #4
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	9103      	str	r1, [sp, #12]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	bfbb      	ittet	lt
 800ac74:	425b      	neglt	r3, r3
 800ac76:	f042 0202 	orrlt.w	r2, r2, #2
 800ac7a:	9307      	strge	r3, [sp, #28]
 800ac7c:	9307      	strlt	r3, [sp, #28]
 800ac7e:	bfb8      	it	lt
 800ac80:	9204      	strlt	r2, [sp, #16]
 800ac82:	7823      	ldrb	r3, [r4, #0]
 800ac84:	2b2e      	cmp	r3, #46	; 0x2e
 800ac86:	d10c      	bne.n	800aca2 <_vfiprintf_r+0x15a>
 800ac88:	7863      	ldrb	r3, [r4, #1]
 800ac8a:	2b2a      	cmp	r3, #42	; 0x2a
 800ac8c:	d134      	bne.n	800acf8 <_vfiprintf_r+0x1b0>
 800ac8e:	9b03      	ldr	r3, [sp, #12]
 800ac90:	1d1a      	adds	r2, r3, #4
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	9203      	str	r2, [sp, #12]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	bfb8      	it	lt
 800ac9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac9e:	3402      	adds	r4, #2
 800aca0:	9305      	str	r3, [sp, #20]
 800aca2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ad78 <_vfiprintf_r+0x230>
 800aca6:	7821      	ldrb	r1, [r4, #0]
 800aca8:	2203      	movs	r2, #3
 800acaa:	4650      	mov	r0, sl
 800acac:	f7f5 fa98 	bl	80001e0 <memchr>
 800acb0:	b138      	cbz	r0, 800acc2 <_vfiprintf_r+0x17a>
 800acb2:	9b04      	ldr	r3, [sp, #16]
 800acb4:	eba0 000a 	sub.w	r0, r0, sl
 800acb8:	2240      	movs	r2, #64	; 0x40
 800acba:	4082      	lsls	r2, r0
 800acbc:	4313      	orrs	r3, r2
 800acbe:	3401      	adds	r4, #1
 800acc0:	9304      	str	r3, [sp, #16]
 800acc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc6:	4829      	ldr	r0, [pc, #164]	; (800ad6c <_vfiprintf_r+0x224>)
 800acc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800accc:	2206      	movs	r2, #6
 800acce:	f7f5 fa87 	bl	80001e0 <memchr>
 800acd2:	2800      	cmp	r0, #0
 800acd4:	d03f      	beq.n	800ad56 <_vfiprintf_r+0x20e>
 800acd6:	4b26      	ldr	r3, [pc, #152]	; (800ad70 <_vfiprintf_r+0x228>)
 800acd8:	bb1b      	cbnz	r3, 800ad22 <_vfiprintf_r+0x1da>
 800acda:	9b03      	ldr	r3, [sp, #12]
 800acdc:	3307      	adds	r3, #7
 800acde:	f023 0307 	bic.w	r3, r3, #7
 800ace2:	3308      	adds	r3, #8
 800ace4:	9303      	str	r3, [sp, #12]
 800ace6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ace8:	443b      	add	r3, r7
 800acea:	9309      	str	r3, [sp, #36]	; 0x24
 800acec:	e768      	b.n	800abc0 <_vfiprintf_r+0x78>
 800acee:	fb0c 3202 	mla	r2, ip, r2, r3
 800acf2:	460c      	mov	r4, r1
 800acf4:	2001      	movs	r0, #1
 800acf6:	e7a6      	b.n	800ac46 <_vfiprintf_r+0xfe>
 800acf8:	2300      	movs	r3, #0
 800acfa:	3401      	adds	r4, #1
 800acfc:	9305      	str	r3, [sp, #20]
 800acfe:	4619      	mov	r1, r3
 800ad00:	f04f 0c0a 	mov.w	ip, #10
 800ad04:	4620      	mov	r0, r4
 800ad06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad0a:	3a30      	subs	r2, #48	; 0x30
 800ad0c:	2a09      	cmp	r2, #9
 800ad0e:	d903      	bls.n	800ad18 <_vfiprintf_r+0x1d0>
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d0c6      	beq.n	800aca2 <_vfiprintf_r+0x15a>
 800ad14:	9105      	str	r1, [sp, #20]
 800ad16:	e7c4      	b.n	800aca2 <_vfiprintf_r+0x15a>
 800ad18:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad1c:	4604      	mov	r4, r0
 800ad1e:	2301      	movs	r3, #1
 800ad20:	e7f0      	b.n	800ad04 <_vfiprintf_r+0x1bc>
 800ad22:	ab03      	add	r3, sp, #12
 800ad24:	9300      	str	r3, [sp, #0]
 800ad26:	462a      	mov	r2, r5
 800ad28:	4b12      	ldr	r3, [pc, #72]	; (800ad74 <_vfiprintf_r+0x22c>)
 800ad2a:	a904      	add	r1, sp, #16
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f7fc fccb 	bl	80076c8 <_printf_float>
 800ad32:	4607      	mov	r7, r0
 800ad34:	1c78      	adds	r0, r7, #1
 800ad36:	d1d6      	bne.n	800ace6 <_vfiprintf_r+0x19e>
 800ad38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad3a:	07d9      	lsls	r1, r3, #31
 800ad3c:	d405      	bmi.n	800ad4a <_vfiprintf_r+0x202>
 800ad3e:	89ab      	ldrh	r3, [r5, #12]
 800ad40:	059a      	lsls	r2, r3, #22
 800ad42:	d402      	bmi.n	800ad4a <_vfiprintf_r+0x202>
 800ad44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad46:	f7fd fc62 	bl	800860e <__retarget_lock_release_recursive>
 800ad4a:	89ab      	ldrh	r3, [r5, #12]
 800ad4c:	065b      	lsls	r3, r3, #25
 800ad4e:	f53f af1d 	bmi.w	800ab8c <_vfiprintf_r+0x44>
 800ad52:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad54:	e71c      	b.n	800ab90 <_vfiprintf_r+0x48>
 800ad56:	ab03      	add	r3, sp, #12
 800ad58:	9300      	str	r3, [sp, #0]
 800ad5a:	462a      	mov	r2, r5
 800ad5c:	4b05      	ldr	r3, [pc, #20]	; (800ad74 <_vfiprintf_r+0x22c>)
 800ad5e:	a904      	add	r1, sp, #16
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7fc ff55 	bl	8007c10 <_printf_i>
 800ad66:	e7e4      	b.n	800ad32 <_vfiprintf_r+0x1ea>
 800ad68:	0800bb44 	.word	0x0800bb44
 800ad6c:	0800bb4e 	.word	0x0800bb4e
 800ad70:	080076c9 	.word	0x080076c9
 800ad74:	0800ab25 	.word	0x0800ab25
 800ad78:	0800bb4a 	.word	0x0800bb4a

0800ad7c <__swbuf_r>:
 800ad7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad7e:	460e      	mov	r6, r1
 800ad80:	4614      	mov	r4, r2
 800ad82:	4605      	mov	r5, r0
 800ad84:	b118      	cbz	r0, 800ad8e <__swbuf_r+0x12>
 800ad86:	6a03      	ldr	r3, [r0, #32]
 800ad88:	b90b      	cbnz	r3, 800ad8e <__swbuf_r+0x12>
 800ad8a:	f7fd faed 	bl	8008368 <__sinit>
 800ad8e:	69a3      	ldr	r3, [r4, #24]
 800ad90:	60a3      	str	r3, [r4, #8]
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	071a      	lsls	r2, r3, #28
 800ad96:	d525      	bpl.n	800ade4 <__swbuf_r+0x68>
 800ad98:	6923      	ldr	r3, [r4, #16]
 800ad9a:	b31b      	cbz	r3, 800ade4 <__swbuf_r+0x68>
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	6922      	ldr	r2, [r4, #16]
 800ada0:	1a98      	subs	r0, r3, r2
 800ada2:	6963      	ldr	r3, [r4, #20]
 800ada4:	b2f6      	uxtb	r6, r6
 800ada6:	4283      	cmp	r3, r0
 800ada8:	4637      	mov	r7, r6
 800adaa:	dc04      	bgt.n	800adb6 <__swbuf_r+0x3a>
 800adac:	4621      	mov	r1, r4
 800adae:	4628      	mov	r0, r5
 800adb0:	f7ff fdca 	bl	800a948 <_fflush_r>
 800adb4:	b9e0      	cbnz	r0, 800adf0 <__swbuf_r+0x74>
 800adb6:	68a3      	ldr	r3, [r4, #8]
 800adb8:	3b01      	subs	r3, #1
 800adba:	60a3      	str	r3, [r4, #8]
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	1c5a      	adds	r2, r3, #1
 800adc0:	6022      	str	r2, [r4, #0]
 800adc2:	701e      	strb	r6, [r3, #0]
 800adc4:	6962      	ldr	r2, [r4, #20]
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	429a      	cmp	r2, r3
 800adca:	d004      	beq.n	800add6 <__swbuf_r+0x5a>
 800adcc:	89a3      	ldrh	r3, [r4, #12]
 800adce:	07db      	lsls	r3, r3, #31
 800add0:	d506      	bpl.n	800ade0 <__swbuf_r+0x64>
 800add2:	2e0a      	cmp	r6, #10
 800add4:	d104      	bne.n	800ade0 <__swbuf_r+0x64>
 800add6:	4621      	mov	r1, r4
 800add8:	4628      	mov	r0, r5
 800adda:	f7ff fdb5 	bl	800a948 <_fflush_r>
 800adde:	b938      	cbnz	r0, 800adf0 <__swbuf_r+0x74>
 800ade0:	4638      	mov	r0, r7
 800ade2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ade4:	4621      	mov	r1, r4
 800ade6:	4628      	mov	r0, r5
 800ade8:	f000 f806 	bl	800adf8 <__swsetup_r>
 800adec:	2800      	cmp	r0, #0
 800adee:	d0d5      	beq.n	800ad9c <__swbuf_r+0x20>
 800adf0:	f04f 37ff 	mov.w	r7, #4294967295
 800adf4:	e7f4      	b.n	800ade0 <__swbuf_r+0x64>
	...

0800adf8 <__swsetup_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4b2a      	ldr	r3, [pc, #168]	; (800aea4 <__swsetup_r+0xac>)
 800adfc:	4605      	mov	r5, r0
 800adfe:	6818      	ldr	r0, [r3, #0]
 800ae00:	460c      	mov	r4, r1
 800ae02:	b118      	cbz	r0, 800ae0c <__swsetup_r+0x14>
 800ae04:	6a03      	ldr	r3, [r0, #32]
 800ae06:	b90b      	cbnz	r3, 800ae0c <__swsetup_r+0x14>
 800ae08:	f7fd faae 	bl	8008368 <__sinit>
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae12:	0718      	lsls	r0, r3, #28
 800ae14:	d422      	bmi.n	800ae5c <__swsetup_r+0x64>
 800ae16:	06d9      	lsls	r1, r3, #27
 800ae18:	d407      	bmi.n	800ae2a <__swsetup_r+0x32>
 800ae1a:	2309      	movs	r3, #9
 800ae1c:	602b      	str	r3, [r5, #0]
 800ae1e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ae22:	81a3      	strh	r3, [r4, #12]
 800ae24:	f04f 30ff 	mov.w	r0, #4294967295
 800ae28:	e034      	b.n	800ae94 <__swsetup_r+0x9c>
 800ae2a:	0758      	lsls	r0, r3, #29
 800ae2c:	d512      	bpl.n	800ae54 <__swsetup_r+0x5c>
 800ae2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae30:	b141      	cbz	r1, 800ae44 <__swsetup_r+0x4c>
 800ae32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae36:	4299      	cmp	r1, r3
 800ae38:	d002      	beq.n	800ae40 <__swsetup_r+0x48>
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	f7fe fa82 	bl	8009344 <_free_r>
 800ae40:	2300      	movs	r3, #0
 800ae42:	6363      	str	r3, [r4, #52]	; 0x34
 800ae44:	89a3      	ldrh	r3, [r4, #12]
 800ae46:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae4a:	81a3      	strh	r3, [r4, #12]
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	6063      	str	r3, [r4, #4]
 800ae50:	6923      	ldr	r3, [r4, #16]
 800ae52:	6023      	str	r3, [r4, #0]
 800ae54:	89a3      	ldrh	r3, [r4, #12]
 800ae56:	f043 0308 	orr.w	r3, r3, #8
 800ae5a:	81a3      	strh	r3, [r4, #12]
 800ae5c:	6923      	ldr	r3, [r4, #16]
 800ae5e:	b94b      	cbnz	r3, 800ae74 <__swsetup_r+0x7c>
 800ae60:	89a3      	ldrh	r3, [r4, #12]
 800ae62:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae6a:	d003      	beq.n	800ae74 <__swsetup_r+0x7c>
 800ae6c:	4621      	mov	r1, r4
 800ae6e:	4628      	mov	r0, r5
 800ae70:	f000 f884 	bl	800af7c <__smakebuf_r>
 800ae74:	89a0      	ldrh	r0, [r4, #12]
 800ae76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae7a:	f010 0301 	ands.w	r3, r0, #1
 800ae7e:	d00a      	beq.n	800ae96 <__swsetup_r+0x9e>
 800ae80:	2300      	movs	r3, #0
 800ae82:	60a3      	str	r3, [r4, #8]
 800ae84:	6963      	ldr	r3, [r4, #20]
 800ae86:	425b      	negs	r3, r3
 800ae88:	61a3      	str	r3, [r4, #24]
 800ae8a:	6923      	ldr	r3, [r4, #16]
 800ae8c:	b943      	cbnz	r3, 800aea0 <__swsetup_r+0xa8>
 800ae8e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae92:	d1c4      	bne.n	800ae1e <__swsetup_r+0x26>
 800ae94:	bd38      	pop	{r3, r4, r5, pc}
 800ae96:	0781      	lsls	r1, r0, #30
 800ae98:	bf58      	it	pl
 800ae9a:	6963      	ldrpl	r3, [r4, #20]
 800ae9c:	60a3      	str	r3, [r4, #8]
 800ae9e:	e7f4      	b.n	800ae8a <__swsetup_r+0x92>
 800aea0:	2000      	movs	r0, #0
 800aea2:	e7f7      	b.n	800ae94 <__swsetup_r+0x9c>
 800aea4:	20000278 	.word	0x20000278

0800aea8 <_raise_r>:
 800aea8:	291f      	cmp	r1, #31
 800aeaa:	b538      	push	{r3, r4, r5, lr}
 800aeac:	4604      	mov	r4, r0
 800aeae:	460d      	mov	r5, r1
 800aeb0:	d904      	bls.n	800aebc <_raise_r+0x14>
 800aeb2:	2316      	movs	r3, #22
 800aeb4:	6003      	str	r3, [r0, #0]
 800aeb6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeba:	bd38      	pop	{r3, r4, r5, pc}
 800aebc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aebe:	b112      	cbz	r2, 800aec6 <_raise_r+0x1e>
 800aec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aec4:	b94b      	cbnz	r3, 800aeda <_raise_r+0x32>
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 f830 	bl	800af2c <_getpid_r>
 800aecc:	462a      	mov	r2, r5
 800aece:	4601      	mov	r1, r0
 800aed0:	4620      	mov	r0, r4
 800aed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aed6:	f000 b817 	b.w	800af08 <_kill_r>
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d00a      	beq.n	800aef4 <_raise_r+0x4c>
 800aede:	1c59      	adds	r1, r3, #1
 800aee0:	d103      	bne.n	800aeea <_raise_r+0x42>
 800aee2:	2316      	movs	r3, #22
 800aee4:	6003      	str	r3, [r0, #0]
 800aee6:	2001      	movs	r0, #1
 800aee8:	e7e7      	b.n	800aeba <_raise_r+0x12>
 800aeea:	2400      	movs	r4, #0
 800aeec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aef0:	4628      	mov	r0, r5
 800aef2:	4798      	blx	r3
 800aef4:	2000      	movs	r0, #0
 800aef6:	e7e0      	b.n	800aeba <_raise_r+0x12>

0800aef8 <raise>:
 800aef8:	4b02      	ldr	r3, [pc, #8]	; (800af04 <raise+0xc>)
 800aefa:	4601      	mov	r1, r0
 800aefc:	6818      	ldr	r0, [r3, #0]
 800aefe:	f7ff bfd3 	b.w	800aea8 <_raise_r>
 800af02:	bf00      	nop
 800af04:	20000278 	.word	0x20000278

0800af08 <_kill_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	4d07      	ldr	r5, [pc, #28]	; (800af28 <_kill_r+0x20>)
 800af0c:	2300      	movs	r3, #0
 800af0e:	4604      	mov	r4, r0
 800af10:	4608      	mov	r0, r1
 800af12:	4611      	mov	r1, r2
 800af14:	602b      	str	r3, [r5, #0]
 800af16:	f7f7 fa89 	bl	800242c <_kill>
 800af1a:	1c43      	adds	r3, r0, #1
 800af1c:	d102      	bne.n	800af24 <_kill_r+0x1c>
 800af1e:	682b      	ldr	r3, [r5, #0]
 800af20:	b103      	cbz	r3, 800af24 <_kill_r+0x1c>
 800af22:	6023      	str	r3, [r4, #0]
 800af24:	bd38      	pop	{r3, r4, r5, pc}
 800af26:	bf00      	nop
 800af28:	20000614 	.word	0x20000614

0800af2c <_getpid_r>:
 800af2c:	f7f7 ba76 	b.w	800241c <_getpid>

0800af30 <__swhatbuf_r>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	460c      	mov	r4, r1
 800af34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af38:	2900      	cmp	r1, #0
 800af3a:	b096      	sub	sp, #88	; 0x58
 800af3c:	4615      	mov	r5, r2
 800af3e:	461e      	mov	r6, r3
 800af40:	da0d      	bge.n	800af5e <__swhatbuf_r+0x2e>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	f013 0f80 	tst.w	r3, #128	; 0x80
 800af48:	f04f 0100 	mov.w	r1, #0
 800af4c:	bf0c      	ite	eq
 800af4e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800af52:	2340      	movne	r3, #64	; 0x40
 800af54:	2000      	movs	r0, #0
 800af56:	6031      	str	r1, [r6, #0]
 800af58:	602b      	str	r3, [r5, #0]
 800af5a:	b016      	add	sp, #88	; 0x58
 800af5c:	bd70      	pop	{r4, r5, r6, pc}
 800af5e:	466a      	mov	r2, sp
 800af60:	f000 f848 	bl	800aff4 <_fstat_r>
 800af64:	2800      	cmp	r0, #0
 800af66:	dbec      	blt.n	800af42 <__swhatbuf_r+0x12>
 800af68:	9901      	ldr	r1, [sp, #4]
 800af6a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800af6e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800af72:	4259      	negs	r1, r3
 800af74:	4159      	adcs	r1, r3
 800af76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af7a:	e7eb      	b.n	800af54 <__swhatbuf_r+0x24>

0800af7c <__smakebuf_r>:
 800af7c:	898b      	ldrh	r3, [r1, #12]
 800af7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af80:	079d      	lsls	r5, r3, #30
 800af82:	4606      	mov	r6, r0
 800af84:	460c      	mov	r4, r1
 800af86:	d507      	bpl.n	800af98 <__smakebuf_r+0x1c>
 800af88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af8c:	6023      	str	r3, [r4, #0]
 800af8e:	6123      	str	r3, [r4, #16]
 800af90:	2301      	movs	r3, #1
 800af92:	6163      	str	r3, [r4, #20]
 800af94:	b002      	add	sp, #8
 800af96:	bd70      	pop	{r4, r5, r6, pc}
 800af98:	ab01      	add	r3, sp, #4
 800af9a:	466a      	mov	r2, sp
 800af9c:	f7ff ffc8 	bl	800af30 <__swhatbuf_r>
 800afa0:	9900      	ldr	r1, [sp, #0]
 800afa2:	4605      	mov	r5, r0
 800afa4:	4630      	mov	r0, r6
 800afa6:	f7fe fd99 	bl	8009adc <_malloc_r>
 800afaa:	b948      	cbnz	r0, 800afc0 <__smakebuf_r+0x44>
 800afac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afb0:	059a      	lsls	r2, r3, #22
 800afb2:	d4ef      	bmi.n	800af94 <__smakebuf_r+0x18>
 800afb4:	f023 0303 	bic.w	r3, r3, #3
 800afb8:	f043 0302 	orr.w	r3, r3, #2
 800afbc:	81a3      	strh	r3, [r4, #12]
 800afbe:	e7e3      	b.n	800af88 <__smakebuf_r+0xc>
 800afc0:	89a3      	ldrh	r3, [r4, #12]
 800afc2:	6020      	str	r0, [r4, #0]
 800afc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afc8:	81a3      	strh	r3, [r4, #12]
 800afca:	9b00      	ldr	r3, [sp, #0]
 800afcc:	6163      	str	r3, [r4, #20]
 800afce:	9b01      	ldr	r3, [sp, #4]
 800afd0:	6120      	str	r0, [r4, #16]
 800afd2:	b15b      	cbz	r3, 800afec <__smakebuf_r+0x70>
 800afd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afd8:	4630      	mov	r0, r6
 800afda:	f000 f81d 	bl	800b018 <_isatty_r>
 800afde:	b128      	cbz	r0, 800afec <__smakebuf_r+0x70>
 800afe0:	89a3      	ldrh	r3, [r4, #12]
 800afe2:	f023 0303 	bic.w	r3, r3, #3
 800afe6:	f043 0301 	orr.w	r3, r3, #1
 800afea:	81a3      	strh	r3, [r4, #12]
 800afec:	89a3      	ldrh	r3, [r4, #12]
 800afee:	431d      	orrs	r5, r3
 800aff0:	81a5      	strh	r5, [r4, #12]
 800aff2:	e7cf      	b.n	800af94 <__smakebuf_r+0x18>

0800aff4 <_fstat_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	4d07      	ldr	r5, [pc, #28]	; (800b014 <_fstat_r+0x20>)
 800aff8:	2300      	movs	r3, #0
 800affa:	4604      	mov	r4, r0
 800affc:	4608      	mov	r0, r1
 800affe:	4611      	mov	r1, r2
 800b000:	602b      	str	r3, [r5, #0]
 800b002:	f7f7 fa72 	bl	80024ea <_fstat>
 800b006:	1c43      	adds	r3, r0, #1
 800b008:	d102      	bne.n	800b010 <_fstat_r+0x1c>
 800b00a:	682b      	ldr	r3, [r5, #0]
 800b00c:	b103      	cbz	r3, 800b010 <_fstat_r+0x1c>
 800b00e:	6023      	str	r3, [r4, #0]
 800b010:	bd38      	pop	{r3, r4, r5, pc}
 800b012:	bf00      	nop
 800b014:	20000614 	.word	0x20000614

0800b018 <_isatty_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4d06      	ldr	r5, [pc, #24]	; (800b034 <_isatty_r+0x1c>)
 800b01c:	2300      	movs	r3, #0
 800b01e:	4604      	mov	r4, r0
 800b020:	4608      	mov	r0, r1
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	f7f7 fa71 	bl	800250a <_isatty>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d102      	bne.n	800b032 <_isatty_r+0x1a>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	b103      	cbz	r3, 800b032 <_isatty_r+0x1a>
 800b030:	6023      	str	r3, [r4, #0]
 800b032:	bd38      	pop	{r3, r4, r5, pc}
 800b034:	20000614 	.word	0x20000614

0800b038 <atan2>:
 800b038:	f000 bab2 	b.w	800b5a0 <__ieee754_atan2>

0800b03c <sqrt>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	ed2d 8b02 	vpush	{d8}
 800b042:	ec55 4b10 	vmov	r4, r5, d0
 800b046:	f000 f9d1 	bl	800b3ec <__ieee754_sqrt>
 800b04a:	4622      	mov	r2, r4
 800b04c:	462b      	mov	r3, r5
 800b04e:	4620      	mov	r0, r4
 800b050:	4629      	mov	r1, r5
 800b052:	eeb0 8a40 	vmov.f32	s16, s0
 800b056:	eef0 8a60 	vmov.f32	s17, s1
 800b05a:	f7f5 fd6f 	bl	8000b3c <__aeabi_dcmpun>
 800b05e:	b990      	cbnz	r0, 800b086 <sqrt+0x4a>
 800b060:	2200      	movs	r2, #0
 800b062:	2300      	movs	r3, #0
 800b064:	4620      	mov	r0, r4
 800b066:	4629      	mov	r1, r5
 800b068:	f7f5 fd40 	bl	8000aec <__aeabi_dcmplt>
 800b06c:	b158      	cbz	r0, 800b086 <sqrt+0x4a>
 800b06e:	f7fd faa3 	bl	80085b8 <__errno>
 800b072:	2321      	movs	r3, #33	; 0x21
 800b074:	6003      	str	r3, [r0, #0]
 800b076:	2200      	movs	r2, #0
 800b078:	2300      	movs	r3, #0
 800b07a:	4610      	mov	r0, r2
 800b07c:	4619      	mov	r1, r3
 800b07e:	f7f5 fbed 	bl	800085c <__aeabi_ddiv>
 800b082:	ec41 0b18 	vmov	d8, r0, r1
 800b086:	eeb0 0a48 	vmov.f32	s0, s16
 800b08a:	eef0 0a68 	vmov.f32	s1, s17
 800b08e:	ecbd 8b02 	vpop	{d8}
 800b092:	bd38      	pop	{r3, r4, r5, pc}
 800b094:	0000      	movs	r0, r0
	...

0800b098 <atan>:
 800b098:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b09c:	ec55 4b10 	vmov	r4, r5, d0
 800b0a0:	4bc3      	ldr	r3, [pc, #780]	; (800b3b0 <atan+0x318>)
 800b0a2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b0a6:	429e      	cmp	r6, r3
 800b0a8:	46ab      	mov	fp, r5
 800b0aa:	dd18      	ble.n	800b0de <atan+0x46>
 800b0ac:	4bc1      	ldr	r3, [pc, #772]	; (800b3b4 <atan+0x31c>)
 800b0ae:	429e      	cmp	r6, r3
 800b0b0:	dc01      	bgt.n	800b0b6 <atan+0x1e>
 800b0b2:	d109      	bne.n	800b0c8 <atan+0x30>
 800b0b4:	b144      	cbz	r4, 800b0c8 <atan+0x30>
 800b0b6:	4622      	mov	r2, r4
 800b0b8:	462b      	mov	r3, r5
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	4629      	mov	r1, r5
 800b0be:	f7f5 f8ed 	bl	800029c <__adddf3>
 800b0c2:	4604      	mov	r4, r0
 800b0c4:	460d      	mov	r5, r1
 800b0c6:	e006      	b.n	800b0d6 <atan+0x3e>
 800b0c8:	f1bb 0f00 	cmp.w	fp, #0
 800b0cc:	f300 8131 	bgt.w	800b332 <atan+0x29a>
 800b0d0:	a59b      	add	r5, pc, #620	; (adr r5, 800b340 <atan+0x2a8>)
 800b0d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b0d6:	ec45 4b10 	vmov	d0, r4, r5
 800b0da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0de:	4bb6      	ldr	r3, [pc, #728]	; (800b3b8 <atan+0x320>)
 800b0e0:	429e      	cmp	r6, r3
 800b0e2:	dc14      	bgt.n	800b10e <atan+0x76>
 800b0e4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b0e8:	429e      	cmp	r6, r3
 800b0ea:	dc0d      	bgt.n	800b108 <atan+0x70>
 800b0ec:	a396      	add	r3, pc, #600	; (adr r3, 800b348 <atan+0x2b0>)
 800b0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f2:	ee10 0a10 	vmov	r0, s0
 800b0f6:	4629      	mov	r1, r5
 800b0f8:	f7f5 f8d0 	bl	800029c <__adddf3>
 800b0fc:	4baf      	ldr	r3, [pc, #700]	; (800b3bc <atan+0x324>)
 800b0fe:	2200      	movs	r2, #0
 800b100:	f7f5 fd12 	bl	8000b28 <__aeabi_dcmpgt>
 800b104:	2800      	cmp	r0, #0
 800b106:	d1e6      	bne.n	800b0d6 <atan+0x3e>
 800b108:	f04f 3aff 	mov.w	sl, #4294967295
 800b10c:	e02b      	b.n	800b166 <atan+0xce>
 800b10e:	f000 f963 	bl	800b3d8 <fabs>
 800b112:	4bab      	ldr	r3, [pc, #684]	; (800b3c0 <atan+0x328>)
 800b114:	429e      	cmp	r6, r3
 800b116:	ec55 4b10 	vmov	r4, r5, d0
 800b11a:	f300 80bf 	bgt.w	800b29c <atan+0x204>
 800b11e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b122:	429e      	cmp	r6, r3
 800b124:	f300 80a0 	bgt.w	800b268 <atan+0x1d0>
 800b128:	ee10 2a10 	vmov	r2, s0
 800b12c:	ee10 0a10 	vmov	r0, s0
 800b130:	462b      	mov	r3, r5
 800b132:	4629      	mov	r1, r5
 800b134:	f7f5 f8b2 	bl	800029c <__adddf3>
 800b138:	4ba0      	ldr	r3, [pc, #640]	; (800b3bc <atan+0x324>)
 800b13a:	2200      	movs	r2, #0
 800b13c:	f7f5 f8ac 	bl	8000298 <__aeabi_dsub>
 800b140:	2200      	movs	r2, #0
 800b142:	4606      	mov	r6, r0
 800b144:	460f      	mov	r7, r1
 800b146:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b14a:	4620      	mov	r0, r4
 800b14c:	4629      	mov	r1, r5
 800b14e:	f7f5 f8a5 	bl	800029c <__adddf3>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	4630      	mov	r0, r6
 800b158:	4639      	mov	r1, r7
 800b15a:	f7f5 fb7f 	bl	800085c <__aeabi_ddiv>
 800b15e:	f04f 0a00 	mov.w	sl, #0
 800b162:	4604      	mov	r4, r0
 800b164:	460d      	mov	r5, r1
 800b166:	4622      	mov	r2, r4
 800b168:	462b      	mov	r3, r5
 800b16a:	4620      	mov	r0, r4
 800b16c:	4629      	mov	r1, r5
 800b16e:	f7f5 fa4b 	bl	8000608 <__aeabi_dmul>
 800b172:	4602      	mov	r2, r0
 800b174:	460b      	mov	r3, r1
 800b176:	4680      	mov	r8, r0
 800b178:	4689      	mov	r9, r1
 800b17a:	f7f5 fa45 	bl	8000608 <__aeabi_dmul>
 800b17e:	a374      	add	r3, pc, #464	; (adr r3, 800b350 <atan+0x2b8>)
 800b180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b184:	4606      	mov	r6, r0
 800b186:	460f      	mov	r7, r1
 800b188:	f7f5 fa3e 	bl	8000608 <__aeabi_dmul>
 800b18c:	a372      	add	r3, pc, #456	; (adr r3, 800b358 <atan+0x2c0>)
 800b18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b192:	f7f5 f883 	bl	800029c <__adddf3>
 800b196:	4632      	mov	r2, r6
 800b198:	463b      	mov	r3, r7
 800b19a:	f7f5 fa35 	bl	8000608 <__aeabi_dmul>
 800b19e:	a370      	add	r3, pc, #448	; (adr r3, 800b360 <atan+0x2c8>)
 800b1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a4:	f7f5 f87a 	bl	800029c <__adddf3>
 800b1a8:	4632      	mov	r2, r6
 800b1aa:	463b      	mov	r3, r7
 800b1ac:	f7f5 fa2c 	bl	8000608 <__aeabi_dmul>
 800b1b0:	a36d      	add	r3, pc, #436	; (adr r3, 800b368 <atan+0x2d0>)
 800b1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b6:	f7f5 f871 	bl	800029c <__adddf3>
 800b1ba:	4632      	mov	r2, r6
 800b1bc:	463b      	mov	r3, r7
 800b1be:	f7f5 fa23 	bl	8000608 <__aeabi_dmul>
 800b1c2:	a36b      	add	r3, pc, #428	; (adr r3, 800b370 <atan+0x2d8>)
 800b1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c8:	f7f5 f868 	bl	800029c <__adddf3>
 800b1cc:	4632      	mov	r2, r6
 800b1ce:	463b      	mov	r3, r7
 800b1d0:	f7f5 fa1a 	bl	8000608 <__aeabi_dmul>
 800b1d4:	a368      	add	r3, pc, #416	; (adr r3, 800b378 <atan+0x2e0>)
 800b1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1da:	f7f5 f85f 	bl	800029c <__adddf3>
 800b1de:	4642      	mov	r2, r8
 800b1e0:	464b      	mov	r3, r9
 800b1e2:	f7f5 fa11 	bl	8000608 <__aeabi_dmul>
 800b1e6:	a366      	add	r3, pc, #408	; (adr r3, 800b380 <atan+0x2e8>)
 800b1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ec:	4680      	mov	r8, r0
 800b1ee:	4689      	mov	r9, r1
 800b1f0:	4630      	mov	r0, r6
 800b1f2:	4639      	mov	r1, r7
 800b1f4:	f7f5 fa08 	bl	8000608 <__aeabi_dmul>
 800b1f8:	a363      	add	r3, pc, #396	; (adr r3, 800b388 <atan+0x2f0>)
 800b1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fe:	f7f5 f84b 	bl	8000298 <__aeabi_dsub>
 800b202:	4632      	mov	r2, r6
 800b204:	463b      	mov	r3, r7
 800b206:	f7f5 f9ff 	bl	8000608 <__aeabi_dmul>
 800b20a:	a361      	add	r3, pc, #388	; (adr r3, 800b390 <atan+0x2f8>)
 800b20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b210:	f7f5 f842 	bl	8000298 <__aeabi_dsub>
 800b214:	4632      	mov	r2, r6
 800b216:	463b      	mov	r3, r7
 800b218:	f7f5 f9f6 	bl	8000608 <__aeabi_dmul>
 800b21c:	a35e      	add	r3, pc, #376	; (adr r3, 800b398 <atan+0x300>)
 800b21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b222:	f7f5 f839 	bl	8000298 <__aeabi_dsub>
 800b226:	4632      	mov	r2, r6
 800b228:	463b      	mov	r3, r7
 800b22a:	f7f5 f9ed 	bl	8000608 <__aeabi_dmul>
 800b22e:	a35c      	add	r3, pc, #368	; (adr r3, 800b3a0 <atan+0x308>)
 800b230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b234:	f7f5 f830 	bl	8000298 <__aeabi_dsub>
 800b238:	4632      	mov	r2, r6
 800b23a:	463b      	mov	r3, r7
 800b23c:	f7f5 f9e4 	bl	8000608 <__aeabi_dmul>
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	4640      	mov	r0, r8
 800b246:	4649      	mov	r1, r9
 800b248:	f7f5 f828 	bl	800029c <__adddf3>
 800b24c:	4622      	mov	r2, r4
 800b24e:	462b      	mov	r3, r5
 800b250:	f7f5 f9da 	bl	8000608 <__aeabi_dmul>
 800b254:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b258:	4602      	mov	r2, r0
 800b25a:	460b      	mov	r3, r1
 800b25c:	d14b      	bne.n	800b2f6 <atan+0x25e>
 800b25e:	4620      	mov	r0, r4
 800b260:	4629      	mov	r1, r5
 800b262:	f7f5 f819 	bl	8000298 <__aeabi_dsub>
 800b266:	e72c      	b.n	800b0c2 <atan+0x2a>
 800b268:	ee10 0a10 	vmov	r0, s0
 800b26c:	4b53      	ldr	r3, [pc, #332]	; (800b3bc <atan+0x324>)
 800b26e:	2200      	movs	r2, #0
 800b270:	4629      	mov	r1, r5
 800b272:	f7f5 f811 	bl	8000298 <__aeabi_dsub>
 800b276:	4b51      	ldr	r3, [pc, #324]	; (800b3bc <atan+0x324>)
 800b278:	4606      	mov	r6, r0
 800b27a:	460f      	mov	r7, r1
 800b27c:	2200      	movs	r2, #0
 800b27e:	4620      	mov	r0, r4
 800b280:	4629      	mov	r1, r5
 800b282:	f7f5 f80b 	bl	800029c <__adddf3>
 800b286:	4602      	mov	r2, r0
 800b288:	460b      	mov	r3, r1
 800b28a:	4630      	mov	r0, r6
 800b28c:	4639      	mov	r1, r7
 800b28e:	f7f5 fae5 	bl	800085c <__aeabi_ddiv>
 800b292:	f04f 0a01 	mov.w	sl, #1
 800b296:	4604      	mov	r4, r0
 800b298:	460d      	mov	r5, r1
 800b29a:	e764      	b.n	800b166 <atan+0xce>
 800b29c:	4b49      	ldr	r3, [pc, #292]	; (800b3c4 <atan+0x32c>)
 800b29e:	429e      	cmp	r6, r3
 800b2a0:	da1d      	bge.n	800b2de <atan+0x246>
 800b2a2:	ee10 0a10 	vmov	r0, s0
 800b2a6:	4b48      	ldr	r3, [pc, #288]	; (800b3c8 <atan+0x330>)
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4629      	mov	r1, r5
 800b2ac:	f7f4 fff4 	bl	8000298 <__aeabi_dsub>
 800b2b0:	4b45      	ldr	r3, [pc, #276]	; (800b3c8 <atan+0x330>)
 800b2b2:	4606      	mov	r6, r0
 800b2b4:	460f      	mov	r7, r1
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	f7f5 f9a4 	bl	8000608 <__aeabi_dmul>
 800b2c0:	4b3e      	ldr	r3, [pc, #248]	; (800b3bc <atan+0x324>)
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f7f4 ffea 	bl	800029c <__adddf3>
 800b2c8:	4602      	mov	r2, r0
 800b2ca:	460b      	mov	r3, r1
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	4639      	mov	r1, r7
 800b2d0:	f7f5 fac4 	bl	800085c <__aeabi_ddiv>
 800b2d4:	f04f 0a02 	mov.w	sl, #2
 800b2d8:	4604      	mov	r4, r0
 800b2da:	460d      	mov	r5, r1
 800b2dc:	e743      	b.n	800b166 <atan+0xce>
 800b2de:	462b      	mov	r3, r5
 800b2e0:	ee10 2a10 	vmov	r2, s0
 800b2e4:	4939      	ldr	r1, [pc, #228]	; (800b3cc <atan+0x334>)
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	f7f5 fab8 	bl	800085c <__aeabi_ddiv>
 800b2ec:	f04f 0a03 	mov.w	sl, #3
 800b2f0:	4604      	mov	r4, r0
 800b2f2:	460d      	mov	r5, r1
 800b2f4:	e737      	b.n	800b166 <atan+0xce>
 800b2f6:	4b36      	ldr	r3, [pc, #216]	; (800b3d0 <atan+0x338>)
 800b2f8:	4e36      	ldr	r6, [pc, #216]	; (800b3d4 <atan+0x33c>)
 800b2fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b302:	f7f4 ffc9 	bl	8000298 <__aeabi_dsub>
 800b306:	4622      	mov	r2, r4
 800b308:	462b      	mov	r3, r5
 800b30a:	f7f4 ffc5 	bl	8000298 <__aeabi_dsub>
 800b30e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b312:	4602      	mov	r2, r0
 800b314:	460b      	mov	r3, r1
 800b316:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b31a:	f7f4 ffbd 	bl	8000298 <__aeabi_dsub>
 800b31e:	f1bb 0f00 	cmp.w	fp, #0
 800b322:	4604      	mov	r4, r0
 800b324:	460d      	mov	r5, r1
 800b326:	f6bf aed6 	bge.w	800b0d6 <atan+0x3e>
 800b32a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b32e:	461d      	mov	r5, r3
 800b330:	e6d1      	b.n	800b0d6 <atan+0x3e>
 800b332:	a51d      	add	r5, pc, #116	; (adr r5, 800b3a8 <atan+0x310>)
 800b334:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b338:	e6cd      	b.n	800b0d6 <atan+0x3e>
 800b33a:	bf00      	nop
 800b33c:	f3af 8000 	nop.w
 800b340:	54442d18 	.word	0x54442d18
 800b344:	bff921fb 	.word	0xbff921fb
 800b348:	8800759c 	.word	0x8800759c
 800b34c:	7e37e43c 	.word	0x7e37e43c
 800b350:	e322da11 	.word	0xe322da11
 800b354:	3f90ad3a 	.word	0x3f90ad3a
 800b358:	24760deb 	.word	0x24760deb
 800b35c:	3fa97b4b 	.word	0x3fa97b4b
 800b360:	a0d03d51 	.word	0xa0d03d51
 800b364:	3fb10d66 	.word	0x3fb10d66
 800b368:	c54c206e 	.word	0xc54c206e
 800b36c:	3fb745cd 	.word	0x3fb745cd
 800b370:	920083ff 	.word	0x920083ff
 800b374:	3fc24924 	.word	0x3fc24924
 800b378:	5555550d 	.word	0x5555550d
 800b37c:	3fd55555 	.word	0x3fd55555
 800b380:	2c6a6c2f 	.word	0x2c6a6c2f
 800b384:	bfa2b444 	.word	0xbfa2b444
 800b388:	52defd9a 	.word	0x52defd9a
 800b38c:	3fadde2d 	.word	0x3fadde2d
 800b390:	af749a6d 	.word	0xaf749a6d
 800b394:	3fb3b0f2 	.word	0x3fb3b0f2
 800b398:	fe231671 	.word	0xfe231671
 800b39c:	3fbc71c6 	.word	0x3fbc71c6
 800b3a0:	9998ebc4 	.word	0x9998ebc4
 800b3a4:	3fc99999 	.word	0x3fc99999
 800b3a8:	54442d18 	.word	0x54442d18
 800b3ac:	3ff921fb 	.word	0x3ff921fb
 800b3b0:	440fffff 	.word	0x440fffff
 800b3b4:	7ff00000 	.word	0x7ff00000
 800b3b8:	3fdbffff 	.word	0x3fdbffff
 800b3bc:	3ff00000 	.word	0x3ff00000
 800b3c0:	3ff2ffff 	.word	0x3ff2ffff
 800b3c4:	40038000 	.word	0x40038000
 800b3c8:	3ff80000 	.word	0x3ff80000
 800b3cc:	bff00000 	.word	0xbff00000
 800b3d0:	0800bbb8 	.word	0x0800bbb8
 800b3d4:	0800bb98 	.word	0x0800bb98

0800b3d8 <fabs>:
 800b3d8:	ec51 0b10 	vmov	r0, r1, d0
 800b3dc:	ee10 2a10 	vmov	r2, s0
 800b3e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3e4:	ec43 2b10 	vmov	d0, r2, r3
 800b3e8:	4770      	bx	lr
	...

0800b3ec <__ieee754_sqrt>:
 800b3ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f0:	ec55 4b10 	vmov	r4, r5, d0
 800b3f4:	4e67      	ldr	r6, [pc, #412]	; (800b594 <__ieee754_sqrt+0x1a8>)
 800b3f6:	43ae      	bics	r6, r5
 800b3f8:	ee10 0a10 	vmov	r0, s0
 800b3fc:	ee10 2a10 	vmov	r2, s0
 800b400:	4629      	mov	r1, r5
 800b402:	462b      	mov	r3, r5
 800b404:	d10d      	bne.n	800b422 <__ieee754_sqrt+0x36>
 800b406:	f7f5 f8ff 	bl	8000608 <__aeabi_dmul>
 800b40a:	4602      	mov	r2, r0
 800b40c:	460b      	mov	r3, r1
 800b40e:	4620      	mov	r0, r4
 800b410:	4629      	mov	r1, r5
 800b412:	f7f4 ff43 	bl	800029c <__adddf3>
 800b416:	4604      	mov	r4, r0
 800b418:	460d      	mov	r5, r1
 800b41a:	ec45 4b10 	vmov	d0, r4, r5
 800b41e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b422:	2d00      	cmp	r5, #0
 800b424:	dc0b      	bgt.n	800b43e <__ieee754_sqrt+0x52>
 800b426:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b42a:	4326      	orrs	r6, r4
 800b42c:	d0f5      	beq.n	800b41a <__ieee754_sqrt+0x2e>
 800b42e:	b135      	cbz	r5, 800b43e <__ieee754_sqrt+0x52>
 800b430:	f7f4 ff32 	bl	8000298 <__aeabi_dsub>
 800b434:	4602      	mov	r2, r0
 800b436:	460b      	mov	r3, r1
 800b438:	f7f5 fa10 	bl	800085c <__aeabi_ddiv>
 800b43c:	e7eb      	b.n	800b416 <__ieee754_sqrt+0x2a>
 800b43e:	1509      	asrs	r1, r1, #20
 800b440:	f000 808d 	beq.w	800b55e <__ieee754_sqrt+0x172>
 800b444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b448:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b44c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b450:	07c9      	lsls	r1, r1, #31
 800b452:	bf5c      	itt	pl
 800b454:	005b      	lslpl	r3, r3, #1
 800b456:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b45a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b45e:	bf58      	it	pl
 800b460:	0052      	lslpl	r2, r2, #1
 800b462:	2500      	movs	r5, #0
 800b464:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b468:	1076      	asrs	r6, r6, #1
 800b46a:	0052      	lsls	r2, r2, #1
 800b46c:	f04f 0e16 	mov.w	lr, #22
 800b470:	46ac      	mov	ip, r5
 800b472:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b476:	eb0c 0001 	add.w	r0, ip, r1
 800b47a:	4298      	cmp	r0, r3
 800b47c:	bfde      	ittt	le
 800b47e:	1a1b      	suble	r3, r3, r0
 800b480:	eb00 0c01 	addle.w	ip, r0, r1
 800b484:	186d      	addle	r5, r5, r1
 800b486:	005b      	lsls	r3, r3, #1
 800b488:	f1be 0e01 	subs.w	lr, lr, #1
 800b48c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b490:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b494:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b498:	d1ed      	bne.n	800b476 <__ieee754_sqrt+0x8a>
 800b49a:	4674      	mov	r4, lr
 800b49c:	2720      	movs	r7, #32
 800b49e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b4a2:	4563      	cmp	r3, ip
 800b4a4:	eb01 000e 	add.w	r0, r1, lr
 800b4a8:	dc02      	bgt.n	800b4b0 <__ieee754_sqrt+0xc4>
 800b4aa:	d113      	bne.n	800b4d4 <__ieee754_sqrt+0xe8>
 800b4ac:	4290      	cmp	r0, r2
 800b4ae:	d811      	bhi.n	800b4d4 <__ieee754_sqrt+0xe8>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	eb00 0e01 	add.w	lr, r0, r1
 800b4b6:	da57      	bge.n	800b568 <__ieee754_sqrt+0x17c>
 800b4b8:	f1be 0f00 	cmp.w	lr, #0
 800b4bc:	db54      	blt.n	800b568 <__ieee754_sqrt+0x17c>
 800b4be:	f10c 0801 	add.w	r8, ip, #1
 800b4c2:	eba3 030c 	sub.w	r3, r3, ip
 800b4c6:	4290      	cmp	r0, r2
 800b4c8:	bf88      	it	hi
 800b4ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b4ce:	1a12      	subs	r2, r2, r0
 800b4d0:	440c      	add	r4, r1
 800b4d2:	46c4      	mov	ip, r8
 800b4d4:	005b      	lsls	r3, r3, #1
 800b4d6:	3f01      	subs	r7, #1
 800b4d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b4dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b4e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b4e4:	d1dd      	bne.n	800b4a2 <__ieee754_sqrt+0xb6>
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	d01b      	beq.n	800b522 <__ieee754_sqrt+0x136>
 800b4ea:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b598 <__ieee754_sqrt+0x1ac>
 800b4ee:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b59c <__ieee754_sqrt+0x1b0>
 800b4f2:	e9da 0100 	ldrd	r0, r1, [sl]
 800b4f6:	e9db 2300 	ldrd	r2, r3, [fp]
 800b4fa:	f7f4 fecd 	bl	8000298 <__aeabi_dsub>
 800b4fe:	e9da 8900 	ldrd	r8, r9, [sl]
 800b502:	4602      	mov	r2, r0
 800b504:	460b      	mov	r3, r1
 800b506:	4640      	mov	r0, r8
 800b508:	4649      	mov	r1, r9
 800b50a:	f7f5 faf9 	bl	8000b00 <__aeabi_dcmple>
 800b50e:	b140      	cbz	r0, 800b522 <__ieee754_sqrt+0x136>
 800b510:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b514:	e9da 0100 	ldrd	r0, r1, [sl]
 800b518:	e9db 2300 	ldrd	r2, r3, [fp]
 800b51c:	d126      	bne.n	800b56c <__ieee754_sqrt+0x180>
 800b51e:	3501      	adds	r5, #1
 800b520:	463c      	mov	r4, r7
 800b522:	106a      	asrs	r2, r5, #1
 800b524:	0863      	lsrs	r3, r4, #1
 800b526:	07e9      	lsls	r1, r5, #31
 800b528:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b52c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b530:	bf48      	it	mi
 800b532:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b536:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b53a:	461c      	mov	r4, r3
 800b53c:	e76d      	b.n	800b41a <__ieee754_sqrt+0x2e>
 800b53e:	0ad3      	lsrs	r3, r2, #11
 800b540:	3815      	subs	r0, #21
 800b542:	0552      	lsls	r2, r2, #21
 800b544:	2b00      	cmp	r3, #0
 800b546:	d0fa      	beq.n	800b53e <__ieee754_sqrt+0x152>
 800b548:	02dc      	lsls	r4, r3, #11
 800b54a:	d50a      	bpl.n	800b562 <__ieee754_sqrt+0x176>
 800b54c:	f1c1 0420 	rsb	r4, r1, #32
 800b550:	fa22 f404 	lsr.w	r4, r2, r4
 800b554:	1e4d      	subs	r5, r1, #1
 800b556:	408a      	lsls	r2, r1
 800b558:	4323      	orrs	r3, r4
 800b55a:	1b41      	subs	r1, r0, r5
 800b55c:	e772      	b.n	800b444 <__ieee754_sqrt+0x58>
 800b55e:	4608      	mov	r0, r1
 800b560:	e7f0      	b.n	800b544 <__ieee754_sqrt+0x158>
 800b562:	005b      	lsls	r3, r3, #1
 800b564:	3101      	adds	r1, #1
 800b566:	e7ef      	b.n	800b548 <__ieee754_sqrt+0x15c>
 800b568:	46e0      	mov	r8, ip
 800b56a:	e7aa      	b.n	800b4c2 <__ieee754_sqrt+0xd6>
 800b56c:	f7f4 fe96 	bl	800029c <__adddf3>
 800b570:	e9da 8900 	ldrd	r8, r9, [sl]
 800b574:	4602      	mov	r2, r0
 800b576:	460b      	mov	r3, r1
 800b578:	4640      	mov	r0, r8
 800b57a:	4649      	mov	r1, r9
 800b57c:	f7f5 fab6 	bl	8000aec <__aeabi_dcmplt>
 800b580:	b120      	cbz	r0, 800b58c <__ieee754_sqrt+0x1a0>
 800b582:	1ca0      	adds	r0, r4, #2
 800b584:	bf08      	it	eq
 800b586:	3501      	addeq	r5, #1
 800b588:	3402      	adds	r4, #2
 800b58a:	e7ca      	b.n	800b522 <__ieee754_sqrt+0x136>
 800b58c:	3401      	adds	r4, #1
 800b58e:	f024 0401 	bic.w	r4, r4, #1
 800b592:	e7c6      	b.n	800b522 <__ieee754_sqrt+0x136>
 800b594:	7ff00000 	.word	0x7ff00000
 800b598:	20000280 	.word	0x20000280
 800b59c:	20000288 	.word	0x20000288

0800b5a0 <__ieee754_atan2>:
 800b5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5a4:	ec57 6b11 	vmov	r6, r7, d1
 800b5a8:	4273      	negs	r3, r6
 800b5aa:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800b728 <__ieee754_atan2+0x188>
 800b5ae:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b5b2:	4333      	orrs	r3, r6
 800b5b4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b5b8:	4543      	cmp	r3, r8
 800b5ba:	ec51 0b10 	vmov	r0, r1, d0
 800b5be:	ee11 5a10 	vmov	r5, s2
 800b5c2:	d80a      	bhi.n	800b5da <__ieee754_atan2+0x3a>
 800b5c4:	4244      	negs	r4, r0
 800b5c6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b5ca:	4304      	orrs	r4, r0
 800b5cc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b5d0:	4544      	cmp	r4, r8
 800b5d2:	ee10 9a10 	vmov	r9, s0
 800b5d6:	468e      	mov	lr, r1
 800b5d8:	d907      	bls.n	800b5ea <__ieee754_atan2+0x4a>
 800b5da:	4632      	mov	r2, r6
 800b5dc:	463b      	mov	r3, r7
 800b5de:	f7f4 fe5d 	bl	800029c <__adddf3>
 800b5e2:	ec41 0b10 	vmov	d0, r0, r1
 800b5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5ea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b5ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b5f2:	4334      	orrs	r4, r6
 800b5f4:	d103      	bne.n	800b5fe <__ieee754_atan2+0x5e>
 800b5f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5fa:	f7ff bd4d 	b.w	800b098 <atan>
 800b5fe:	17bc      	asrs	r4, r7, #30
 800b600:	f004 0402 	and.w	r4, r4, #2
 800b604:	ea53 0909 	orrs.w	r9, r3, r9
 800b608:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b60c:	d107      	bne.n	800b61e <__ieee754_atan2+0x7e>
 800b60e:	2c02      	cmp	r4, #2
 800b610:	d05f      	beq.n	800b6d2 <__ieee754_atan2+0x132>
 800b612:	2c03      	cmp	r4, #3
 800b614:	d1e5      	bne.n	800b5e2 <__ieee754_atan2+0x42>
 800b616:	a140      	add	r1, pc, #256	; (adr r1, 800b718 <__ieee754_atan2+0x178>)
 800b618:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b61c:	e7e1      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b61e:	4315      	orrs	r5, r2
 800b620:	d106      	bne.n	800b630 <__ieee754_atan2+0x90>
 800b622:	f1be 0f00 	cmp.w	lr, #0
 800b626:	da5f      	bge.n	800b6e8 <__ieee754_atan2+0x148>
 800b628:	a13d      	add	r1, pc, #244	; (adr r1, 800b720 <__ieee754_atan2+0x180>)
 800b62a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b62e:	e7d8      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b630:	4542      	cmp	r2, r8
 800b632:	d10f      	bne.n	800b654 <__ieee754_atan2+0xb4>
 800b634:	4293      	cmp	r3, r2
 800b636:	f104 34ff 	add.w	r4, r4, #4294967295
 800b63a:	d107      	bne.n	800b64c <__ieee754_atan2+0xac>
 800b63c:	2c02      	cmp	r4, #2
 800b63e:	d84c      	bhi.n	800b6da <__ieee754_atan2+0x13a>
 800b640:	4b33      	ldr	r3, [pc, #204]	; (800b710 <__ieee754_atan2+0x170>)
 800b642:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b646:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b64a:	e7ca      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b64c:	2c02      	cmp	r4, #2
 800b64e:	d848      	bhi.n	800b6e2 <__ieee754_atan2+0x142>
 800b650:	4b30      	ldr	r3, [pc, #192]	; (800b714 <__ieee754_atan2+0x174>)
 800b652:	e7f6      	b.n	800b642 <__ieee754_atan2+0xa2>
 800b654:	4543      	cmp	r3, r8
 800b656:	d0e4      	beq.n	800b622 <__ieee754_atan2+0x82>
 800b658:	1a9b      	subs	r3, r3, r2
 800b65a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b65e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b662:	da1e      	bge.n	800b6a2 <__ieee754_atan2+0x102>
 800b664:	2f00      	cmp	r7, #0
 800b666:	da01      	bge.n	800b66c <__ieee754_atan2+0xcc>
 800b668:	323c      	adds	r2, #60	; 0x3c
 800b66a:	db1e      	blt.n	800b6aa <__ieee754_atan2+0x10a>
 800b66c:	4632      	mov	r2, r6
 800b66e:	463b      	mov	r3, r7
 800b670:	f7f5 f8f4 	bl	800085c <__aeabi_ddiv>
 800b674:	ec41 0b10 	vmov	d0, r0, r1
 800b678:	f7ff feae 	bl	800b3d8 <fabs>
 800b67c:	f7ff fd0c 	bl	800b098 <atan>
 800b680:	ec51 0b10 	vmov	r0, r1, d0
 800b684:	2c01      	cmp	r4, #1
 800b686:	d013      	beq.n	800b6b0 <__ieee754_atan2+0x110>
 800b688:	2c02      	cmp	r4, #2
 800b68a:	d015      	beq.n	800b6b8 <__ieee754_atan2+0x118>
 800b68c:	2c00      	cmp	r4, #0
 800b68e:	d0a8      	beq.n	800b5e2 <__ieee754_atan2+0x42>
 800b690:	a317      	add	r3, pc, #92	; (adr r3, 800b6f0 <__ieee754_atan2+0x150>)
 800b692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b696:	f7f4 fdff 	bl	8000298 <__aeabi_dsub>
 800b69a:	a317      	add	r3, pc, #92	; (adr r3, 800b6f8 <__ieee754_atan2+0x158>)
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	e014      	b.n	800b6cc <__ieee754_atan2+0x12c>
 800b6a2:	a117      	add	r1, pc, #92	; (adr r1, 800b700 <__ieee754_atan2+0x160>)
 800b6a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6a8:	e7ec      	b.n	800b684 <__ieee754_atan2+0xe4>
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	2100      	movs	r1, #0
 800b6ae:	e7e9      	b.n	800b684 <__ieee754_atan2+0xe4>
 800b6b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	e794      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6b8:	a30d      	add	r3, pc, #52	; (adr r3, 800b6f0 <__ieee754_atan2+0x150>)
 800b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6be:	f7f4 fdeb 	bl	8000298 <__aeabi_dsub>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	a10c      	add	r1, pc, #48	; (adr r1, 800b6f8 <__ieee754_atan2+0x158>)
 800b6c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6cc:	f7f4 fde4 	bl	8000298 <__aeabi_dsub>
 800b6d0:	e787      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6d2:	a109      	add	r1, pc, #36	; (adr r1, 800b6f8 <__ieee754_atan2+0x158>)
 800b6d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6d8:	e783      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6da:	a10b      	add	r1, pc, #44	; (adr r1, 800b708 <__ieee754_atan2+0x168>)
 800b6dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6e0:	e77f      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6e2:	2000      	movs	r0, #0
 800b6e4:	2100      	movs	r1, #0
 800b6e6:	e77c      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6e8:	a105      	add	r1, pc, #20	; (adr r1, 800b700 <__ieee754_atan2+0x160>)
 800b6ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6ee:	e778      	b.n	800b5e2 <__ieee754_atan2+0x42>
 800b6f0:	33145c07 	.word	0x33145c07
 800b6f4:	3ca1a626 	.word	0x3ca1a626
 800b6f8:	54442d18 	.word	0x54442d18
 800b6fc:	400921fb 	.word	0x400921fb
 800b700:	54442d18 	.word	0x54442d18
 800b704:	3ff921fb 	.word	0x3ff921fb
 800b708:	54442d18 	.word	0x54442d18
 800b70c:	3fe921fb 	.word	0x3fe921fb
 800b710:	0800bbd8 	.word	0x0800bbd8
 800b714:	0800bbf0 	.word	0x0800bbf0
 800b718:	54442d18 	.word	0x54442d18
 800b71c:	c00921fb 	.word	0xc00921fb
 800b720:	54442d18 	.word	0x54442d18
 800b724:	bff921fb 	.word	0xbff921fb
 800b728:	7ff00000 	.word	0x7ff00000

0800b72c <_init>:
 800b72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b72e:	bf00      	nop
 800b730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b732:	bc08      	pop	{r3}
 800b734:	469e      	mov	lr, r3
 800b736:	4770      	bx	lr

0800b738 <_fini>:
 800b738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73a:	bf00      	nop
 800b73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73e:	bc08      	pop	{r3}
 800b740:	469e      	mov	lr, r3
 800b742:	4770      	bx	lr
