[["Adding a vector unit to a superscalar processor.", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148"], ["Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology.", ["Huy Nguyen", "Lizy Kurian John"], "https://doi.org/10.1145/305138.305150"], ["Improving the performance of speculatively parallel applications on the Hydra CMP.", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155"], ["The pool of subsectors cache design.", ["Jeffrey B. Rothman", "Alan Jay Smith"], "https://doi.org/10.1145/305138.305156"], ["Symmetry and performance in consistency protocols.", ["Peter J. Keleher"], "https://doi.org/10.1145/305138.305157"], ["A locality sensitive multi-module cache with explicit management.", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305158"], ["A new \"quad-tree-based\" sub-system allocation technique for mesh-connected parallel machines.", ["Jeeraporn Srisawat", "Nikitas A. Alexandridis"], "https://doi.org/10.1145/305138.305160"], ["On the complexity of list scheduling algorithms for distributed-memory systems.", ["Andrei Radulescu", "Arjan J. C. van Gemund"], "https://doi.org/10.1145/305138.305162"], ["Communication conscious radix sort.", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166"], ["Eliminating synchronization bottlenecks in object-based programs using adaptive replication.", ["Martin C. Rinard", "Pedro C. Diniz"], "https://doi.org/10.1145/305138.305167"], ["Mechanisms and policies for supporting fine-grained cycle stealing.", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170"], ["Responsiveness without interrupts.", ["Dejan Perkovic", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305172"], ["Reducing branch misprediction penalties via dynamic control independence detection.", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175"], ["Software trace cache.", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178"], ["Cyclic dependence based data reference prediction.", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186"], ["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems.", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187"], ["Adapting cache line size to application behavior.", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188"], ["Reducing cache misses using hardware and software page placement.", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189"], ["Application scaling under shared virtual memory on a cluster of SMPs.", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190"], ["Shared virtual memory with automatic update support.", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191"], ["Realizing the performance potential of the virtual interface architecture.", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192"], ["Low-level router design and its impact on supercomputer system performance.", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193"], ["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity.", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194"], ["A new method to make communication latency uniform: distributed routing balancing.", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195"], ["New shape analysis techniques for automatic parallelization of C codes.", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196"], ["An affine partitioning algorithm to maximize parallelism and minimize communication.", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197"], ["A graphic parallelizing environment for user-compiler interaction.", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198"], ["Dynamic remote memory acquisition for parallel data mining on ATM-connected PC cluster.", ["Masato Oguchi", "Masaru Kitsuregawa"], "https://doi.org/10.1145/305138.305199"], ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach.", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200"], ["The design and evaluation of high performance communication using a Gigabit Ethernet.", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202"], ["The scalability of multigrain systems.", ["Donald Yeung"], "https://doi.org/10.1145/305138.305203"], ["A comparative analysis of four parallelisation schemes.", ["Nandini Mukherjee", "John R. Gurd"], "https://doi.org/10.1145/305138.305204"], ["A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3.", ["Thomas L. Sterling", "Larry A. Bergman"], "https://doi.org/10.1145/305138.305205"], ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors.", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206"], ["SMARTS: exploiting temporal locality and parallelism through vertical execution.", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207"], ["Problem space promotion and its evaluation as a technique for efficient parallel computation.", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208"], ["A quantitative architectural evaluation of synchronization algorithms and disciplines on ccNUMA systems: the case of the SGI Origin2000.", ["Dimitrios S. Nikolopoulos", "Theodore S. Papatheodorou"], "https://doi.org/10.1145/305138.305209"], ["A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000.", ["Hongzhang Shan", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305210"], ["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications.", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211"], ["Increasing effective IPC by exploiting distant parallelism.", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212"], ["Improving virtual function call target prediction via dependence-based pre-computation.", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213"], ["Clustered speculative multithreaded processors.", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305214"], ["Fast cluster failover using virtual memory-mapped communication.", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215"], ["Performance impact of proxies in data intensive client-server applications.", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216"], ["A comparison of two approaches for independent scaling up of processing and communication capacities in multicomputer networks.", ["A. Ferre-Vilaplana", "Jose M. Bernabeu-Auban"], "https://doi.org/10.1145/305138.305217"], ["Classifying load and store instructions for memory renaming.", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218"], ["Reorganizing global schedules for register allocation.", ["Gang Chen", "Michael D. Smith"], "https://doi.org/10.1145/305138.305224"], ["Resource usage models for instruction scheduling: two new models and a classification.", ["V. Janaki Ramanan", "Ramaswamy Govindarajan"], "https://doi.org/10.1145/305138.305226"], ["Improving memory hierarchy performance for irregular applications.", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228"], ["High-level semantic optimization of numerical codes.", ["Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/305138.305230"], ["Nonlinear array layouts for hierarchical memory systems.", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231"], ["Microservers: a new memory semantics for massively parallel computing.", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234"], ["Efficient management of memory hierarchies in embedded DRAM systems.", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236"], ["Dynamic removal of redundant computations.", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239"], ["An experimental evaluation of tiling and shackling for memory hierarchy management.", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243"], ["A tile selection algorithm for data locality and cache interference.", ["Jacqueline Chame", "Sungdo Moon"], "https://doi.org/10.1145/305138.305245"], ["An integer linear programming approach for optimizing cache locality.", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247"]]