sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/TOP.vhf,-w,D:/mza/FPGA/DSP_finesse/src/TOP.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/obuf12to16.vhf,-w,D:/mza/FPGA/DSP_finesse/src/obuf12to16.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/constant_15bit.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/constant_15bit.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/dsp_control.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/dsp_control.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/ppi.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/ppi.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/synchronous_latch.vhf,-w,D:/mza/FPGA/DSP_finesse/src/synchronous_latch.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/dsp_jtag.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/dsp_jtag.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/dsp_reset.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/dsp_reset.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/ppi_control.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/ppi_control.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/dsp_clocks.vhf,-w,D:/mza/FPGA/DSP_finesse/src/DSP/dsp_clocks.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/fo_io.vhf,-w,D:/mza/FPGA/DSP_finesse/contrib/Aurora_interface/fo_io.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/aurora_rx_mess.vhf,-w,D:/mza/FPGA/DSP_finesse/src/aurora_rx_mess.sch
sch2hdl,-sympath,D:/mza/FPGA/DSP_finesse/contrib/address_comparator,-sympath,D:/mza/FPGA/DSP_finesse/contrib/block_ram_counter,-sympath,D:/mza/FPGA/DSP_finesse/contrib/ram16384x24,-intstyle,ise,-family,virtex4,-flat,-suppress,-vhdl,D:/mza/FPGA/DSP_finesse/ise-project/iobuf16.vhf,-w,D:/mza/FPGA/DSP_finesse/src/USB/iobuf16.sch
