
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27 (git sha1 5f88c218b, gcc 11.3.0-1ubuntu1~22.04 -fPIC -O3)


-- Running command `read_verilog -sv -noblackbox ice40/ice40hx8k.sv source/top.sv source/synth.sv source/clock_8Hz.sv source/clock_div.sv source/frequency_divider.sv source/keypad_encoder.sv source/mode_fsm.sv source/oscillator.sv source/pwm.sv source/sequential_div.sv source/sound_series_fsm.sv source/waveshaper.sv ice40/uart/uart.v ice40/uart/uart_tx.v ice40/uart/uart_rx.v; synth_ice40 -top ice40hx8k -json ./ice40/build/ice40.json' --

1. Executing Verilog-2005 frontend: ice40/ice40hx8k.sv
Parsing SystemVerilog input from `ice40/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: source/top.sv
Parsing SystemVerilog input from `source/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: source/synth.sv
Parsing SystemVerilog input from `source/synth.sv' to AST representation.
Generating RTLIL representation for module `\synth_top'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: source/clock_8Hz.sv
Parsing SystemVerilog input from `source/clock_8Hz.sv' to AST representation.
Generating RTLIL representation for module `\clock_8Hz'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: source/clock_div.sv
Parsing SystemVerilog input from `source/clock_div.sv' to AST representation.
Generating RTLIL representation for module `\clock_div'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: source/frequency_divider.sv
Parsing SystemVerilog input from `source/frequency_divider.sv' to AST representation.
Generating RTLIL representation for module `\frequency_divider'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: source/keypad_encoder.sv
Parsing SystemVerilog input from `source/keypad_encoder.sv' to AST representation.
Generating RTLIL representation for module `\keypad_encoder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: source/mode_fsm.sv
Parsing SystemVerilog input from `source/mode_fsm.sv' to AST representation.
Generating RTLIL representation for module `\mode_fsm'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: source/oscillator.sv
Parsing SystemVerilog input from `source/oscillator.sv' to AST representation.
Generating RTLIL representation for module `\oscillator'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: source/pwm.sv
Parsing SystemVerilog input from `source/pwm.sv' to AST representation.
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: source/sequential_div.sv
Parsing SystemVerilog input from `source/sequential_div.sv' to AST representation.
Generating RTLIL representation for module `\sequential_div'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: source/sound_series_fsm.sv
Parsing SystemVerilog input from `source/sound_series_fsm.sv' to AST representation.
Generating RTLIL representation for module `\sound_series_fsm'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: source/waveshaper.sv
Parsing SystemVerilog input from `source/waveshaper.sv' to AST representation.
Generating RTLIL representation for module `\waveshaper'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ice40/uart/uart.v
Parsing SystemVerilog input from `ice40/uart/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ice40/uart/uart_tx.v
Parsing SystemVerilog input from `ice40/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ice40/uart/uart_rx.v
Parsing SystemVerilog input from `ice40/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \synth_top
Used module:             \clock_8Hz
Used module:             \pwm
Used module:             \waveshaper
Used module:             \mode_fsm
Used module:             \sequential_div
Used module:             \clock_div
Used module:             \oscillator
Used module:             \frequency_divider
Used module:             \sound_series_fsm
Used module:             \keypad_encoder
Used module:     \reset_on_start
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \DATA_WIDTH = 8

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.

17.2.4. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \synth_top
Used module:             \clock_8Hz
Used module:             \pwm
Used module:             \waveshaper
Used module:             \mode_fsm
Used module:             \sequential_div
Used module:             \clock_div
Used module:             \oscillator
Used module:             \frequency_divider
Used module:             \sound_series_fsm
Used module:             \keypad_encoder
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

17.2.5. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \synth_top
Used module:             \clock_8Hz
Used module:             \pwm
Used module:             \waveshaper
Used module:             \mode_fsm
Used module:             \sequential_div
Used module:             \clock_div
Used module:             \oscillator
Used module:             \frequency_divider
Used module:             \sound_series_fsm
Used module:             \keypad_encoder
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removed 2 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).
Warning: Resizing cell port ice40hx8k.uart_inst.prescale from 32 bits to 16 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.rst from 32 bits to 1 bits.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$414 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$403 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$400 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$397 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$394 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$391 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$376 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$365 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$362 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$359 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$356 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$353 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$ice40/uart/uart_tx.v:78$589 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$ice40/uart/uart_rx.v:86$561 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Removed 1 dead cases from process $proc$source/waveshaper.sv:0$128 in module waveshaper.
Marked 1 switch rules as full_case in process $proc$source/waveshaper.sv:0$128 in module waveshaper.
Marked 1 switch rules as full_case in process $proc$source/sound_series_fsm.sv:62$125 in module sound_series_fsm.
Marked 1 switch rules as full_case in process $proc$source/sound_series_fsm.sv:55$123 in module sound_series_fsm.
Removed 4 dead cases from process $proc$source/sound_series_fsm.sv:0$110 in module sound_series_fsm.
Marked 4 switch rules as full_case in process $proc$source/sound_series_fsm.sv:0$110 in module sound_series_fsm.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:112$108 in module sequential_div.
Marked 3 switch rules as full_case in process $proc$source/sequential_div.sv:0$103 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:77$101 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:0$100 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:0$99 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:48$97 in module sequential_div.
Removed 1 dead cases from process $proc$source/sequential_div.sv:0$92 in module sequential_div.
Marked 4 switch rules as full_case in process $proc$source/sequential_div.sv:0$92 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:0$89 in module sequential_div.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:14$87 in module sequential_div.
Marked 3 switch rules as full_case in process $proc$source/pwm.sv:0$82 in module pwm.
Marked 1 switch rules as full_case in process $proc$source/pwm.sv:10$80 in module pwm.
Marked 2 switch rules as full_case in process $proc$source/oscillator.sv:0$76 in module oscillator.
Marked 1 switch rules as full_case in process $proc$source/oscillator.sv:5$74 in module oscillator.
Removed 1 dead cases from process $proc$source/mode_fsm.sv:0$69 in module mode_fsm.
Marked 1 switch rules as full_case in process $proc$source/mode_fsm.sv:0$69 in module mode_fsm.
Marked 1 switch rules as full_case in process $proc$source/mode_fsm.sv:9$67 in module mode_fsm.
Marked 1 switch rules as full_case in process $proc$source/keypad_encoder.sv:55$63 in module keypad_encoder.
Marked 1 switch rules as full_case in process $proc$source/keypad_encoder.sv:42$59 in module keypad_encoder.
Marked 1 switch rules as full_case in process $proc$source/keypad_encoder.sv:0$58 in module keypad_encoder.
Marked 1 switch rules as full_case in process $proc$source/keypad_encoder.sv:11$56 in module keypad_encoder.
Marked 1 switch rules as full_case in process $proc$source/frequency_divider.sv:0$54 in module frequency_divider.
Marked 1 switch rules as full_case in process $proc$source/frequency_divider.sv:0$53 in module frequency_divider.
Marked 1 switch rules as full_case in process $proc$source/frequency_divider.sv:0$52 in module frequency_divider.
Marked 5 switch rules as full_case in process $proc$source/frequency_divider.sv:0$38 in module frequency_divider.
Marked 2 switch rules as full_case in process $proc$source/clock_div.sv:0$34 in module clock_div.
Marked 1 switch rules as full_case in process $proc$source/clock_div.sv:10$32 in module clock_div.
Marked 2 switch rules as full_case in process $proc$source/clock_8Hz.sv:0$28 in module clock_8Hz.
Marked 1 switch rules as full_case in process $proc$source/clock_8Hz.sv:10$26 in module clock_8Hz.
Marked 5 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:131$16 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:104$9 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:98$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:14$1 in module ice40hx8k.
Removed a total of 7 dead cases.

17.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 68 assignments to connections.

17.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$424'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$420'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$413'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$409'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$402'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$399'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$396'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$390'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$388'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$386'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$382'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$375'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$371'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$364'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$361'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$358'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$355'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$352'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$350'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$608'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$607'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$606'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$605'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$604'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$603'.
  Set init value: \input_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$588'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$587'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$586'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$585'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$584'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$583'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$582'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$581'.
  Set init value: \output_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$580'.
  Set init value: \output_axis_tdata_reg = 8'00000000
Found init rule in `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
  Set init value: \startup = 3'000
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
  Set init value: \ctr = 21'000000000000000000000

17.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$400'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$394'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$362'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$356'.
Found async reset \n_rst in `\sound_series_fsm.$proc$source/sound_series_fsm.sv:62$125'.
Found async reset \n_rst in `\sound_series_fsm.$proc$source/sound_series_fsm.sv:55$123'.
Found async reset \n_rst in `\sequential_div.$proc$source/sequential_div.sv:112$108'.
Found async reset \n_rst in `\sequential_div.$proc$source/sequential_div.sv:77$101'.
Found async reset \n_rst in `\sequential_div.$proc$source/sequential_div.sv:48$97'.
Found async reset \n_rst in `\sequential_div.$proc$source/sequential_div.sv:14$87'.
Found async reset \n_rst in `\pwm.$proc$source/pwm.sv:10$80'.
Found async reset \n_rst in `\oscillator.$proc$source/oscillator.sv:5$74'.
Found async reset \n_rst in `\mode_fsm.$proc$source/mode_fsm.sv:9$67'.
Found async reset \n_rst in `\keypad_encoder.$proc$source/keypad_encoder.sv:55$63'.
Found async reset \n_rst in `\keypad_encoder.$proc$source/keypad_encoder.sv:42$59'.
Found async reset \n_rst in `\keypad_encoder.$proc$source/keypad_encoder.sv:11$56'.
Found async reset \n_rst in `\clock_div.$proc$source/clock_div.sv:10$32'.
Found async reset \n_rst in `\clock_8Hz.$proc$source/clock_8Hz.sv:10$26'.
Found async reset \manual in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Found async reset \rxready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Found async reset \txready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.

17.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 3 switches.
<suppressed ~71 debug messages>

17.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$424'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$420'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$414'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$413'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$409'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$403'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$402'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$400'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$399'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$397'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$396'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$393'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$391'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$390'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$389'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$388'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$387'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$386'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$382'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$375'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$371'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$365'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$364'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$361'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$359'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$358'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$355'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$353'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$352'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$351'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$350'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$349'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$608'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$607'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$606'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$605'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$604'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$603'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
     1/6: $0\data_reg[8:0]
     2/6: $0\prescale_reg[18:0]
     3/6: $0\txd_reg[0:0]
     4/6: $0\busy_reg[0:0]
     5/6: $0\bit_cnt[3:0]
     6/6: $0\input_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$588'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$587'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$586'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$585'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$584'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$583'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$582'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$581'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$580'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\output_axis_tvalid_reg[0:0]
     5/9: $0\output_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\data_reg[7:0]
     9/9: $0\busy_reg[0:0]
Creating decoders for process `\waveshaper.$proc$source/waveshaper.sv:0$128'.
     1/1: $1\sample[7:0]
Creating decoders for process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:62$125'.
     1/1: $0\sound[0:0]
Creating decoders for process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:55$123'.
     1/1: $0\note[3:0]
Creating decoders for process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
     1/4: $1\note_out[3:0]
     2/4: $1\next_note[3:0]
     3/4: $1\s1_on[0:0]
     4/4: $1\next_sound[0:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:112$108'.
     1/3: $0\D[15:0]
     2/3: $0\Q[7:0]
     3/3: $0\R[23:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:0$103'.
     1/7: $3\next_q[7:0]
     2/7: $3\next_r[23:0]
     3/7: $2\next_q[7:0]
     4/7: $2\next_r[23:0]
     5/7: $1\next_d[15:0]
     6/7: $1\next_q[7:0]
     7/7: $1\next_r[23:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:77$101'.
     1/2: $0\q_out[7:0]
     2/2: $0\dividend[15:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:0$100'.
     1/1: $1\next_q_out[7:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:0$99'.
     1/1: $1\D_count[15:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:48$97'.
     1/1: $0\state[1:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:0$92'.
     1/4: $4\next_state[1:0]
     2/4: $3\next_state[1:0]
     3/4: $2\next_state[1:0]
     4/4: $1\next_state[1:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:0$89'.
     1/1: $1\next_count[2:0]
Creating decoders for process `\sequential_div.$proc$source/sequential_div.sv:14$87'.
     1/1: $0\count_div[2:0]
Creating decoders for process `\pwm.$proc$source/pwm.sv:0$82'.
     1/4: $2\pwm[0:0]
     2/4: $2\next_count[7:0]
     3/4: $1\pwm[0:0]
     4/4: $1\next_count[7:0]
Creating decoders for process `\pwm.$proc$source/pwm.sv:10$80'.
     1/2: $0\count[7:0]
     2/2: $0\pwm_o[0:0]
Creating decoders for process `\oscillator.$proc$source/oscillator.sv:0$76'.
     1/2: $2\next_count[15:0]
     2/2: $1\next_count[15:0]
Creating decoders for process `\oscillator.$proc$source/oscillator.sv:5$74'.
     1/1: $0\count[15:0]
Creating decoders for process `\mode_fsm.$proc$source/mode_fsm.sv:0$69'.
     1/1: $1\next_mode[1:0]
Creating decoders for process `\mode_fsm.$proc$source/mode_fsm.sv:9$67'.
     1/1: $0\mode[1:0]
Creating decoders for process `\keypad_encoder.$proc$source/keypad_encoder.sv:55$63'.
     1/1: $0\last_sk[0:0]
Creating decoders for process `\keypad_encoder.$proc$source/keypad_encoder.sv:42$59'.
     1/1: $0\last_mk[0:0]
Creating decoders for process `\keypad_encoder.$proc$source/keypad_encoder.sv:0$58'.
     1/1: $1\keycode[3:0]
Creating decoders for process `\keypad_encoder.$proc$source/keypad_encoder.sv:11$56'.
     1/2: $0\sync_out[14:0]
     2/2: $0\q[14:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:0$54'.
     1/1: $1\divider[15:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:0$53'.
     1/1: $1\LUT_12MHz[15:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:0$52'.
     1/1: $1\LUT_10MHz[15:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:0$38'.
     1/5: $5\intermediate[3:0]
     2/5: $4\intermediate[3:0]
     3/5: $3\intermediate[3:0]
     4/5: $2\intermediate[3:0]
     5/5: $1\intermediate[3:0]
Creating decoders for process `\clock_div.$proc$source/clock_div.sv:0$34'.
     1/4: $2\flag[0:0]
     2/4: $2\next_count[7:0]
     3/4: $1\next_count[7:0]
     4/4: $1\flag[0:0]
Creating decoders for process `\clock_div.$proc$source/clock_div.sv:10$32'.
     1/1: $0\count[7:0]
Creating decoders for process `\clock_8Hz.$proc$source/clock_8Hz.sv:0$28'.
     1/4: $2\flag[0:0]
     2/4: $2\next_count[20:0]
     3/4: $1\next_count[20:0]
     4/4: $1\flag[0:0]
Creating decoders for process `\clock_8Hz.$proc$source/clock_8Hz.sv:10$26'.
     1/1: $0\count[20:0]
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
     1/2: $0\ctr[20:0]
     2/2: $0\hz100[0:0]

17.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\waveshaper.\sample' from process `\waveshaper.$proc$source/waveshaper.sv:0$128'.
No latch inferred for signal `\sound_series_fsm.\note_out' from process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
No latch inferred for signal `\sound_series_fsm.\next_note' from process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
No latch inferred for signal `\sound_series_fsm.\next_sound' from process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
No latch inferred for signal `\sound_series_fsm.\s1_on' from process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
No latch inferred for signal `\sequential_div.\next_r' from process `\sequential_div.$proc$source/sequential_div.sv:0$103'.
No latch inferred for signal `\sequential_div.\next_q' from process `\sequential_div.$proc$source/sequential_div.sv:0$103'.
No latch inferred for signal `\sequential_div.\next_d' from process `\sequential_div.$proc$source/sequential_div.sv:0$103'.
No latch inferred for signal `\sequential_div.\next_q_out' from process `\sequential_div.$proc$source/sequential_div.sv:0$100'.
No latch inferred for signal `\sequential_div.\D_count' from process `\sequential_div.$proc$source/sequential_div.sv:0$99'.
No latch inferred for signal `\sequential_div.\div' from process `\sequential_div.$proc$source/sequential_div.sv:0$92'.
No latch inferred for signal `\sequential_div.\done' from process `\sequential_div.$proc$source/sequential_div.sv:0$92'.
No latch inferred for signal `\sequential_div.\load' from process `\sequential_div.$proc$source/sequential_div.sv:0$92'.
No latch inferred for signal `\sequential_div.\next_state' from process `\sequential_div.$proc$source/sequential_div.sv:0$92'.
No latch inferred for signal `\sequential_div.\next_count' from process `\sequential_div.$proc$source/sequential_div.sv:0$89'.
No latch inferred for signal `\pwm.\pwm' from process `\pwm.$proc$source/pwm.sv:0$82'.
No latch inferred for signal `\pwm.\next_count' from process `\pwm.$proc$source/pwm.sv:0$82'.
No latch inferred for signal `\oscillator.\next_count' from process `\oscillator.$proc$source/oscillator.sv:0$76'.
No latch inferred for signal `\mode_fsm.\next_mode' from process `\mode_fsm.$proc$source/mode_fsm.sv:0$69'.
No latch inferred for signal `\keypad_encoder.\keycode' from process `\keypad_encoder.$proc$source/keypad_encoder.sv:0$58'.
No latch inferred for signal `\frequency_divider.\divider' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$54'.
No latch inferred for signal `\frequency_divider.\LUT_12MHz' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$53'.
No latch inferred for signal `\frequency_divider.\LUT_10MHz' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$52'.
No latch inferred for signal `\frequency_divider.\intermediate' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$38'.
No latch inferred for signal `\clock_div.\flag' from process `\clock_div.$proc$source/clock_div.sv:0$34'.
No latch inferred for signal `\clock_div.\next_count' from process `\clock_div.$proc$source/clock_div.sv:0$34'.
No latch inferred for signal `\clock_8Hz.\flag' from process `\clock_8Hz.$proc$source/clock_8Hz.sv:0$28'.
No latch inferred for signal `\clock_8Hz.\next_count' from process `\clock_8Hz.$proc$source/clock_8Hz.sv:0$28'.

17.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421'.
  created $adff cell `$procdff$1134' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$414'.
  created $dff cell `$procdff$1135' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410'.
  created $adff cell `$procdff$1136' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$403'.
  created $dff cell `$procdff$1137' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$400'.
  created $adff cell `$procdff$1138' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$397'.
  created $dff cell `$procdff$1139' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$394'.
  created $adff cell `$procdff$1140' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$391'.
  created $dff cell `$procdff$1141' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$389'.
  created $dff cell `$procdff$1142' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$387'.
  created $dff cell `$procdff$1143' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383'.
  created $adff cell `$procdff$1144' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$376'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372'.
  created $adff cell `$procdff$1146' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$365'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$362'.
  created $adff cell `$procdff$1148' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$359'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$356'.
  created $adff cell `$procdff$1150' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$353'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$351'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$349'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\input_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\sound_series_fsm.\sound' using process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:62$125'.
  created $adff cell `$procdff$1169' with positive edge clock and negative level reset.
Creating register for signal `\sound_series_fsm.\note' using process `\sound_series_fsm.$proc$source/sound_series_fsm.sv:55$123'.
  created $adff cell `$procdff$1170' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\D' using process `\sequential_div.$proc$source/sequential_div.sv:112$108'.
  created $adff cell `$procdff$1171' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\Q' using process `\sequential_div.$proc$source/sequential_div.sv:112$108'.
  created $adff cell `$procdff$1172' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\R' using process `\sequential_div.$proc$source/sequential_div.sv:112$108'.
  created $adff cell `$procdff$1173' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\q_out' using process `\sequential_div.$proc$source/sequential_div.sv:77$101'.
  created $adff cell `$procdff$1174' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\dividend' using process `\sequential_div.$proc$source/sequential_div.sv:77$101'.
  created $adff cell `$procdff$1175' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\state' using process `\sequential_div.$proc$source/sequential_div.sv:48$97'.
  created $adff cell `$procdff$1176' with positive edge clock and negative level reset.
Creating register for signal `\sequential_div.\count_div' using process `\sequential_div.$proc$source/sequential_div.sv:14$87'.
  created $adff cell `$procdff$1177' with positive edge clock and negative level reset.
Creating register for signal `\pwm.\pwm_o' using process `\pwm.$proc$source/pwm.sv:10$80'.
  created $adff cell `$procdff$1178' with positive edge clock and negative level reset.
Creating register for signal `\pwm.\count' using process `\pwm.$proc$source/pwm.sv:10$80'.
  created $adff cell `$procdff$1179' with positive edge clock and negative level reset.
Creating register for signal `\oscillator.\count' using process `\oscillator.$proc$source/oscillator.sv:5$74'.
  created $adff cell `$procdff$1180' with positive edge clock and negative level reset.
Creating register for signal `\mode_fsm.\mode' using process `\mode_fsm.$proc$source/mode_fsm.sv:9$67'.
  created $adff cell `$procdff$1181' with positive edge clock and negative level reset.
Creating register for signal `\keypad_encoder.\last_sk' using process `\keypad_encoder.$proc$source/keypad_encoder.sv:55$63'.
  created $adff cell `$procdff$1182' with positive edge clock and negative level reset.
Creating register for signal `\keypad_encoder.\last_mk' using process `\keypad_encoder.$proc$source/keypad_encoder.sv:42$59'.
  created $adff cell `$procdff$1183' with positive edge clock and negative level reset.
Creating register for signal `\keypad_encoder.\q' using process `\keypad_encoder.$proc$source/keypad_encoder.sv:11$56'.
  created $adff cell `$procdff$1184' with positive edge clock and negative level reset.
Creating register for signal `\keypad_encoder.\sync_out' using process `\keypad_encoder.$proc$source/keypad_encoder.sv:11$56'.
  created $adff cell `$procdff$1185' with positive edge clock and negative level reset.
Creating register for signal `\clock_div.\count' using process `\clock_div.$proc$source/clock_div.sv:10$32'.
  created $adff cell `$procdff$1186' with positive edge clock and negative level reset.
Creating register for signal `\clock_8Hz.\count' using process `\clock_8Hz.$proc$source/clock_8Hz.sv:10$26'.
  created $adff cell `$procdff$1187' with positive edge clock and negative level reset.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
  created $adff cell `$procdff$1188' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
  created $adff cell `$procdff$1189' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
  created $adff cell `$procdff$1190' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$1192' with positive edge clock.

17.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

17.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$424'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$421'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$420'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$414'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$414'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$413'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$410'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$409'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$403'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$403'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$402'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$400'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$399'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$397'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$397'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$396'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$394'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$393'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$391'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$391'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$390'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$389'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$389'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$388'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$387'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$386'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$383'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$382'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$376'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$376'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$372'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$371'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$365'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$365'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$364'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$362'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$361'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$359'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$359'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$358'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$356'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$355'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$353'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$353'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$352'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$351'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$351'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$350'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$349'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$608'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$607'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$606'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$605'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$604'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$603'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$589'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$588'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$587'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$586'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$585'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$584'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$583'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$582'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$581'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$580'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$561'.
Found and cleaned up 1 empty switch in `\waveshaper.$proc$source/waveshaper.sv:0$128'.
Removing empty process `waveshaper.$proc$source/waveshaper.sv:0$128'.
Removing empty process `sound_series_fsm.$proc$source/sound_series_fsm.sv:62$125'.
Removing empty process `sound_series_fsm.$proc$source/sound_series_fsm.sv:55$123'.
Found and cleaned up 4 empty switches in `\sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
Removing empty process `sound_series_fsm.$proc$source/sound_series_fsm.sv:0$110'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:112$108'.
Found and cleaned up 3 empty switches in `\sequential_div.$proc$source/sequential_div.sv:0$103'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:0$103'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:77$101'.
Found and cleaned up 1 empty switch in `\sequential_div.$proc$source/sequential_div.sv:0$100'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:0$100'.
Found and cleaned up 1 empty switch in `\sequential_div.$proc$source/sequential_div.sv:0$99'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:0$99'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:48$97'.
Found and cleaned up 4 empty switches in `\sequential_div.$proc$source/sequential_div.sv:0$92'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:0$92'.
Found and cleaned up 1 empty switch in `\sequential_div.$proc$source/sequential_div.sv:0$89'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:0$89'.
Removing empty process `sequential_div.$proc$source/sequential_div.sv:14$87'.
Found and cleaned up 3 empty switches in `\pwm.$proc$source/pwm.sv:0$82'.
Removing empty process `pwm.$proc$source/pwm.sv:0$82'.
Removing empty process `pwm.$proc$source/pwm.sv:10$80'.
Found and cleaned up 2 empty switches in `\oscillator.$proc$source/oscillator.sv:0$76'.
Removing empty process `oscillator.$proc$source/oscillator.sv:0$76'.
Removing empty process `oscillator.$proc$source/oscillator.sv:5$74'.
Found and cleaned up 1 empty switch in `\mode_fsm.$proc$source/mode_fsm.sv:0$69'.
Removing empty process `mode_fsm.$proc$source/mode_fsm.sv:0$69'.
Removing empty process `mode_fsm.$proc$source/mode_fsm.sv:9$67'.
Removing empty process `keypad_encoder.$proc$source/keypad_encoder.sv:55$63'.
Removing empty process `keypad_encoder.$proc$source/keypad_encoder.sv:42$59'.
Found and cleaned up 1 empty switch in `\keypad_encoder.$proc$source/keypad_encoder.sv:0$58'.
Removing empty process `keypad_encoder.$proc$source/keypad_encoder.sv:0$58'.
Removing empty process `keypad_encoder.$proc$source/keypad_encoder.sv:11$56'.
Found and cleaned up 1 empty switch in `\frequency_divider.$proc$source/frequency_divider.sv:0$54'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:0$54'.
Found and cleaned up 1 empty switch in `\frequency_divider.$proc$source/frequency_divider.sv:0$53'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:0$53'.
Found and cleaned up 1 empty switch in `\frequency_divider.$proc$source/frequency_divider.sv:0$52'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:0$52'.
Found and cleaned up 5 empty switches in `\frequency_divider.$proc$source/frequency_divider.sv:0$38'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:0$38'.
Found and cleaned up 2 empty switches in `\clock_div.$proc$source/clock_div.sv:0$34'.
Removing empty process `clock_div.$proc$source/clock_div.sv:0$34'.
Removing empty process `clock_div.$proc$source/clock_div.sv:10$32'.
Found and cleaned up 2 empty switches in `\clock_8Hz.$proc$source/clock_8Hz.sv:0$28'.
Removing empty process `clock_8Hz.$proc$source/clock_8Hz.sv:0$28'.
Removing empty process `clock_8Hz.$proc$source/clock_8Hz.sv:10$26'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Found and cleaned up 5 empty switches in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Cleaned up 74 empty switches.

17.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module uart.
Optimizing module waveshaper.
<suppressed ~1 debug messages>
Optimizing module sound_series_fsm.
<suppressed ~6 debug messages>
Optimizing module sequential_div.
<suppressed ~5 debug messages>
Optimizing module pwm.
<suppressed ~2 debug messages>
Optimizing module oscillator.
<suppressed ~2 debug messages>
Optimizing module mode_fsm.
<suppressed ~2 debug messages>
Optimizing module keypad_encoder.
<suppressed ~3 debug messages>
Optimizing module frequency_divider.
<suppressed ~3 debug messages>
Optimizing module clock_div.
<suppressed ~2 debug messages>
Optimizing module clock_8Hz.
<suppressed ~2 debug messages>
Optimizing module synth_top.
Optimizing module top.
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.

17.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module uart.
Deleting now unused module waveshaper.
Deleting now unused module sound_series_fsm.
Deleting now unused module sequential_div.
Deleting now unused module pwm.
Deleting now unused module oscillator.
Deleting now unused module mode_fsm.
Deleting now unused module keypad_encoder.
Deleting now unused module frequency_divider.
Deleting now unused module clock_div.
Deleting now unused module clock_8Hz.
Deleting now unused module synth_top.
Deleting now unused module top.
Deleting now unused module reset_on_start.
<suppressed ~16 debug messages>

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~56 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 98 unused cells and 490 unused wires.
<suppressed ~150 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [0] is used but has no driver.
Warning: Wire ice40hx8k.\right [7] is used but has no driver.
Warning: Wire ice40hx8k.\right [6] is used but has no driver.
Warning: Wire ice40hx8k.\right [5] is used but has no driver.
Warning: Wire ice40hx8k.\right [4] is used but has no driver.
Warning: Wire ice40hx8k.\right [3] is used but has no driver.
Warning: Wire ice40hx8k.\right [2] is used but has no driver.
Warning: Wire ice40hx8k.\right [1] is used but has no driver.
Warning: Wire ice40hx8k.\right [0] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\left [6] is used but has no driver.
Warning: Wire ice40hx8k.\left [5] is used but has no driver.
Warning: Wire ice40hx8k.\left [4] is used but has no driver.
Warning: Wire ice40hx8k.\left [3] is used but has no driver.
Warning: Wire ice40hx8k.\left [2] is used but has no driver.
Warning: Wire ice40hx8k.\left [1] is used but has no driver.
Warning: Wire ice40hx8k.\left [0] is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\blue is used but has no driver.
Warning: Wire ice40hx8k.\txclk is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [7] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [6] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [5] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [4] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [3] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [2] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [1] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [0] is used but has no driver.
Found and reported 91 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\clk8.$procmux$1100.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\clk8.$procmux$1106.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\clk_div.$procmux$1082.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\clk_div.$procmux$1088.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1044.
    dead port 1/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1047.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1049.
    dead port 1/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1056.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1058.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1065.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1067.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\frqdiv.$procmux$1073.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\osc.$procmux$1009.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\pwm.$procmux$991.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\pwm.$procmux$997.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\seq_div.$procmux$931.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\seq_div.$procmux$937.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\seq_div.$procmux$963.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\seq_div.$procmux$969.
    dead port 2/2 on $mux $flatten\top_inst.\U1.\seq_div.$procmux$977.
Removed 20 multiplexer ports.
<suppressed ~26 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.10.6. Executing OPT_DFF pass (perform DFF optimizations).

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 34 unused wires.
<suppressed ~1 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\U1.\seq_div.$procmux$979: { \top_inst.U1.seq_div.load \top_inst.U1.seq_div.div $auto$opt_reduce.cc:134:opt_pmux$1194 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.10.13. Executing OPT_DFF pass (perform DFF optimizations).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.10.16. Rerunning OPT passes. (Maybe there is more to do..)

17.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

17.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.10.20. Executing OPT_DFF pass (perform DFF optimizations).

17.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.10.23. Finished OPT passes. (There is nothing left to do.)

17.11. Executing FSM pass (extract and optimize FSM).

17.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.top_inst.U1.SS_FSM.note as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking ice40hx8k.top_inst.U1.mode_FSM.mode as FSM state register:
    Circuit seems to be self-resetting.
Not marking ice40hx8k.top_inst.U1.seq_div.state as FSM state register:
    Circuit seems to be self-resetting.

17.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.12. Executing OPT pass (performing simple optimizations).

17.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

17.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1159 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$730_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1158 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$0\prescale_reg[18:0], Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1157 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$671_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1155 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$703_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1154 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$741_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1229 ($sdff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$739_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1177 ($adff) from module ice40hx8k (D = $flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91_Y [2:0], Q = \top_inst.U1.seq_div.count_div).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1176 ($adff) from module ice40hx8k (D = \top_inst.U1.seq_div.next_state, Q = \top_inst.U1.seq_div.state).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1175 ($adff) from module ice40hx8k (D = \top_inst.U1.osc.count, Q = \top_inst.U1.seq_div.dividend).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1174 ($adff) from module ice40hx8k (D = \top_inst.U1.seq_div.Q, Q = \top_inst.U1.seq_div.q_out).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1173 ($adff) from module ice40hx8k (D = \top_inst.U1.seq_div.next_r, Q = \top_inst.U1.seq_div.R).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1172 ($adff) from module ice40hx8k (D = \top_inst.U1.seq_div.next_q, Q = \top_inst.U1.seq_div.Q).
Adding EN signal on $flatten\top_inst.\U1.\seq_div.$procdff$1171 ($adff) from module ice40hx8k (D = \top_inst.U1.osc.divider, Q = \top_inst.U1.seq_div.D).

17.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 9 unused cells and 9 unused wires.
<suppressed ~14 debug messages>

17.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~6 debug messages>

17.12.9. Rerunning OPT passes. (Maybe there is more to do..)

17.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

17.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

17.12.13. Executing OPT_DFF pass (perform DFF optimizations).

17.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

17.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.12.16. Rerunning OPT passes. (Maybe there is more to do..)

17.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

17.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.12.20. Executing OPT_DFF pass (perform DFF optimizations).

17.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.12.23. Finished OPT passes. (There is nothing left to do.)

17.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$auto$mem.cc:319:emit$612 ($flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610).
Removed top 28 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\U1.\frqdiv.$auto$mem.cc:319:emit$616 ($flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591 ($sub).
Removed top 13 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:102$596 ($gt).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597 ($sub).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$eq$ice40/uart/uart_tx.v:106$600 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$590 ($gt).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:15$111 ($mux).
Removed top 1 bits (of 10) from port A of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
Removed top 1 bits (of 10) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
Removed top 1 bits (of 9) from port A of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$919_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$918_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$917_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$916_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$915_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$914_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$procmux$913_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:33$120 ($mux).
Removed top 2 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:32$119 ($mux).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:31$118 ($mux).
Removed top 1 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:30$117 ($mux).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:29$116 ($mux).
Removed top 2 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:28$115 ($mux).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:27$114 ($mux).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:16$112 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37 ($add).
Removed top 24 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37 ($add).
Removed top 7 bits (of 8) from mux cell ice40hx8k.$flatten\top_inst.\U1.\seq_div.$procmux$929 ($mux).
Removed top 1 bits (of 17) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\seq_div.$ge$source/sequential_div.sv:101$104 ($ge).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\seq_div.$eq$source/sequential_div.sv:45$96 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91 ($add).
Removed top 29 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91 ($add).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\mode_FSM.$procmux$1017_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell ice40hx8k.$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:21$72 ($mux).
Removed top 1 bits (of 2) from mux cell ice40hx8k.$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:19$70 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132 ($mux).
Removed top 24 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\waveshaper.$ge$source/waveshaper.sv:17$129 ($ge).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\pwm.$add$source/pwm.sv:26$85 ($add).
Removed top 24 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\pwm.$add$source/pwm.sv:26$85 ($add).
Removed top 24 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\pwm.$ge$source/pwm.sv:22$84 ($ge).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31 ($add).
Removed top 11 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31 ($add).
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:15$111_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:16$112_Y.
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:27$114_Y.
Removed top 2 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:28$115_Y.
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:29$116_Y.
Removed top 1 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:30$117_Y.
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:31$118_Y.
Removed top 2 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:32$119_Y.
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:33$120_Y.
Removed top 11 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37_Y.
Removed top 1 bits (of 2) from wire ice40hx8k.$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:19$70_Y.
Removed top 1 bits (of 2) from wire ice40hx8k.$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:21$72_Y.
Removed top 16 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79_Y.
Removed top 29 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91_Y.
Removed top 28 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597_Y.
Removed top 20 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591_Y.

17.14. Executing PEEPOPT pass (run peephole optimizers).

17.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

17.16. Executing SHARE pass (SAT-based resource sharing).

17.17. Executing TECHMAP pass (map to technology primitives).

17.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.17.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~196 debug messages>

17.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

17.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31 ($add).
  creating $macc model for $flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37 ($add).
  creating $macc model for $flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79 ($add).
  creating $macc model for $flatten\top_inst.\U1.\pwm.$add$source/pwm.sv:26$85 ($add).
  creating $macc model for $flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91 ($add).
  creating $macc model for $flatten\top_inst.\U1.\seq_div.$sub$source/sequential_div.sv:102$106 ($sub).
  creating $macc model for $flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591 ($sub).
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597.
  creating $alu model for $macc $flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127.
  creating $alu model for $macc $flatten\top_inst.\U1.\seq_div.$sub$source/sequential_div.sv:102$106.
  creating $alu model for $macc $flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91.
  creating $alu model for $macc $flatten\top_inst.\U1.\pwm.$add$source/pwm.sv:26$85.
  creating $alu model for $macc $flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79.
  creating $alu model for $macc $flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37.
  creating $alu model for $macc $flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31.
  creating $alu model for $flatten\top_inst.\U1.\osc.$ge$source/oscillator.sv:14$78 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\U1.\pwm.$ge$source/pwm.sv:22$84 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\U1.\pwm.$lt$source/pwm.sv:29$86 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\U1.\seq_div.$ge$source/sequential_div.sv:101$104 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\U1.\waveshaper.$ge$source/waveshaper.sv:17$129 ($ge): new $alu
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$590 ($gt): new $alu
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$590: $auto$alumacc.cc:485:replace_alu$1274
  creating $alu cell for $flatten\top_inst.\U1.\waveshaper.$ge$source/waveshaper.sv:17$129: $auto$alumacc.cc:485:replace_alu$1279
  creating $alu cell for $flatten\top_inst.\U1.\seq_div.$ge$source/sequential_div.sv:101$104: $auto$alumacc.cc:485:replace_alu$1292
  creating $alu cell for $flatten\top_inst.\U1.\pwm.$lt$source/pwm.sv:29$86: $auto$alumacc.cc:485:replace_alu$1301
  creating $alu cell for $flatten\top_inst.\U1.\pwm.$ge$source/pwm.sv:22$84: $auto$alumacc.cc:485:replace_alu$1312
  creating $alu cell for $flatten\top_inst.\U1.\osc.$ge$source/oscillator.sv:14$78: $auto$alumacc.cc:485:replace_alu$1325
  creating $alu cell for $flatten\top_inst.\U1.\clk8.$add$source/clock_8Hz.sv:27$31: $auto$alumacc.cc:485:replace_alu$1334
  creating $alu cell for $flatten\top_inst.\U1.\clk_div.$add$source/clock_div.sv:28$37: $auto$alumacc.cc:485:replace_alu$1337
  creating $alu cell for $flatten\top_inst.\U1.\osc.$add$source/oscillator.sv:17$79: $auto$alumacc.cc:485:replace_alu$1340
  creating $alu cell for $flatten\top_inst.\U1.\pwm.$add$source/pwm.sv:26$85: $auto$alumacc.cc:485:replace_alu$1343
  creating $alu cell for $flatten\top_inst.\U1.\seq_div.$add$source/sequential_div.sv:23$91: $auto$alumacc.cc:485:replace_alu$1346
  creating $alu cell for $flatten\top_inst.\U1.\seq_div.$sub$source/sequential_div.sv:102$106: $auto$alumacc.cc:485:replace_alu$1349
  creating $alu cell for $flatten\top_inst.\U1.\waveshaper.$sub$source/waveshaper.sv:12$127: $auto$alumacc.cc:485:replace_alu$1352
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$597: $auto$alumacc.cc:485:replace_alu$1355
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$591: $auto$alumacc.cc:485:replace_alu$1358
  created 15 $alu and 0 $macc cells.

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

17.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

17.21.6. Executing OPT_DFF pass (perform DFF optimizations).

17.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

17.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.21.9. Rerunning OPT passes. (Maybe there is more to do..)

17.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

17.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.21.13. Executing OPT_DFF pass (perform DFF optimizations).

17.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.21.16. Finished OPT passes. (There is nothing left to do.)

17.22. Executing MEMORY pass.

17.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610'[0] in module `\ice40hx8k': no output FF found.
Checking read port `$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614'[0] in module `\ice40hx8k': no output FF found.
Checking read port address `$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610'[0] in module `\ice40hx8k': address FF has async set and/or reset, not supported.
Checking read port address `$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614'[0] in module `\ice40hx8k': no address FF found.

17.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ice40hx8k.$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610
using FF mapping for memory ice40hx8k.$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614
<suppressed ~12 debug messages>

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

17.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

17.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~96 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

17.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$1190 ($adff) from module ice40hx8k (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$1220 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$698_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1211 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$666_Y [8], Q = \uart_inst.uart_tx_inst.data_reg [8], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$1195 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$725_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'1001).
Setting constant 0-bit at position 0 on $procdff$1190 ($dlatch) from module ice40hx8k.

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 14 unused cells and 57 unused wires.
<suppressed ~20 debug messages>

17.27.5. Rerunning OPT passes. (Removed registers in this run.)

17.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1 debug messages>

17.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.27.8. Executing OPT_DFF pass (perform DFF optimizations).

17.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.27.10. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610 in module \ice40hx8k:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614 in module \ice40hx8k:
  created 16 $dff cells and 0 static cells of width 16.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~5 debug messages>

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][1]$1506:
      Old ports: A=16'1001111110011110, B=16'1001011010101001, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493
      New ports: A=2'10, B=2'01, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1:0]
      New connections: $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [15:2] = { 4'1001 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] 2'11 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][0]$1503:
      Old ports: A=16'1011001100101100, B=16'1010100100011100, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492
      New ports: A=2'10, B=2'01, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [5:4]
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [15:6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [3:0] } = { 3'101 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [5:4] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [5] 7'1001100 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][6]$1521:
      Old ports: A=16'0101100110010101, B=16'0000000000000001, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2]
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [15:3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [1:0] } = { 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2] 3'001 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][3]$1512:
      Old ports: A=16'0111111010110000, B=16'0111011110010101, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [0] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [15:6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [4:1] } = { 4'0111 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [5] 2'11 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [0] 4'1010 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][3][4]$1470:
      Old ports: A=4'1100, B=4'1111, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453 [0]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453 [3:1] = { 2'11 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][3][3]$1467:
      Old ports: A=4'1001, B=4'1011, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451 [1]
      New connections: { $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451 [3:2] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451 [0] } = 3'101
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][3][2]$1464:
      Old ports: A=4'0101, B=4'0111, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [1]
      New connections: { $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [3:2] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [0] } = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][3][1]$1461:
      Old ports: A=4'0010, B=4'0100, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448
      New ports: A=2'01, B=2'10, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448 [2:1]
      New connections: { $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448 [3] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][3][0]$1458:
      Old ports: A=4'1111, B=4'0000, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [3:1] = { $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][4]$1515:
      Old ports: A=16'0111000011011111, B=16'0110101010001000, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [15:10] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [8:1] } = { 3'011 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [9] 3'001 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][5]$1518:
      Old ports: A=16'0110010010001110, B=16'0101111011101010, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [2] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [15:6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [4:3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [1:0] } = { 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] 4'0110 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:30$117:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$1253 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$1253 [2] $auto$wreduce.cc:455:run$1253 [0] }
      New connections: $auto$wreduce.cc:455:run$1253 [1] = $auto$wreduce.cc:455:run$1253 [0]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121:
      Old ports: A=4'0111, B=4'1000, Y=$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y [3] $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y [0] }
      New connections: $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y [2:1] = { $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y [0] $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:34$121_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:35$122:
      Old ports: A=4'1000, B=4'0000, Y=$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:35$122_Y
      New ports: A=1'1, B=1'0, Y=$flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:35$122_Y [3]
      New connections: $flatten\top_inst.\U1.\SS_FSM.$ternary$source/sound_series_fsm.sv:35$122_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][3][2]$1509:
      Old ports: A=16'1000111000110100, B=16'1000011000111010, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495
      New ports: A=2'10, B=2'01, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [2:1]
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [15:3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [0] } = { 4'1000 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [2] 7'1100011 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:20$71:
      Old ports: A=2'01, B=2'11, Y=$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:20$71_Y
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:20$71_Y [1]
      New connections: $flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:20$71_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:22$73:
      Old ports: A=2'10, B=2'00, Y=$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:22$73_Y
      New ports: A=1'1, B=1'0, Y=$flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:22$73_Y [1]
      New connections: $flatten\top_inst.\U1.\mode_FSM.$ternary$source/mode_fsm.sv:22$73_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$935:
      Old ports: A={ \top_inst.U1.seq_div.R [22:0] 1'0 }, B={ $flatten\top_inst.\U1.\seq_div.$sub$source/sequential_div.sv:102$106_Y [23:8] \top_inst.U1.seq_div.R [6:0] 1'0 }, Y=$flatten\top_inst.\U1.\seq_div.$3\next_r[23:0]
      New ports: A=\top_inst.U1.seq_div.R [22:7], B=$flatten\top_inst.\U1.\seq_div.$sub$source/sequential_div.sv:102$106_Y [23:8], Y=$flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8]
      New connections: $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [7:0] = { \top_inst.U1.seq_div.R [6:0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:17$130:
      Old ports: A={ \top_inst.U1.seq_div.q_out [6:0] 1'0 }, B={ \top_inst.U1.waveshaper.int_2 [7:1] 1'0 }, Y=$flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:17$130_Y
      New ports: A=\top_inst.U1.seq_div.q_out [6:0], B=\top_inst.U1.waveshaper.int_2 [7:1], Y=$flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:17$130_Y [7:1]
      New connections: $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:17$130_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0]
      New connections: $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [7:1] = { $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] $flatten\top_inst.\U1.\waveshaper.$ternary$source/waveshaper.sv:18$132_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$682:
      Old ports: A=19'0000000000000100000, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$682_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$1500:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501, B=16'0000000000000001, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490
      New ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][3]$a$1501 [2], B=1'0, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2]
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [15:3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [1:0] } = { 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 3'001 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$1497:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498, B=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489
      New ports: A={ 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [0] }, B={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [2] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$b$1499 [2] 2'10 }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [10:9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [6:5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [2:0] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [15:14] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [12:11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [8:7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [4:3] } = { 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [9] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$1494:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495, B=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487
      New ports: A={ 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [2] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$a$1495 [2:1] 1'0 }, B={ 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [5] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [0] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$b$1496 [0] }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [15] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [2:0] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [14:12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [10:8] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [4:3] } = { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] 2'11 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [0] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$1491:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492, B=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486
      New ports: A={ 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [5] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [5:4] 3'100 }, B={ 3'011 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$b$1493 [1:0] }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [5:4] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [2:0] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [15:14] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [12:10] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [8] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [3] } = { 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [4] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$1452:
      Old ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453, B=4'1111, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444
      New ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][2]$a$1453 [0], B=1'1, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444 [0]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444 [3:1] = { 2'11 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$1449:
      Old ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450, B=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442
      New ports: A={ 2'01 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [1] }, B={ 2'10 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$b$1451 [1] }, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442 [3:1]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$1446:
      Old ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447, B=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$a$1441
      New ports: A={ $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$a$1447 [0] }, B={ $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][0]$b$1448 [2:1] 1'0 }, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$a$1441 [2:0]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$a$1441 [3] = $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$a$1441 [0]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 8'00000000 }, B=$flatten\top_inst.\U1.\seq_div.$3\next_r[23:0], Y=\top_inst.U1.seq_div.next_r
      New ports: A={ \top_inst.U1.seq_div.dividend 7'0000000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:0] }, Y=\top_inst.U1.seq_div.next_r [23:1]
      New connections: \top_inst.U1.seq_div.next_r [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$687:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$682_Y, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$687_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$682_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$687_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$1488:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489, B=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$b$1484
      New ports: A={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [6] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [10:9] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [6:5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [0] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [2:0] }, B={ 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 2'00 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$b$1490 [2] 2'01 }, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$b$1484 [13:0]
      New connections: $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$b$1484 [15:14] = { 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$b$1484 [7] }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$1485:
      Old ports: A=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486, B=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487, Y=$memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$a$1483
      New ports: A={ 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [4] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [9] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [5:4] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$a$1486 [2:0] }, B={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [15] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [11] 2'11 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [0] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [5] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [1] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [2:0] }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$a$1483 [15:7] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$a$1483 [5:0] }
      New connections: $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][0][0]$a$1483 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$1443:
      Old ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444, B=4'1111, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][0][0]$b$1439
      New ports: A=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][1]$a$1444 [0], B=1'1, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][0][0]$b$1439 [0]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][0][0]$b$1439 [3:1] = { 2'11 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][0][0]$b$1439 [0] }
  Optimizing cells in module \ice40hx8k.
Performed a total of 33 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

17.29.6. Executing OPT_DFF pass (perform DFF optimizations).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$1449:
      Old ports: A={ 2'01 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [1] }, B={ 2'10 $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [1] }, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442 [3:1]
      New ports: A=2'01, B=2'10, Y=$memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442 [3:2]
      New connections: $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][1][0]$b$1442 [1] = $memory$flatten\top_inst.\U1.\SS_FSM.$auto$proc_rom.cc:150:do_switch$610$rdmux[0][2][1]$a$1450 [1]
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][1]$1494:
      Old ports: A={ 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12] 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12:11] 1'0 }, B={ 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12:11] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [11] }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [15] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [14] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [8] }
      New ports: A={ 3'101 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12:11] 1'0 }, B={ 2'01 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12:11] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [11] }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [15:14] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [2] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [3] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [8] }
      New connections: $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][0]$b$1487 [11] = $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][0]$a$1492 [12]
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$1497:
      Old ports: A={ 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] }, B={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] 2'10 }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [10] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [2:1] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [4] }
      New ports: A={ 2'10 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] 1'0 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] }, B={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] 1'1 $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] 2'10 }, Y={ $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [13] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [10] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [12] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [5] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [1] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [4] }
      New connections: { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][1][1]$a$1489 [2] } = { $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [11] $memory$flatten\top_inst.\U1.\frqdiv.$auto$proc_rom.cc:150:do_switch$614$rdmux[0][2][2]$a$1498 [12] }
  Optimizing cells in module \ice40hx8k.
Performed a total of 3 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1204 ($dffe) from module ice40hx8k (D = $auto$wreduce.cc:455:run$1264 [18:6], Q = \uart_inst.uart_tx_inst.prescale_reg [18:6], rval = 13'0000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1241 ($adffe) from module ice40hx8k.

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.16. Rerunning OPT passes. (Maybe there is more to do..)

17.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 7'0000000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:1] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:1]
      New ports: A={ \top_inst.U1.seq_div.dividend 6'000000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:1] }, Y=\top_inst.U1.seq_div.next_r [23:2]
      New connections: \top_inst.U1.seq_div.next_r [1] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.20. Executing OPT_DFF pass (perform DFF optimizations).

17.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.23. Rerunning OPT passes. (Maybe there is more to do..)

17.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1529 ($adffe) from module ice40hx8k.

17.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.30. Rerunning OPT passes. (Maybe there is more to do..)

17.29.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 6'000000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:2] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:2]
      New ports: A={ \top_inst.U1.seq_div.dividend 5'00000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:2] }, Y=\top_inst.U1.seq_div.next_r [23:3]
      New connections: \top_inst.U1.seq_div.next_r [2] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.34. Executing OPT_DFF pass (perform DFF optimizations).

17.29.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.37. Rerunning OPT passes. (Maybe there is more to do..)

17.29.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1530 ($adffe) from module ice40hx8k.

17.29.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.44. Rerunning OPT passes. (Maybe there is more to do..)

17.29.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 5'00000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:3] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:3]
      New ports: A={ \top_inst.U1.seq_div.dividend 4'0000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:3] }, Y=\top_inst.U1.seq_div.next_r [23:4]
      New connections: \top_inst.U1.seq_div.next_r [3] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.48. Executing OPT_DFF pass (perform DFF optimizations).

17.29.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.51. Rerunning OPT passes. (Maybe there is more to do..)

17.29.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1531 ($adffe) from module ice40hx8k.

17.29.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.58. Rerunning OPT passes. (Maybe there is more to do..)

17.29.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 4'0000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:4] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:4]
      New ports: A={ \top_inst.U1.seq_div.dividend 3'000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:4] }, Y=\top_inst.U1.seq_div.next_r [23:5]
      New connections: \top_inst.U1.seq_div.next_r [4] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.62. Executing OPT_DFF pass (perform DFF optimizations).

17.29.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.65. Rerunning OPT passes. (Maybe there is more to do..)

17.29.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.69. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.

17.29.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.72. Rerunning OPT passes. (Maybe there is more to do..)

17.29.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 3'000 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:5] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:5]
      New ports: A={ \top_inst.U1.seq_div.dividend 2'00 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6:5] }, Y=\top_inst.U1.seq_div.next_r [23:6]
      New connections: \top_inst.U1.seq_div.next_r [5] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.76. Executing OPT_DFF pass (perform DFF optimizations).

17.29.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.79. Rerunning OPT passes. (Maybe there is more to do..)

17.29.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.83. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1533 ($adffe) from module ice40hx8k.

17.29.84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.86. Rerunning OPT passes. (Maybe there is more to do..)

17.29.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.88. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 2'00 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:6]
      New ports: A={ \top_inst.U1.seq_div.dividend 1'0 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] \top_inst.U1.seq_div.R [6] }, Y=\top_inst.U1.seq_div.next_r [23:7]
      New connections: \top_inst.U1.seq_div.next_r [6] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.90. Executing OPT_DFF pass (perform DFF optimizations).

17.29.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.93. Rerunning OPT passes. (Maybe there is more to do..)

17.29.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.95. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.97. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1534 ($adffe) from module ice40hx8k.

17.29.98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.100. Rerunning OPT passes. (Maybe there is more to do..)

17.29.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\U1.\seq_div.$procmux$943:
      Old ports: A={ \top_inst.U1.seq_div.dividend 1'0 }, B={ $flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8] 1'0 }, Y=\top_inst.U1.seq_div.next_r [23:7]
      New ports: A=\top_inst.U1.seq_div.dividend, B=$flatten\top_inst.\U1.\seq_div.$3\next_r[23:0] [23:8], Y=\top_inst.U1.seq_div.next_r [23:8]
      New connections: \top_inst.U1.seq_div.next_r [7] = 1'0
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

17.29.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.104. Executing OPT_DFF pass (perform DFF optimizations).

17.29.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.107. Rerunning OPT passes. (Maybe there is more to do..)

17.29.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.111. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1535 ($adffe) from module ice40hx8k.

17.29.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1 debug messages>

17.29.114. Rerunning OPT passes. (Maybe there is more to do..)

17.29.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.118. Executing OPT_DFF pass (perform DFF optimizations).

17.29.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

17.29.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.121. Rerunning OPT passes. (Maybe there is more to do..)

17.29.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

17.29.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

17.29.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.29.125. Executing OPT_DFF pass (perform DFF optimizations).

17.29.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.29.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.29.128. Finished OPT passes. (There is nothing left to do.)

17.30. Executing ICE40_WRAPCARRY pass (wrap carries).

17.31. Executing TECHMAP pass (map to technology primitives).

17.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$9398518f3a66906c93ac7eaad9a961f31111e0c1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c8f9642fe0e0f4527ea400b1bd678c474f53d556\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~791 debug messages>

17.32. Executing OPT pass (performing simple optimizations).

17.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~787 debug messages>

17.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~618 debug messages>
Removed a total of 206 cells.

17.32.3. Executing OPT_DFF pass (perform DFF optimizations).

17.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 42 unused cells and 584 unused wires.
<suppressed ~43 debug messages>

17.32.5. Finished fast OPT passes.

17.33. Executing ICE40_OPT pass (performing simple optimizations).

17.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1274.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1274.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1312.slice[0].carry: CO=\top_inst.U1.pwm.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1334.slice[0].carry: CO=\top_inst.U1.clk8.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1337.slice[0].carry: CO=\top_inst.U1.clk_div.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1340.slice[0].carry: CO=\top_inst.U1.osc.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1343.slice[0].carry: CO=\top_inst.U1.pwm.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1346.slice[0].carry: CO=\top_inst.U1.seq_div.count_div [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1349.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1349.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1355.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$1358.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]

17.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~11 debug messages>

17.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.33.4. Executing OPT_DFF pass (perform DFF optimizations).

17.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

17.33.6. Rerunning OPT passes. (Removed registers in this run.)

17.33.7. Running ICE40 specific optimizations.

17.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.33.10. Executing OPT_DFF pass (perform DFF optimizations).

17.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.33.12. Finished OPT passes. (There is nothing left to do.)

17.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

17.35. Executing TECHMAP pass (map to technology primitives).

17.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
No more expansions possible.
<suppressed ~217 debug messages>

17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1334.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1337.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1340.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1343.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1346.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1349.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1355.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$1358.slice[0].carry ($lut).

17.38. Executing ICE40_OPT pass (performing simple optimizations).

17.38.1. Running ICE40 specific optimizations.

17.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~231 debug messages>

17.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

17.38.4. Executing OPT_DFF pass (perform DFF optimizations).

17.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1131 unused wires.
<suppressed ~1 debug messages>

17.38.6. Rerunning OPT passes. (Removed registers in this run.)

17.38.7. Running ICE40 specific optimizations.

17.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

17.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

17.38.10. Executing OPT_DFF pass (perform DFF optimizations).

17.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

17.38.12. Finished OPT passes. (There is nothing left to do.)

17.39. Executing TECHMAP pass (map to technology primitives).

17.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.40. Executing ABC pass (technology mapping using ABC).

17.40.1. Extracting gate netlist of module `\ice40hx8k' to `<abc-temp-dir>/input.blif'..
Extracted 770 gates and 1017 wires to a netlist network with 245 inputs and 206 outputs.

17.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     258.
ABC: Participating nodes from both networks       =     558.
ABC: Participating nodes from the first network   =     260. (  76.70 % of nodes)
ABC: Participating nodes from the second network  =     298. (  87.91 % of nodes)
ABC: Node pairs (any polarity)                    =     259. (  76.40 % of names can be moved)
ABC: Node pairs (same polarity)                   =     238. (  70.21 % of names can be moved)
ABC: Total runtime =     0.11 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      338
ABC RESULTS:        internal signals:      566
ABC RESULTS:           input signals:      245
ABC RESULTS:          output signals:      206
Removing temp directory.

17.41. Executing ICE40_WRAPCARRY pass (wrap carries).

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 73 unused cells and 726 unused wires.

17.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      424
  1-LUT               79
  2-LUT               84
  3-LUT              146
  4-LUT              115
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   79

Eliminating LUTs.
Number of LUTs:      424
  1-LUT               79
  2-LUT               84
  3-LUT              146
  4-LUT              115
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   79

Combining LUTs.
Number of LUTs:      389
  1-LUT               78
  2-LUT               47
  3-LUT              118
  4-LUT              146
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   79

Eliminated 0 LUTs.
Combined 35 LUTs.
<suppressed ~2439 debug messages>

17.44. Executing TECHMAP pass (map to technology primitives).

17.44.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$451540f0f4d6738aa7ad07d81c5f0cead4cc4a73\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$7ff9446ee5f5c3b2f66f9b536a8f37c2262915f6\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$c79a3a9a61261493391403be52dc19fe8708c7fc\$lut for cells of type $lut.
Using template $paramod$3dac3077b74f27a9efa822cf00e7ed45fb866074\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$6eab9b2b3e64691c131343dd016fab9a9af7832b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$80bc945f6d438f16387422ec284dc12b4bb4e68f\$lut for cells of type $lut.
Using template $paramod$12c7f1171b139e4f4e6443ddc13932509cabbc36\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$688901ae8bff259b6d6e1f40e9eee2d362da7922\$lut for cells of type $lut.
Using template $paramod$54dc9aafe6e8a348026d60f9910d7f8d3f4d92e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$6bca8d345d26829068ad91403a25fbe3e0885c1a\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$6047691d8bbb6cff4c2e5680ed3445ca5625ef2f\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$96a3fe6598593729f244fa011a332401bbcb48fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$7d45bd12c01d1778446c9474bd2c34ae7ad041ca\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
No more expansions possible.
<suppressed ~1510 debug messages>
Removed 0 unused cells and 834 unused wires.

17.45. Executing AUTONAME pass.
Renamed 13317 objects in module ice40hx8k (46 iterations).
<suppressed ~849 debug messages>

17.46. Executing HIERARCHY pass (managing design hierarchy).

17.46.1. Analyzing design hierarchy..
Top module:  \ice40hx8k

17.46.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Removed 0 unused modules.

17.47. Printing statistics.

=== ice40hx8k ===

   Number of wires:                260
   Number of wire bits:           1514
   Number of public wires:         260
   Number of public wire bits:    1514
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                729
     SB_CARRY                      144
     SB_DFFE                        14
     SB_DFFER                       69
     SB_DFFESR                      15
     SB_DFFESS                       4
     SB_DFFR                        92
     SB_DFFS                         1
     SB_LUT4                       389
     SB_PLL40_CORE                   1

17.48. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Found and reported 0 problems.

17.49. Executing JSON backend.

Warnings: 93 unique messages, 93 total
End of script. Logfile hash: c6e5bcf1ce, CPU: user 1.24s system 0.03s, MEM: 36.41 MB peak
Yosys 0.27 (git sha1 5f88c218b, gcc 11.3.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 25% 1x abc (0 sec), 17% 28x read_verilog (0 sec), ...
