;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, -1
	JMN -0, #108
	ADD #270, <1
	JMN <12, #10
	MOV @-127, 100
	ADD #270, <1
	ADD 270, 60
	JMN @72, #200
	SPL <9, 50
	MOV -7, <-20
	ADD @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @-147, 106
	DJN -1, @-20
	JMN 210, 30
	JMN 0, <12
	SLT 121, -1
	SUB @121, 103
	SUB #9, 81
	JMN 12, <10
	JMN 12, <10
	ADD #270, 0
	SPL 0, -2
	MOV -1, <-20
	SLT 121, -1
	SUB @-127, 100
	SLT 121, -1
	SLT 121, -1
	SUB @-127, 100
	JMN 12, <10
	JMN <12, #10
	SUB @-127, 100
	SUB @60, @212
	ADD 180, 209
	SUB -7, <-120
	SUB -7, <-120
	SPL 0, -2
	SPL 0, <-2
	JMN -7, @-120
	SLT 101, <-201
	JMN <12, #10
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SUB #72, @200
	DJN -1, @-20
