
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 19:53:35 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project filterbank 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top filterbank 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 36569
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:11:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:14:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:17:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:20:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.39 seconds. CPU system time: 1.2 seconds. Elapsed time: 7.61 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:11:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:14:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:17:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:20:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:42:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_9' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:70:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:42:24) in function 'filterbank' completely with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:70:24) in function 'filterbank' completely with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 1.09 seconds. Elapsed time: 7.43 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:40:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:39:22) in function 'filterbank'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:68:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:67:22) in function 'filterbank'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.226 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:32:13) in function 'filterbank' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'y' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:27:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Vect_H' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44:20)
INFO: [HLS 200-472] Inferring partial write operation for 'Vect_Dn' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:51:15)
INFO: [HLS 200-472] Inferring partial write operation for 'Vect_Up' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'Vect_Up' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:62:19)
INFO: [HLS 200-472] Inferring partial write operation for 'Vect_F' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:72:23)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:78:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filterbank' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to schedule 'load' operation ('r_load_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:44) on array 'r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 166, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Vect_Up'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_60_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Vect_Up'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_67_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Vect_Up'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_8'.
WARNING: [HLS 200-885] The II Violation in module 'filterbank_Pipeline_VITIS_LOOP_67_8' (loop 'VITIS_LOOP_67_8'): Unable to schedule 'load' operation ('Vect_Up_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/filterbank/filterbank_fast.cpp:72) on array 'Vect_Up' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Vect_Up'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 166, loop 'VITIS_LOOP_67_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank_Pipeline_VITIS_LOOP_76_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_76_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterbank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterbank_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_39_3/r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_39_3/r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_39_3/r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_39_3/r_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterbank_Pipeline_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_49_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_60_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterbank_Pipeline_VITIS_LOOP_60_7' pipeline 'VITIS_LOOP_60_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_60_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_67_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterbank_Pipeline_VITIS_LOOP_67_8' pipeline 'VITIS_LOOP_67_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'filterbank_Pipeline_VITIS_LOOP_67_8' is 31073 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_67_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank_Pipeline_VITIS_LOOP_76_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterbank_Pipeline_VITIS_LOOP_76_10' pipeline 'VITIS_LOOP_76_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_76_10/y_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank_Pipeline_VITIS_LOOP_76_10/y_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank_Pipeline_VITIS_LOOP_76_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterbank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filterbank/r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filterbank/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filterbank/H' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filterbank/F' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filterbank' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/r_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/y_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/y_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/H_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/H_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/H_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/H_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/F_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/F_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/F_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filterbank/F_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterbank'.
INFO: [RTMG 210-278] Implementing memory 'filterbank_Vect_H_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'filterbank_Vect_Dn_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'filterbank_Vect_Up_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.03 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.09 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.349 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for filterbank.
INFO: [VLOG 209-307] Generating Verilog RTL for filterbank.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 266.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.12 seconds. CPU system time: 2.94 seconds. Elapsed time: 61.29 seconds; current allocated memory: 157.059 MB.
INFO: [HLS 200-112] Total CPU user time: 26.73 seconds. Total CPU system time: 4.1 seconds. Total elapsed time: 77.76 seconds; peak allocated memory: 1.350 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 19:54:52 2025...
