// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CSC\RGB2Y_ip_axi_lite.v
// Created: 2017-12-30 16:25:23
// 
// Generated by MATLAB 9.0 and HDL Coder 3.8
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: RGB2Y_ip_axi_lite
// Source Path: RGB2Y_ip/RGB2Y_ip_axi_lite
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module RGB2Y_ip_axi_lite
          (
           reset,
           AXI4_Lite_ACLK,
           AXI4_Lite_ARESETN,
           AXI4_Lite_AWADDR,
           AXI4_Lite_AWVALID,
           AXI4_Lite_WDATA,
           AXI4_Lite_WSTRB,
           AXI4_Lite_WVALID,
           AXI4_Lite_BREADY,
           AXI4_Lite_ARADDR,
           AXI4_Lite_ARVALID,
           AXI4_Lite_RREADY,
           AXI4_Lite_AWREADY,
           AXI4_Lite_WREADY,
           AXI4_Lite_BRESP,
           AXI4_Lite_BVALID,
           AXI4_Lite_ARREADY,
           AXI4_Lite_RDATA,
           AXI4_Lite_RRESP,
           AXI4_Lite_RVALID,
           write_axi_enable,
           reset_internal
          );


  input   reset;
  input   AXI4_Lite_ACLK;  // ufix1
  input   AXI4_Lite_ARESETN;  // ufix1
  input   [15:0] AXI4_Lite_AWADDR;  // ufix16
  input   AXI4_Lite_AWVALID;  // ufix1
  input   [31:0] AXI4_Lite_WDATA;  // ufix32
  input   [3:0] AXI4_Lite_WSTRB;  // ufix4
  input   AXI4_Lite_WVALID;  // ufix1
  input   AXI4_Lite_BREADY;  // ufix1
  input   [15:0] AXI4_Lite_ARADDR;  // ufix16
  input   AXI4_Lite_ARVALID;  // ufix1
  input   AXI4_Lite_RREADY;  // ufix1
  output  AXI4_Lite_AWREADY;  // ufix1
  output  AXI4_Lite_WREADY;  // ufix1
  output  [1:0] AXI4_Lite_BRESP;  // ufix2
  output  AXI4_Lite_BVALID;  // ufix1
  output  AXI4_Lite_ARREADY;  // ufix1
  output  [31:0] AXI4_Lite_RDATA;  // ufix32
  output  [1:0] AXI4_Lite_RRESP;  // ufix2
  output  AXI4_Lite_RVALID;  // ufix1
  output  write_axi_enable;  // ufix1
  output  reset_internal;  // ufix1


  wire [31:0] top_data_write;  // ufix32
  wire [13:0] top_addr_sel;  // ufix14
  wire top_wr_enb;  // ufix1
  wire top_rd_enb;  // ufix1
  wire [31:0] top_data_read;  // ufix32
  wire top_reset_internal;  // ufix1


  RGB2Y_ip_addr_decoder   u_RGB2Y_ip_addr_decoder_inst   (.clk(AXI4_Lite_ACLK),  // ufix1
                                                          .reset(reset),
                                                          .data_write(top_data_write),  // ufix32
                                                          .addr_sel(top_addr_sel),  // ufix14
                                                          .wr_enb(top_wr_enb),  // ufix1
                                                          .rd_enb(top_rd_enb),  // ufix1
                                                          .data_read(top_data_read),  // ufix32
                                                          .write_axi_enable(write_axi_enable)  // ufix1
                                                          );

  RGB2Y_ip_axi_lite_module   u_RGB2Y_ip_axi_lite_module_inst   (.clk(AXI4_Lite_ACLK),  // ufix1
                                                                .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),  // ufix1
                                                                .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR),  // ufix16
                                                                .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),  // ufix1
                                                                .AXI4_Lite_WDATA(AXI4_Lite_WDATA),  // ufix32
                                                                .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),  // ufix4
                                                                .AXI4_Lite_WVALID(AXI4_Lite_WVALID),  // ufix1
                                                                .AXI4_Lite_BREADY(AXI4_Lite_BREADY),  // ufix1
                                                                .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR),  // ufix16
                                                                .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),  // ufix1
                                                                .AXI4_Lite_RREADY(AXI4_Lite_RREADY),  // ufix1
                                                                .data_read(top_data_read),  // ufix32
                                                                .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),  // ufix1
                                                                .AXI4_Lite_WREADY(AXI4_Lite_WREADY),  // ufix1
                                                                .AXI4_Lite_BRESP(AXI4_Lite_BRESP),  // ufix2
                                                                .AXI4_Lite_BVALID(AXI4_Lite_BVALID),  // ufix1
                                                                .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),  // ufix1
                                                                .AXI4_Lite_RDATA(AXI4_Lite_RDATA),  // ufix32
                                                                .AXI4_Lite_RRESP(AXI4_Lite_RRESP),  // ufix2
                                                                .AXI4_Lite_RVALID(AXI4_Lite_RVALID),  // ufix1
                                                                .data_write(top_data_write),  // ufix32
                                                                .addr_sel(top_addr_sel),  // ufix14
                                                                .wr_enb(top_wr_enb),  // ufix1
                                                                .rd_enb(top_rd_enb),  // ufix1
                                                                .reset_internal(top_reset_internal)  // ufix1
                                                                );

  assign reset_internal = top_reset_internal;

endmodule  // RGB2Y_ip_axi_lite

