{
  "module_name": "v3d_regs.h",
  "hash_id": "7b20e546f00587fe29f752d49b46d065532231c88f6bbadbf36ce28d9cf8e0c0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/v3d/v3d_regs.h",
  "human_readable_source": "\n \n\n#ifndef V3D_REGS_H\n#define V3D_REGS_H\n\n#include <linux/bitops.h>\n\n#define V3D_MASK(high, low) ((u32)GENMASK(high, low))\n \n#define V3D_SET_FIELD(value, field)\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\tu32 fieldval = (value) << field##_SHIFT;\t\t\\\n\t\tWARN_ON((fieldval & ~field##_MASK) != 0);\t\t\\\n\t\tfieldval & field##_MASK;\t\t\t\t\\\n\t })\n\n#define V3D_GET_FIELD(word, field) (((word) & field##_MASK) >>\t\t\\\n\t\t\t\t    field##_SHIFT)\n\n \n\n#define V3D_HUB_AXICFG                                 0x00000\n# define V3D_HUB_AXICFG_MAX_LEN_MASK                   V3D_MASK(3, 0)\n# define V3D_HUB_AXICFG_MAX_LEN_SHIFT                  0\n#define V3D_HUB_UIFCFG                                 0x00004\n#define V3D_HUB_IDENT0                                 0x00008\n\n#define V3D_HUB_IDENT1                                 0x0000c\n# define V3D_HUB_IDENT1_WITH_MSO                       BIT(19)\n# define V3D_HUB_IDENT1_WITH_TSY                       BIT(18)\n# define V3D_HUB_IDENT1_WITH_TFU                       BIT(17)\n# define V3D_HUB_IDENT1_WITH_L3C                       BIT(16)\n# define V3D_HUB_IDENT1_NHOSTS_MASK                    V3D_MASK(15, 12)\n# define V3D_HUB_IDENT1_NHOSTS_SHIFT                   12\n# define V3D_HUB_IDENT1_NCORES_MASK                    V3D_MASK(11, 8)\n# define V3D_HUB_IDENT1_NCORES_SHIFT                   8\n# define V3D_HUB_IDENT1_REV_MASK                       V3D_MASK(7, 4)\n# define V3D_HUB_IDENT1_REV_SHIFT                      4\n# define V3D_HUB_IDENT1_TVER_MASK                      V3D_MASK(3, 0)\n# define V3D_HUB_IDENT1_TVER_SHIFT                     0\n\n#define V3D_HUB_IDENT2                                 0x00010\n# define V3D_HUB_IDENT2_WITH_MMU                       BIT(8)\n# define V3D_HUB_IDENT2_L3C_NKB_MASK                   V3D_MASK(7, 0)\n# define V3D_HUB_IDENT2_L3C_NKB_SHIFT                  0\n\n#define V3D_HUB_IDENT3                                 0x00014\n# define V3D_HUB_IDENT3_IPREV_MASK                     V3D_MASK(15, 8)\n# define V3D_HUB_IDENT3_IPREV_SHIFT                    8\n# define V3D_HUB_IDENT3_IPIDX_MASK                     V3D_MASK(7, 0)\n# define V3D_HUB_IDENT3_IPIDX_SHIFT                    0\n\n#define V3D_HUB_INT_STS                                0x00050\n#define V3D_HUB_INT_SET                                0x00054\n#define V3D_HUB_INT_CLR                                0x00058\n#define V3D_HUB_INT_MSK_STS                            0x0005c\n#define V3D_HUB_INT_MSK_SET                            0x00060\n#define V3D_HUB_INT_MSK_CLR                            0x00064\n# define V3D_HUB_INT_MMU_WRV                           BIT(5)\n# define V3D_HUB_INT_MMU_PTI                           BIT(4)\n# define V3D_HUB_INT_MMU_CAP                           BIT(3)\n# define V3D_HUB_INT_MSO                               BIT(2)\n# define V3D_HUB_INT_TFUC                              BIT(1)\n# define V3D_HUB_INT_TFUF                              BIT(0)\n\n#define V3D_GCA_CACHE_CTRL                             0x0000c\n# define V3D_GCA_CACHE_CTRL_FLUSH                      BIT(0)\n\n#define V3D_GCA_SAFE_SHUTDOWN                          0x000b0\n# define V3D_GCA_SAFE_SHUTDOWN_EN                      BIT(0)\n\n#define V3D_GCA_SAFE_SHUTDOWN_ACK                      0x000b4\n# define V3D_GCA_SAFE_SHUTDOWN_ACK_ACKED               3\n\n# define V3D_TOP_GR_BRIDGE_REVISION                    0x00000\n# define V3D_TOP_GR_BRIDGE_MAJOR_MASK                  V3D_MASK(15, 8)\n# define V3D_TOP_GR_BRIDGE_MAJOR_SHIFT                 8\n# define V3D_TOP_GR_BRIDGE_MINOR_MASK                  V3D_MASK(7, 0)\n# define V3D_TOP_GR_BRIDGE_MINOR_SHIFT                 0\n\n \n# define V3D_TOP_GR_BRIDGE_SW_INIT_0                   0x00008\n# define V3D_TOP_GR_BRIDGE_SW_INIT_0_V3D_CLK_108_SW_INIT BIT(0)\n \n# define V3D_TOP_GR_BRIDGE_SW_INIT_1                   0x0000c\n# define V3D_TOP_GR_BRIDGE_SW_INIT_1_V3D_CLK_108_SW_INIT BIT(0)\n\n#define V3D_TFU_CS                                     0x00400\n \n# define V3D_TFU_CS_TFURST                             BIT(31)\n# define V3D_TFU_CS_CVTCT_MASK                         V3D_MASK(23, 16)\n# define V3D_TFU_CS_CVTCT_SHIFT                        16\n# define V3D_TFU_CS_NFREE_MASK                         V3D_MASK(13, 8)\n# define V3D_TFU_CS_NFREE_SHIFT                        8\n# define V3D_TFU_CS_BUSY                               BIT(0)\n\n#define V3D_TFU_SU                                     0x00404\n \n# define V3D_TFU_SU_FINTTHR_MASK                       V3D_MASK(13, 8)\n# define V3D_TFU_SU_FINTTHR_SHIFT                      8\n \n# define V3D_TFU_SU_CRCCHAIN                           BIT(4)\n \n# define V3D_TFU_SU_CRC                                BIT(3)\n# define V3D_TFU_SU_THROTTLE_MASK                      V3D_MASK(1, 0)\n# define V3D_TFU_SU_THROTTLE_SHIFT                     0\n\n#define V3D_TFU_ICFG                                   0x00408\n \n# define V3D_TFU_ICFG_IOC                              BIT(0)\n\n \n#define V3D_TFU_IIA                                    0x0040c\n \n#define V3D_TFU_ICA                                    0x00410\n \n#define V3D_TFU_IIS                                    0x00414\n \n#define V3D_TFU_IUA                                    0x00418\n \n#define V3D_TFU_IOA                                    0x0041c\n \n#define V3D_TFU_IOS                                    0x00420\n \n#define V3D_TFU_COEF0                                  0x00424\n \n# define V3D_TFU_COEF0_USECOEF                         BIT(31)\n \n#define V3D_TFU_COEF1                                  0x00428\n \n#define V3D_TFU_COEF2                                  0x0042c\n \n#define V3D_TFU_COEF3                                  0x00430\n\n#define V3D_TFU_CRC                                    0x00434\n\n \n\n#define V3D_MMUC_CONTROL                               0x01000\n# define V3D_MMUC_CONTROL_CLEAR                        BIT(3)\n# define V3D_MMUC_CONTROL_FLUSHING                     BIT(2)\n# define V3D_MMUC_CONTROL_FLUSH                        BIT(1)\n# define V3D_MMUC_CONTROL_ENABLE                       BIT(0)\n\n#define V3D_MMU_CTL                                    0x01200\n# define V3D_MMU_CTL_CAP_EXCEEDED                      BIT(27)\n# define V3D_MMU_CTL_CAP_EXCEEDED_ABORT                BIT(26)\n# define V3D_MMU_CTL_CAP_EXCEEDED_INT                  BIT(25)\n# define V3D_MMU_CTL_CAP_EXCEEDED_EXCEPTION            BIT(24)\n# define V3D_MMU_CTL_PT_INVALID                        BIT(20)\n# define V3D_MMU_CTL_PT_INVALID_ABORT                  BIT(19)\n# define V3D_MMU_CTL_PT_INVALID_INT                    BIT(18)\n# define V3D_MMU_CTL_PT_INVALID_EXCEPTION              BIT(17)\n# define V3D_MMU_CTL_PT_INVALID_ENABLE                 BIT(16)\n# define V3D_MMU_CTL_WRITE_VIOLATION                   BIT(12)\n# define V3D_MMU_CTL_WRITE_VIOLATION_ABORT             BIT(11)\n# define V3D_MMU_CTL_WRITE_VIOLATION_INT               BIT(10)\n# define V3D_MMU_CTL_WRITE_VIOLATION_EXCEPTION         BIT(9)\n# define V3D_MMU_CTL_TLB_CLEARING                      BIT(7)\n# define V3D_MMU_CTL_TLB_STATS_CLEAR                   BIT(3)\n# define V3D_MMU_CTL_TLB_CLEAR                         BIT(2)\n# define V3D_MMU_CTL_TLB_STATS_ENABLE                  BIT(1)\n# define V3D_MMU_CTL_ENABLE                            BIT(0)\n\n#define V3D_MMU_PT_PA_BASE                             0x01204\n#define V3D_MMU_HIT                                    0x01208\n#define V3D_MMU_MISSES                                 0x0120c\n#define V3D_MMU_STALLS                                 0x01210\n\n#define V3D_MMU_ADDR_CAP                               0x01214\n# define V3D_MMU_ADDR_CAP_ENABLE                       BIT(31)\n# define V3D_MMU_ADDR_CAP_MPAGE_MASK                   V3D_MASK(11, 0)\n# define V3D_MMU_ADDR_CAP_MPAGE_SHIFT                  0\n\n#define V3D_MMU_SHOOT_DOWN                             0x01218\n# define V3D_MMU_SHOOT_DOWN_SHOOTING                   BIT(29)\n# define V3D_MMU_SHOOT_DOWN_SHOOT                      BIT(28)\n# define V3D_MMU_SHOOT_DOWN_PAGE_MASK                  V3D_MASK(27, 0)\n# define V3D_MMU_SHOOT_DOWN_PAGE_SHIFT                 0\n\n#define V3D_MMU_BYPASS_START                           0x0121c\n#define V3D_MMU_BYPASS_END                             0x01220\n\n \n#define V3D_MMU_VIO_ID                                 0x0122c\n\n \n#define V3D_MMU_ILLEGAL_ADDR                           0x01230\n# define V3D_MMU_ILLEGAL_ADDR_ENABLE                   BIT(31)\n\n \n#define V3D_MMU_VIO_ADDR                               0x01234\n\n#define V3D_MMU_DEBUG_INFO                             0x01238\n# define V3D_MMU_PA_WIDTH_MASK                         V3D_MASK(11, 8)\n# define V3D_MMU_PA_WIDTH_SHIFT                        8\n# define V3D_MMU_VA_WIDTH_MASK                         V3D_MASK(7, 4)\n# define V3D_MMU_VA_WIDTH_SHIFT                        4\n# define V3D_MMU_VERSION_MASK                          V3D_MASK(3, 0)\n# define V3D_MMU_VERSION_SHIFT                         0\n\n \n\n#define V3D_CTL_IDENT0                                 0x00000\n# define V3D_IDENT0_VER_MASK                           V3D_MASK(31, 24)\n# define V3D_IDENT0_VER_SHIFT                          24\n\n#define V3D_CTL_IDENT1                                 0x00004\n \n# define V3D_IDENT1_VPM_SIZE_MASK                      V3D_MASK(31, 28)\n# define V3D_IDENT1_VPM_SIZE_SHIFT                     28\n# define V3D_IDENT1_NSEM_MASK                          V3D_MASK(23, 16)\n# define V3D_IDENT1_NSEM_SHIFT                         16\n# define V3D_IDENT1_NTMU_MASK                          V3D_MASK(15, 12)\n# define V3D_IDENT1_NTMU_SHIFT                         12\n# define V3D_IDENT1_QUPS_MASK                          V3D_MASK(11, 8)\n# define V3D_IDENT1_QUPS_SHIFT                         8\n# define V3D_IDENT1_NSLC_MASK                          V3D_MASK(7, 4)\n# define V3D_IDENT1_NSLC_SHIFT                         4\n# define V3D_IDENT1_REV_MASK                           V3D_MASK(3, 0)\n# define V3D_IDENT1_REV_SHIFT                          0\n\n#define V3D_CTL_IDENT2                                 0x00008\n# define V3D_IDENT2_BCG_INT                            BIT(28)\n\n#define V3D_CTL_MISCCFG                                0x00018\n# define V3D_CTL_MISCCFG_QRMAXCNT_MASK                 V3D_MASK(3, 1)\n# define V3D_CTL_MISCCFG_QRMAXCNT_SHIFT                1\n# define V3D_MISCCFG_OVRTMUOUT                         BIT(0)\n\n#define V3D_CTL_L2CACTL                                0x00020\n# define V3D_L2CACTL_L2CCLR                            BIT(2)\n# define V3D_L2CACTL_L2CDIS                            BIT(1)\n# define V3D_L2CACTL_L2CENA                            BIT(0)\n\n#define V3D_CTL_SLCACTL                                0x00024\n# define V3D_SLCACTL_TVCCS_MASK                        V3D_MASK(27, 24)\n# define V3D_SLCACTL_TVCCS_SHIFT                       24\n# define V3D_SLCACTL_TDCCS_MASK                        V3D_MASK(19, 16)\n# define V3D_SLCACTL_TDCCS_SHIFT                       16\n# define V3D_SLCACTL_UCC_MASK                          V3D_MASK(11, 8)\n# define V3D_SLCACTL_UCC_SHIFT                         8\n# define V3D_SLCACTL_ICC_MASK                          V3D_MASK(3, 0)\n# define V3D_SLCACTL_ICC_SHIFT                         0\n\n#define V3D_CTL_L2TCACTL                               0x00030\n# define V3D_L2TCACTL_TMUWCF                           BIT(8)\n# define V3D_L2TCACTL_L2T_NO_WM                        BIT(4)\n \n# define V3D_L2TCACTL_FLM_FLUSH                        0\n \n# define V3D_L2TCACTL_FLM_CLEAR                        1\n \n# define V3D_L2TCACTL_FLM_CLEAN                        2\n# define V3D_L2TCACTL_FLM_MASK                         V3D_MASK(2, 1)\n# define V3D_L2TCACTL_FLM_SHIFT                        1\n# define V3D_L2TCACTL_L2TFLS                           BIT(0)\n#define V3D_CTL_L2TFLSTA                               0x00034\n#define V3D_CTL_L2TFLEND                               0x00038\n\n#define V3D_CTL_INT_STS                                0x00050\n#define V3D_CTL_INT_SET                                0x00054\n#define V3D_CTL_INT_CLR                                0x00058\n#define V3D_CTL_INT_MSK_STS                            0x0005c\n#define V3D_CTL_INT_MSK_SET                            0x00060\n#define V3D_CTL_INT_MSK_CLR                            0x00064\n# define V3D_INT_QPU_MASK                              V3D_MASK(27, 16)\n# define V3D_INT_QPU_SHIFT                             16\n# define V3D_INT_CSDDONE                               BIT(7)\n# define V3D_INT_PCTR                                  BIT(6)\n# define V3D_INT_GMPV                                  BIT(5)\n# define V3D_INT_TRFB                                  BIT(4)\n# define V3D_INT_SPILLUSE                              BIT(3)\n# define V3D_INT_OUTOMEM                               BIT(2)\n# define V3D_INT_FLDONE                                BIT(1)\n# define V3D_INT_FRDONE                                BIT(0)\n\n#define V3D_CLE_CT0CS                                  0x00100\n#define V3D_CLE_CT1CS                                  0x00104\n#define V3D_CLE_CTNCS(n) (V3D_CLE_CT0CS + 4 * n)\n#define V3D_CLE_CT0EA                                  0x00108\n#define V3D_CLE_CT1EA                                  0x0010c\n#define V3D_CLE_CTNEA(n) (V3D_CLE_CT0EA + 4 * n)\n#define V3D_CLE_CT0CA                                  0x00110\n#define V3D_CLE_CT1CA                                  0x00114\n#define V3D_CLE_CTNCA(n) (V3D_CLE_CT0CA + 4 * n)\n#define V3D_CLE_CT0RA                                  0x00118\n#define V3D_CLE_CT1RA                                  0x0011c\n#define V3D_CLE_CTNRA(n) (V3D_CLE_CT0RA + 4 * n)\n#define V3D_CLE_CT0LC                                  0x00120\n#define V3D_CLE_CT1LC                                  0x00124\n#define V3D_CLE_CT0PC                                  0x00128\n#define V3D_CLE_CT1PC                                  0x0012c\n#define V3D_CLE_PCS                                    0x00130\n#define V3D_CLE_BFC                                    0x00134\n#define V3D_CLE_RFC                                    0x00138\n#define V3D_CLE_TFBC                                   0x0013c\n#define V3D_CLE_TFIT                                   0x00140\n#define V3D_CLE_CT1CFG                                 0x00144\n#define V3D_CLE_CT1TILECT                              0x00148\n#define V3D_CLE_CT1TSKIP                               0x0014c\n#define V3D_CLE_CT1PTCT                                0x00150\n#define V3D_CLE_CT0SYNC                                0x00154\n#define V3D_CLE_CT1SYNC                                0x00158\n#define V3D_CLE_CT0QTS                                 0x0015c\n# define V3D_CLE_CT0QTS_ENABLE                         BIT(1)\n#define V3D_CLE_CT0QBA                                 0x00160\n#define V3D_CLE_CT1QBA                                 0x00164\n#define V3D_CLE_CTNQBA(n) (V3D_CLE_CT0QBA + 4 * n)\n#define V3D_CLE_CT0QEA                                 0x00168\n#define V3D_CLE_CT1QEA                                 0x0016c\n#define V3D_CLE_CTNQEA(n) (V3D_CLE_CT0QEA + 4 * n)\n#define V3D_CLE_CT0QMA                                 0x00170\n#define V3D_CLE_CT0QMS                                 0x00174\n#define V3D_CLE_CT1QCFG                                0x00178\n \n# define V3D_CLE_QCFG_ETFILT                           BIT(7)\n \n# define V3D_CLE_QCFG_ETPROC                           BIT(6)\n# define V3D_CLE_QCFG_ETSFLUSH                         BIT(1)\n# define V3D_CLE_QCFG_MCDIS                            BIT(0)\n\n#define V3D_PTB_BPCA                                   0x00300\n#define V3D_PTB_BPCS                                   0x00304\n#define V3D_PTB_BPOA                                   0x00308\n#define V3D_PTB_BPOS                                   0x0030c\n\n#define V3D_PTB_BXCF                                   0x00310\n# define V3D_PTB_BXCF_RWORDERDISA                      BIT(1)\n# define V3D_PTB_BXCF_CLIPDISA                         BIT(0)\n\n#define V3D_V3_PCTR_0_EN                               0x00674\n#define V3D_V3_PCTR_0_EN_ENABLE                        BIT(31)\n#define V3D_V4_PCTR_0_EN                               0x00650\n \n#define V3D_V3_PCTR_0_CLR                              0x00670\n#define V3D_V4_PCTR_0_CLR                              0x00654\n#define V3D_PCTR_0_OVERFLOW                            0x00658\n\n#define V3D_V3_PCTR_0_PCTRS0                           0x00684\n#define V3D_V3_PCTR_0_PCTRS15                          0x00660\n#define V3D_V3_PCTR_0_PCTRSX(x)                        (V3D_V3_PCTR_0_PCTRS0 + \\\n\t\t\t\t\t\t\t4 * (x))\n \n#define V3D_V4_PCTR_0_SRC_0_3                          0x00660\n#define V3D_V4_PCTR_0_SRC_28_31                        0x0067c\n#define V3D_V4_PCTR_0_SRC_X(x)                         (V3D_V4_PCTR_0_SRC_0_3 + \\\n\t\t\t\t\t\t\t4 * (x))\n# define V3D_PCTR_S0_MASK                              V3D_MASK(6, 0)\n# define V3D_PCTR_S0_SHIFT                             0\n# define V3D_PCTR_S1_MASK                              V3D_MASK(14, 8)\n# define V3D_PCTR_S1_SHIFT                             8\n# define V3D_PCTR_S2_MASK                              V3D_MASK(22, 16)\n# define V3D_PCTR_S2_SHIFT                             16\n# define V3D_PCTR_S3_MASK                              V3D_MASK(30, 24)\n# define V3D_PCTR_S3_SHIFT                             24\n# define V3D_PCTR_CYCLE_COUNT                          32\n\n \n#define V3D_PCTR_0_PCTR0                               0x00680\n#define V3D_PCTR_0_PCTR31                              0x006fc\n#define V3D_PCTR_0_PCTRX(x)                            (V3D_PCTR_0_PCTR0 + \\\n\t\t\t\t\t\t\t4 * (x))\n#define V3D_GMP_STATUS                                 0x00800\n# define V3D_GMP_STATUS_GMPRST                         BIT(31)\n# define V3D_GMP_STATUS_WR_COUNT_MASK                  V3D_MASK(30, 24)\n# define V3D_GMP_STATUS_WR_COUNT_SHIFT                 24\n# define V3D_GMP_STATUS_RD_COUNT_MASK                  V3D_MASK(22, 16)\n# define V3D_GMP_STATUS_RD_COUNT_SHIFT                 16\n# define V3D_GMP_STATUS_WR_ACTIVE                      BIT(5)\n# define V3D_GMP_STATUS_RD_ACTIVE                      BIT(4)\n# define V3D_GMP_STATUS_CFG_BUSY                       BIT(3)\n# define V3D_GMP_STATUS_CNTOVF                         BIT(2)\n# define V3D_GMP_STATUS_INVPROT                        BIT(1)\n# define V3D_GMP_STATUS_VIO                            BIT(0)\n\n#define V3D_GMP_CFG                                    0x00804\n# define V3D_GMP_CFG_LBURSTEN                          BIT(3)\n# define V3D_GMP_CFG_PGCRSEN                           BIT()\n# define V3D_GMP_CFG_STOP_REQ                          BIT(1)\n# define V3D_GMP_CFG_PROT_ENABLE                       BIT(0)\n\n#define V3D_GMP_VIO_ADDR                               0x00808\n#define V3D_GMP_VIO_TYPE                               0x0080c\n#define V3D_GMP_TABLE_ADDR                             0x00810\n#define V3D_GMP_CLEAR_LOAD                             0x00814\n#define V3D_GMP_PRESERVE_LOAD                          0x00818\n#define V3D_GMP_VALID_LINES                            0x00820\n\n#define V3D_CSD_STATUS                                 0x00900\n# define V3D_CSD_STATUS_NUM_COMPLETED_MASK             V3D_MASK(11, 4)\n# define V3D_CSD_STATUS_NUM_COMPLETED_SHIFT            4\n# define V3D_CSD_STATUS_NUM_ACTIVE_MASK                V3D_MASK(3, 2)\n# define V3D_CSD_STATUS_NUM_ACTIVE_SHIFT               2\n# define V3D_CSD_STATUS_HAVE_CURRENT_DISPATCH          BIT(1)\n# define V3D_CSD_STATUS_HAVE_QUEUED_DISPATCH           BIT(0)\n\n#define V3D_CSD_QUEUED_CFG0                            0x00904\n# define V3D_CSD_QUEUED_CFG0_NUM_WGS_X_MASK            V3D_MASK(31, 16)\n# define V3D_CSD_QUEUED_CFG0_NUM_WGS_X_SHIFT           16\n# define V3D_CSD_QUEUED_CFG0_WG_X_OFFSET_MASK          V3D_MASK(15, 0)\n# define V3D_CSD_QUEUED_CFG0_WG_X_OFFSET_SHIFT         0\n\n#define V3D_CSD_QUEUED_CFG1                            0x00908\n# define V3D_CSD_QUEUED_CFG1_NUM_WGS_Y_MASK            V3D_MASK(31, 16)\n# define V3D_CSD_QUEUED_CFG1_NUM_WGS_Y_SHIFT           16\n# define V3D_CSD_QUEUED_CFG1_WG_Y_OFFSET_MASK          V3D_MASK(15, 0)\n# define V3D_CSD_QUEUED_CFG1_WG_Y_OFFSET_SHIFT         0\n\n#define V3D_CSD_QUEUED_CFG2                            0x0090c\n# define V3D_CSD_QUEUED_CFG2_NUM_WGS_Z_MASK            V3D_MASK(31, 16)\n# define V3D_CSD_QUEUED_CFG2_NUM_WGS_Z_SHIFT           16\n# define V3D_CSD_QUEUED_CFG2_WG_Z_OFFSET_MASK          V3D_MASK(15, 0)\n# define V3D_CSD_QUEUED_CFG2_WG_Z_OFFSET_SHIFT         0\n\n#define V3D_CSD_QUEUED_CFG3                            0x00910\n# define V3D_CSD_QUEUED_CFG3_OVERLAP_WITH_PREV         BIT(26)\n# define V3D_CSD_QUEUED_CFG3_MAX_SG_ID_MASK            V3D_MASK(25, 20)\n# define V3D_CSD_QUEUED_CFG3_MAX_SG_ID_SHIFT           20\n# define V3D_CSD_QUEUED_CFG3_BATCHES_PER_SG_M1_MASK    V3D_MASK(19, 12)\n# define V3D_CSD_QUEUED_CFG3_BATCHES_PER_SG_M1_SHIFT   12\n# define V3D_CSD_QUEUED_CFG3_WGS_PER_SG_MASK           V3D_MASK(11, 8)\n# define V3D_CSD_QUEUED_CFG3_WGS_PER_SG_SHIFT          8\n# define V3D_CSD_QUEUED_CFG3_WG_SIZE_MASK              V3D_MASK(7, 0)\n# define V3D_CSD_QUEUED_CFG3_WG_SIZE_SHIFT             0\n\n \n#define V3D_CSD_QUEUED_CFG4                            0x00914\n\n \n#define V3D_CSD_QUEUED_CFG5                            0x00918\n\n \n#define V3D_CSD_QUEUED_CFG6                            0x0091c\n\n#define V3D_CSD_CURRENT_CFG0                          0x00920\n#define V3D_CSD_CURRENT_CFG1                          0x00924\n#define V3D_CSD_CURRENT_CFG2                          0x00928\n#define V3D_CSD_CURRENT_CFG3                          0x0092c\n#define V3D_CSD_CURRENT_CFG4                          0x00930\n#define V3D_CSD_CURRENT_CFG5                          0x00934\n#define V3D_CSD_CURRENT_CFG6                          0x00938\n\n#define V3D_CSD_CURRENT_ID0                            0x0093c\n# define V3D_CSD_CURRENT_ID0_WG_X_MASK                 V3D_MASK(31, 16)\n# define V3D_CSD_CURRENT_ID0_WG_X_SHIFT                16\n# define V3D_CSD_CURRENT_ID0_WG_IN_SG_MASK             V3D_MASK(11, 8)\n# define V3D_CSD_CURRENT_ID0_WG_IN_SG_SHIFT            8\n# define V3D_CSD_CURRENT_ID0_L_IDX_MASK                V3D_MASK(7, 0)\n# define V3D_CSD_CURRENT_ID0_L_IDX_SHIFT               0\n\n#define V3D_CSD_CURRENT_ID1                            0x00940\n# define V3D_CSD_CURRENT_ID0_WG_Z_MASK                 V3D_MASK(31, 16)\n# define V3D_CSD_CURRENT_ID0_WG_Z_SHIFT                16\n# define V3D_CSD_CURRENT_ID0_WG_Y_MASK                 V3D_MASK(15, 0)\n# define V3D_CSD_CURRENT_ID0_WG_Y_SHIFT                0\n\n#define V3D_ERR_FDBGO                                  0x00f04\n#define V3D_ERR_FDBGB                                  0x00f08\n#define V3D_ERR_FDBGR                                  0x00f0c\n\n#define V3D_ERR_FDBGS                                  0x00f10\n# define V3D_ERR_FDBGS_INTERPZ_IP_STALL                BIT(17)\n# define V3D_ERR_FDBGS_DEPTHO_FIFO_IP_STALL            BIT(16)\n# define V3D_ERR_FDBGS_XYNRM_IP_STALL                  BIT(14)\n# define V3D_ERR_FDBGS_EZREQ_FIFO_OP_VALID             BIT(13)\n# define V3D_ERR_FDBGS_QXYF_FIFO_OP_VALID              BIT(12)\n# define V3D_ERR_FDBGS_QXYF_FIFO_OP_LAST               BIT(11)\n# define V3D_ERR_FDBGS_EZTEST_ANYQVALID                BIT(7)\n# define V3D_ERR_FDBGS_EZTEST_PASS                     BIT(6)\n# define V3D_ERR_FDBGS_EZTEST_QREADY                   BIT(5)\n# define V3D_ERR_FDBGS_EZTEST_VLF_OKNOVALID            BIT(4)\n# define V3D_ERR_FDBGS_EZTEST_QSTALL                   BIT(3)\n# define V3D_ERR_FDBGS_EZTEST_IP_VLFSTALL              BIT(2)\n# define V3D_ERR_FDBGS_EZTEST_IP_PRSTALL               BIT(1)\n# define V3D_ERR_FDBGS_EZTEST_IP_QSTALL                BIT(0)\n\n#define V3D_ERR_STAT                                   0x00f20\n# define V3D_ERR_L2CARE                                BIT(15)\n# define V3D_ERR_VCMBE                                 BIT(14)\n# define V3D_ERR_VCMRE                                 BIT(13)\n# define V3D_ERR_VCDI                                  BIT(12)\n# define V3D_ERR_VCDE                                  BIT(11)\n# define V3D_ERR_VDWE                                  BIT(10)\n# define V3D_ERR_VPMEAS                                BIT(9)\n# define V3D_ERR_VPMEFNA                               BIT(8)\n# define V3D_ERR_VPMEWNA                               BIT(7)\n# define V3D_ERR_VPMERNA                               BIT(6)\n# define V3D_ERR_VPMERR                                BIT(5)\n# define V3D_ERR_VPMEWR                                BIT(4)\n# define V3D_ERR_VPAERRGL                              BIT(3)\n# define V3D_ERR_VPAEBRGL                              BIT(2)\n# define V3D_ERR_VPAERGS                               BIT(1)\n# define V3D_ERR_VPAEABB                               BIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}