

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Wed May 25 16:36:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3           |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_52_4                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_62_5                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_6_VITIS_LOOP_72_8_VITIS_LOOP_73_9           |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_75_10                                         |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_76_11                                       |        3|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_88_12                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_93_13_VITIS_LOOP_94_14_VITIS_LOOP_95_15        |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_96_16                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_103_17_VITIS_LOOP_104_18                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_105_19                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_106_20_VITIS_LOOP_107_21_VITIS_LOOP_108_22  |        ?|        ?|        13|          2|          1|      ?|       yes|
        |- VITIS_LOOP_120_23_VITIS_LOOP_121_24_VITIS_LOOP_122_25     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_123_26                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_131_27                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_140_28                                         |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 2, depth = 13
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 176
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-2 : II = 1, D = 3, States = { 48 49 50 }
  Pipeline-3 : II = 1, D = 3, States = { 72 73 74 }
  Pipeline-4 : II = 2, D = 13, States = { 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-5 : II = 1, D = 3, States = { 115 116 117 }
  Pipeline-6 : II = 1, D = 3, States = { 123 124 125 }
  Pipeline-7 : II = 1, D = 3, States = { 157 158 159 }
  Pipeline-8 : II = 2, D = 10, States = { 166 167 168 169 170 171 172 173 174 175 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 41 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 130 131 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 51 49 
49 --> 50 
50 --> 48 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 76 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 75 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 75 73 
73 --> 74 
74 --> 72 
75 --> 58 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 107 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 90 
89 --> 90 
90 --> 91 82 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 106 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 93 
106 --> 90 
107 --> 108 
108 --> 109 123 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 122 
114 --> 115 
115 --> 118 116 
116 --> 117 
117 --> 115 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 107 
123 --> 126 124 
124 --> 125 
125 --> 123 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 162 176 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 130 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 143 
154 --> 155 
155 --> 156 
156 --> 161 157 
157 --> 158 
158 --> 159 
159 --> 160 157 
160 --> 161 
161 --> 153 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 176 166 
166 --> 176 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 166 
176 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 177 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 178 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 179 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 180 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 180 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 181 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 181 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 182 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 182 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 183 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 183 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 184 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 184 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 185 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 185 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 186 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 186 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 187 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 187 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 188 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 188 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 189 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 190 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 191 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 192 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FH_read"   --->   Operation 193 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%empty_47 = trunc i32 %H_read"   --->   Operation 194 'trunc' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:37]   --->   Operation 195 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:38]   --->   Operation 196 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [conv_combined/main.cpp:40]   --->   Operation 197 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_combined/main.cpp:41]   --->   Operation 198 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31"   --->   Operation 199 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_30, i32 0, i32 200, void @empty_32, void @empty_27, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_30, i32 0, i32 200, void @empty_14, void @empty_27, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_33, i32 0, i32 0, void @empty_30, i32 2, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_33, i32 0, i32 0, void @empty_30, i32 2, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_36, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_24, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_33, i32 0, i32 0, void @empty_30, i32 2, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 215 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_33, i32 0, i32 0, void @empty_30, i32 2, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 218 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_29, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_21, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_8, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_3, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_37"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_4, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_5, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_11, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_22, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_6, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_15, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_7, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_38, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_34, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_35, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln43 = sub i13 %empty_47, i13 %empty" [conv_combined/main.cpp:43]   --->   Operation 253 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 254 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%outH = add i13 %sub_ln43, i13 1" [conv_combined/main.cpp:43]   --->   Operation 254 'add' 'outH' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 255 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:44]   --->   Operation 255 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %sub_ln44" [conv_combined/main.cpp:44]   --->   Operation 256 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln44, i32 1" [conv_combined/main.cpp:44]   --->   Operation 257 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:49]   --->   Operation 258 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge437, void %.lr.ph456" [conv_combined/main.cpp:49]   --->   Operation 259 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 260 'zext' 'cast' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %FH_read"   --->   Operation 261 'zext' 'cast2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 262 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 262 'mul' 'bound' <Predicate = (icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 263 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 263 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %F_read"   --->   Operation 264 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%cast3 = zext i31 %empty_48"   --->   Operation 265 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%cast4 = zext i64 %bound"   --->   Operation 266 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [5/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 267 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 268 [4/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 268 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 269 [3/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 269 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 270 [2/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 270 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 271 [1/1] (2.47ns)   --->   "%cmp57438 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 271 'icmp' 'cmp57438' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %FH_read" [conv_combined/main.cpp:49]   --->   Operation 272 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %C_read" [conv_combined/main.cpp:49]   --->   Operation 273 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %FW_read"   --->   Operation 274 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 275 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:51]   --->   Operation 276 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [conv_combined/main.cpp:49]   --->   Operation 277 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i95 0, void %.lr.ph456, i95 %add_ln49_1, void %._crit_edge442" [conv_combined/main.cpp:49]   --->   Operation 278 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph456, i31 %select_ln49_2, void %._crit_edge442" [conv_combined/main.cpp:49]   --->   Operation 279 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (4.40ns)   --->   "%add_ln49_1 = add i95 %indvar_flatten22, i95 1" [conv_combined/main.cpp:49]   --->   Operation 280 'add' 'add_ln49_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [2/2] (6.91ns)   --->   "%empty_50 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 281 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (3.11ns)   --->   "%icmp_ln49_1 = icmp_eq  i95 %indvar_flatten22, i95 %bound5" [conv_combined/main.cpp:49]   --->   Operation 282 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 283 [1/2] (6.91ns)   --->   "%empty_50 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 283 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph456, i64 %select_ln50_4, void %._crit_edge442" [conv_combined/main.cpp:50]   --->   Operation 284 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph456, i32 %select_ln50_3, void %._crit_edge442" [conv_combined/main.cpp:50]   --->   Operation 285 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph456, i32 %add_ln51, void %._crit_edge442" [conv_combined/main.cpp:51]   --->   Operation 286 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %j" [conv_combined/main.cpp:50]   --->   Operation 287 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln50, i31 %empty_50" [conv_combined/main.cpp:50]   --->   Operation 288 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %j" [conv_combined/main.cpp:53]   --->   Operation 289 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %._crit_edge452.loopexit, void %.lr.ph436" [conv_combined/main.cpp:49]   --->   Operation 290 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %i, i31 1" [conv_combined/main.cpp:49]   --->   Operation 291 'add' 'add_ln49' <Predicate = (!icmp_ln49_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (2.77ns)   --->   "%icmp_ln50 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:50]   --->   Operation 292 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.73ns)   --->   "%select_ln49_2 = select i1 %icmp_ln50, i31 %add_ln49, i31 %i" [conv_combined/main.cpp:49]   --->   Operation 293 'select' 'select_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i31 %select_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 294 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:62]   --->   Operation 295 'partselect' 'trunc_ln3' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i31 %trunc_ln3" [conv_combined/main.cpp:62]   --->   Operation 296 'sext' 'sext_ln62' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln62" [conv_combined/main.cpp:62]   --->   Operation 297 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 298 [7/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 298 'readreq' 'empty_55' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 299 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 299 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 300 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 300 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 0, i32 %j" [conv_combined/main.cpp:49]   --->   Operation 301 'select' 'select_ln49' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i31 %p_mid1, i31 %empty_50" [conv_combined/main.cpp:49]   --->   Operation 302 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i3 %trunc_ln49_2" [conv_combined/main.cpp:53]   --->   Operation 303 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln49_2, i2 0" [conv_combined/main.cpp:53]   --->   Operation 304 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i5 %tmp_2" [conv_combined/main.cpp:53]   --->   Operation 305 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (1.78ns)   --->   "%add_ln53 = add i6 %zext_ln53_1, i6 %zext_ln53" [conv_combined/main.cpp:53]   --->   Operation 306 'add' 'add_ln53' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%zext_ln50 = zext i6 %add_ln53" [conv_combined/main.cpp:50]   --->   Operation 307 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln49_3 = select i1 %icmp_ln50, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:49]   --->   Operation 308 'select' 'select_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%select_ln49_4 = select i1 %icmp_ln50, i5 0, i5 %trunc_ln53" [conv_combined/main.cpp:49]   --->   Operation 309 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (2.47ns)   --->   "%icmp_ln51_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:51]   --->   Operation 310 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.99ns)   --->   "%select_ln49_5 = select i1 %icmp_ln50, i1 %icmp_ln51, i1 %icmp_ln51_1" [conv_combined/main.cpp:49]   --->   Operation 311 'select' 'select_ln49_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %select_ln49, i32 1" [conv_combined/main.cpp:50]   --->   Operation 312 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln50_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:50]   --->   Operation 313 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln50_1, i31 %select_ln49_1" [conv_combined/main.cpp:50]   --->   Operation 314 'add' 'tmp_mid1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %select_ln49_5, i31 %tmp_mid1, i31 %select_ln49_3" [conv_combined/main.cpp:50]   --->   Operation 315 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%trunc_ln53_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:53]   --->   Operation 316 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%select_ln50_2 = select i1 %select_ln49_5, i5 %trunc_ln53_1, i5 %select_ln49_4" [conv_combined/main.cpp:50]   --->   Operation 317 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%zext_ln53_2 = zext i5 %select_ln50_2" [conv_combined/main.cpp:53]   --->   Operation 318 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln53_1 = add i7 %zext_ln50, i7 %zext_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 319 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln50_3 = select i1 %select_ln49_5, i32 %add_ln50, i32 %select_ln49" [conv_combined/main.cpp:50]   --->   Operation 320 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 321 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 321 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 322 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 322 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln50 = or i1 %select_ln49_5, i1 %icmp_ln50" [conv_combined/main.cpp:50]   --->   Operation 323 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %or_ln50, i32 0, i32 %k" [conv_combined/main.cpp:50]   --->   Operation 324 'select' 'select_ln50' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %select_ln50" [conv_combined/main.cpp:51]   --->   Operation 325 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln51, i31 %mul_ln50" [conv_combined/main.cpp:51]   --->   Operation 326 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 327 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %tmp11, i31 %empty_49" [conv_combined/main.cpp:51]   --->   Operation 327 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 328 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %tmp11, i31 %empty_49" [conv_combined/main.cpp:51]   --->   Operation 328 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 329 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i7 %add_ln53_1" [conv_combined/main.cpp:53]   --->   Operation 331 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln53_1, i2 0" [conv_combined/main.cpp:53]   --->   Operation 332 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i9 %tmp_1" [conv_combined/main.cpp:53]   --->   Operation 333 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (1.82ns)   --->   "%add_ln53_2 = add i30 %zext_ln53_4, i30 %zext_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 334 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_combined/main.cpp:51]   --->   Operation 335 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_53, i1 0" [conv_combined/main.cpp:51]   --->   Operation 336 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (2.55ns)   --->   "%empty_54 = add i32 %tmp_4, i32 %wt_read" [conv_combined/main.cpp:51]   --->   Operation 337 'add' 'empty_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %cmp57438, void %._crit_edge442, void %.lr.ph441" [conv_combined/main.cpp:52]   --->   Operation 338 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_54, i32 1, i32 31" [conv_combined/main.cpp:52]   --->   Operation 339 'partselect' 'trunc_ln5' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i31 %trunc_ln5" [conv_combined/main.cpp:52]   --->   Operation 340 'sext' 'sext_ln52' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln52" [conv_combined/main.cpp:52]   --->   Operation 341 'getelementptr' 'gmem_addr_2' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i32 %select_ln50" [conv_combined/main.cpp:53]   --->   Operation 342 'trunc' 'trunc_ln53_2' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i7 %trunc_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 343 'zext' 'zext_ln53_5' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (1.73ns)   --->   "%add_ln53_3 = add i30 %add_ln53_2, i30 %zext_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 344 'add' 'add_ln53_3' <Predicate = (cmp57438)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln53_3 = trunc i30 %add_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 345 'trunc' 'trunc_ln53_3' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln53_4 = trunc i30 %add_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 346 'trunc' 'trunc_ln53_4' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln53_4, i2 0" [conv_combined/main.cpp:53]   --->   Operation 347 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (1.73ns)   --->   "%add_ln53_4 = add i10 %p_shl1_cast, i10 %trunc_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 348 'add' 'add_ln53_4' <Predicate = (cmp57438)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 349 [7/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 349 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 350 [6/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 350 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 351 [5/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 351 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 352 [4/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 352 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 353 [3/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 353 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 354 [2/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 354 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 355 [1/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 355 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 356 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [conv_combined/main.cpp:52]   --->   Operation 356 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln52, void %.split52, i31 0, void %.lr.ph441" [conv_combined/main.cpp:52]   --->   Operation 357 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (2.52ns)   --->   "%add_ln52 = add i31 %l, i31 1" [conv_combined/main.cpp:52]   --->   Operation 358 'add' 'add_ln52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:52]   --->   Operation 359 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 361 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 362 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split52, void %._crit_edge442.loopexit" [conv_combined/main.cpp:52]   --->   Operation 363 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln53_5 = trunc i31 %l" [conv_combined/main.cpp:53]   --->   Operation 364 'trunc' 'trunc_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (1.73ns)   --->   "%add_ln53_5 = add i10 %add_ln53_4, i10 %trunc_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 365 'add' 'add_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 366 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:53]   --->   Operation 366 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:52]   --->   Operation 367 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i10 %add_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 368 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln53_6" [conv_combined/main.cpp:53]   --->   Operation 369 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 %gmem_addr_2_read, i10 %wbuf_V_addr" [conv_combined/main.cpp:53]   --->   Operation 370 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 371 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge442"   --->   Operation 372 'br' 'br_ln0' <Predicate = (cmp57438)> <Delay = 0.00>
ST_31 : Operation 373 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %select_ln50, i32 1" [conv_combined/main.cpp:51]   --->   Operation 373 'add' 'add_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 374 [1/1] (3.52ns)   --->   "%add_ln50_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:50]   --->   Operation 374 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 375 [1/1] (1.48ns)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i64 1, i64 %add_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 375 'select' 'select_ln50_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 376 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 7.30>
ST_32 : Operation 377 [6/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 377 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 378 [5/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 378 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 379 [4/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 379 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 380 [3/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 380 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 381 [2/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 381 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 382 [1/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 382 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 383 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [conv_combined/main.cpp:62]   --->   Operation 383 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 38 <SV = 17> <Delay = 2.52>
ST_38 : Operation 384 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %.split50, i31 0, void %.lr.ph436" [conv_combined/main.cpp:62]   --->   Operation 384 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 385 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [conv_combined/main.cpp:62]   --->   Operation 385 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 386 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 387 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %empty_48" [conv_combined/main.cpp:62]   --->   Operation 387 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 388 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split50, void %._crit_edge437.loopexit" [conv_combined/main.cpp:62]   --->   Operation 389 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_1" [conv_combined/main.cpp:63]   --->   Operation 390 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 391 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:63]   --->   Operation 391 'read' 'gmem_addr_read' <Predicate = (!icmp_ln62)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 19> <Delay = 2.32>
ST_40 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_combined/main.cpp:62]   --->   Operation 392 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i3 %trunc_ln63" [conv_combined/main.cpp:63]   --->   Operation 393 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 394 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln63" [conv_combined/main.cpp:63]   --->   Operation 394 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 395 [1/1] (2.32ns)   --->   "%store_ln63 = store i16 %gmem_addr_read, i3 %bbuf_V_addr" [conv_combined/main.cpp:63]   --->   Operation 395 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_40 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 396 'br' 'br_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 7.30>
ST_41 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge437"   --->   Operation 397 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_41 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:68]   --->   Operation 398 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln49, void %._crit_edge352, void %.lr.ph431" [conv_combined/main.cpp:88]   --->   Operation 399 'br' 'br_ln88' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:88]   --->   Operation 400 'partselect' 'trunc_ln8' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i31 %trunc_ln8" [conv_combined/main.cpp:88]   --->   Operation 401 'sext' 'sext_ln88' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 402 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln88" [conv_combined/main.cpp:88]   --->   Operation 402 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 403 [7/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 403 'readreq' 'empty_66' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln49, void %._crit_edge352, void %.lr.ph351" [conv_combined/main.cpp:70]   --->   Operation 404 'br' 'br_ln70' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_41 : Operation 405 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %W_read, i32 1" [conv_combined/main.cpp:70]   --->   Operation 405 'add' 'add_ln70' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 406 [1/1] (2.55ns)   --->   "%sub_ln70 = sub i32 %add_ln70, i32 %FW_read" [conv_combined/main.cpp:70]   --->   Operation 406 'sub' 'sub_ln70' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:70]   --->   Operation 407 'add' 'add_ln70_1' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 408 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln70_1 = sub i32 %add_ln70_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 408 'sub' 'sub_ln70_1' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 409 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %add_ln70, i32 %FW_read" [conv_combined/main.cpp:73]   --->   Operation 409 'icmp' 'icmp_ln73' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 7.30>
ST_42 : Operation 410 [6/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 410 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 20> <Delay = 7.30>
ST_43 : Operation 411 [5/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 411 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 21> <Delay = 7.30>
ST_44 : Operation 412 [4/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 412 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 22> <Delay = 7.30>
ST_45 : Operation 413 [3/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 413 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 23> <Delay = 7.30>
ST_46 : Operation 414 [2/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 414 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 24> <Delay = 7.30>
ST_47 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 415 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 416 [1/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 416 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 417 [1/1] (1.58ns)   --->   "%br_ln88 = br void" [conv_combined/main.cpp:88]   --->   Operation 417 'br' 'br_ln88' <Predicate = true> <Delay = 1.58>

State 48 <SV = 25> <Delay = 2.52>
ST_48 : Operation 418 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln88, void %.split48, i31 0, void %.lr.ph431" [conv_combined/main.cpp:88]   --->   Operation 418 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 419 [1/1] (2.52ns)   --->   "%add_ln88 = add i31 %i_2, i31 1" [conv_combined/main.cpp:88]   --->   Operation 419 'add' 'add_ln88' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 420 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 420 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i31 %i_2, i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 421 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 422 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 422 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split48, void %.lr.ph426" [conv_combined/main.cpp:88]   --->   Operation 423 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %i_2" [conv_combined/main.cpp:89]   --->   Operation 424 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 49 <SV = 26> <Delay = 7.30>
ST_49 : Operation 425 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:89]   --->   Operation 425 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 27> <Delay = 2.32>
ST_50 : Operation 426 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [conv_combined/main.cpp:88]   --->   Operation 426 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_50 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %trunc_ln89" [conv_combined/main.cpp:89]   --->   Operation 427 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_50 : Operation 428 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln89" [conv_combined/main.cpp:89]   --->   Operation 428 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_50 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln89 = store i16 %gmem_addr_1_read, i3 %dbbuf_V_addr" [conv_combined/main.cpp:89]   --->   Operation 429 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_50 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 430 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 51 <SV = 26> <Delay = 6.91>
ST_51 : Operation 431 [1/1] (0.00ns)   --->   "%cast94 = zext i32 %C_read"   --->   Operation 431 'zext' 'cast94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 432 [1/1] (0.00ns)   --->   "%cast95 = zext i32 %FH_read"   --->   Operation 432 'zext' 'cast95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 433 [2/2] (6.91ns)   --->   "%bound96 = mul i64 %cast94, i64 %cast95"   --->   Operation 433 'mul' 'bound96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 6.91>
ST_52 : Operation 434 [1/2] (6.91ns)   --->   "%bound96 = mul i64 %cast94, i64 %cast95"   --->   Operation 434 'mul' 'bound96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 6.97>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%cast105 = zext i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 435 'zext' 'cast105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (0.00ns)   --->   "%cast106 = zext i64 %bound96"   --->   Operation 436 'zext' 'cast106' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 437 [5/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:88]   --->   Operation 437 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 6.97>
ST_54 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %FW_read" [conv_combined/main.cpp:93]   --->   Operation 438 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i32 %FH_read" [conv_combined/main.cpp:93]   --->   Operation 439 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 440 [2/2] (6.91ns)   --->   "%empty_69 = mul i31 %trunc_ln93, i31 %trunc_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 440 'mul' 'empty_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 441 [4/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:88]   --->   Operation 441 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 6.97>
ST_55 : Operation 442 [1/2] (6.91ns)   --->   "%empty_69 = mul i31 %trunc_ln93, i31 %trunc_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 442 'mul' 'empty_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 443 [3/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:88]   --->   Operation 443 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 6.97>
ST_56 : Operation 444 [1/1] (0.00ns)   --->   "%empty_68 = trunc i32 %C_read"   --->   Operation 444 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 445 [2/2] (6.91ns)   --->   "%empty_70 = mul i31 %empty_69, i31 %empty_68" [conv_combined/main.cpp:93]   --->   Operation 445 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 446 [2/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:88]   --->   Operation 446 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 6.97>
ST_57 : Operation 447 [1/1] (2.47ns)   --->   "%cmp147408 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 447 'icmp' 'cmp147408' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 448 [1/2] (6.91ns)   --->   "%empty_70 = mul i31 %empty_69, i31 %empty_68" [conv_combined/main.cpp:93]   --->   Operation 448 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 449 [1/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:88]   --->   Operation 449 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 450 [1/1] (2.47ns)   --->   "%icmp_ln95 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:95]   --->   Operation 450 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 451 [1/1] (1.58ns)   --->   "%br_ln93 = br void" [conv_combined/main.cpp:93]   --->   Operation 451 'br' 'br_ln93' <Predicate = true> <Delay = 1.58>

State 58 <SV = 33> <Delay = 6.91>
ST_58 : Operation 452 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph426, i32 %select_ln94_3, void %._crit_edge412" [conv_combined/main.cpp:94]   --->   Operation 452 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %j_1" [conv_combined/main.cpp:94]   --->   Operation 453 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 454 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln94, i31 %empty_69" [conv_combined/main.cpp:94]   --->   Operation 454 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %j_1" [conv_combined/main.cpp:97]   --->   Operation 455 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>

State 59 <SV = 34> <Delay = 6.91>
ST_59 : Operation 456 [1/1] (0.00ns)   --->   "%indvar_flatten125 = phi i95 0, void %.lr.ph426, i95 %add_ln93_1, void %._crit_edge412" [conv_combined/main.cpp:93]   --->   Operation 456 'phi' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 457 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph426, i31 %select_ln93_1, void %._crit_edge412" [conv_combined/main.cpp:93]   --->   Operation 457 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 458 [1/1] (0.00ns)   --->   "%indvar_flatten102 = phi i64 0, void %.lr.ph426, i64 %select_ln94_4, void %._crit_edge412" [conv_combined/main.cpp:94]   --->   Operation 458 'phi' 'indvar_flatten102' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 459 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph426, i32 %add_ln95, void %._crit_edge412" [conv_combined/main.cpp:95]   --->   Operation 459 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 460 [1/1] (4.40ns)   --->   "%add_ln93_1 = add i95 %indvar_flatten125, i95 1" [conv_combined/main.cpp:93]   --->   Operation 460 'add' 'add_ln93_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 461 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln94, i31 %empty_69" [conv_combined/main.cpp:94]   --->   Operation 461 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 462 [1/1] (3.11ns)   --->   "%icmp_ln93 = icmp_eq  i95 %indvar_flatten125, i95 %bound107" [conv_combined/main.cpp:93]   --->   Operation 462 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %._crit_edge422.loopexit, void %.lr.ph406" [conv_combined/main.cpp:93]   --->   Operation 463 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 464 [1/1] (2.77ns)   --->   "%icmp_ln94 = icmp_eq  i64 %indvar_flatten102, i64 %bound96" [conv_combined/main.cpp:94]   --->   Operation 464 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 465 [1/1] (2.47ns)   --->   "%cmp176393 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:44]   --->   Operation 465 'icmp' 'cmp176393' <Predicate = (icmp_ln93)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 466 [1/1] (0.00ns)   --->   "%cast129 = zext i32 %FW_read"   --->   Operation 466 'zext' 'cast129' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_59 : Operation 467 [2/2] (6.91ns)   --->   "%bound130 = mul i64 %cast95, i64 %cast129"   --->   Operation 467 'mul' 'bound130' <Predicate = (icmp_ln93)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 6.86>
ST_60 : Operation 468 [1/1] (2.52ns)   --->   "%add_ln93 = add i31 %i_3, i31 1" [conv_combined/main.cpp:93]   --->   Operation 468 'add' 'add_ln93' <Predicate = (icmp_ln94)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 469 [1/1] (0.69ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i32 0, i32 %j_1" [conv_combined/main.cpp:93]   --->   Operation 469 'select' 'select_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 470 [1/1] (0.73ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i31 %add_ln93, i31 %i_3" [conv_combined/main.cpp:93]   --->   Operation 470 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i31 %select_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 471 'trunc' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i3 %trunc_ln93_2" [conv_combined/main.cpp:97]   --->   Operation 472 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln93_2, i2 0" [conv_combined/main.cpp:97]   --->   Operation 473 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i5 %tmp_7" [conv_combined/main.cpp:97]   --->   Operation 474 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 475 [1/1] (1.78ns)   --->   "%add_ln97 = add i6 %zext_ln97_1, i6 %zext_ln97" [conv_combined/main.cpp:97]   --->   Operation 475 'add' 'add_ln97' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%zext_ln94 = zext i6 %add_ln97" [conv_combined/main.cpp:94]   --->   Operation 476 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%select_ln93_3 = select i1 %icmp_ln94, i5 0, i5 %trunc_ln97" [conv_combined/main.cpp:93]   --->   Operation 477 'select' 'select_ln93_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 478 [1/1] (2.47ns)   --->   "%icmp_ln95_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:95]   --->   Operation 478 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 479 [1/1] (0.99ns)   --->   "%select_ln93_4 = select i1 %icmp_ln94, i1 %icmp_ln95, i1 %icmp_ln95_1" [conv_combined/main.cpp:93]   --->   Operation 479 'select' 'select_ln93_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 480 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %select_ln93, i32 1" [conv_combined/main.cpp:94]   --->   Operation 480 'add' 'add_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln94)   --->   "%or_ln94 = or i1 %select_ln93_4, i1 %icmp_ln94" [conv_combined/main.cpp:94]   --->   Operation 481 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln94 = select i1 %or_ln94, i32 0, i32 %k_1" [conv_combined/main.cpp:94]   --->   Operation 482 'select' 'select_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i32 %add_ln94" [conv_combined/main.cpp:94]   --->   Operation 483 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%trunc_ln97_1 = trunc i32 %add_ln94" [conv_combined/main.cpp:97]   --->   Operation 484 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%select_ln94_2 = select i1 %select_ln93_4, i5 %trunc_ln97_1, i5 %select_ln93_3" [conv_combined/main.cpp:94]   --->   Operation 485 'select' 'select_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1)   --->   "%zext_ln97_2 = zext i5 %select_ln94_2" [conv_combined/main.cpp:97]   --->   Operation 486 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 487 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln97_1 = add i7 %zext_ln94, i7 %zext_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 487 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 488 [1/1] (0.69ns)   --->   "%select_ln94_3 = select i1 %select_ln93_4, i32 %add_ln94, i32 %select_ln93" [conv_combined/main.cpp:94]   --->   Operation 488 'select' 'select_ln94_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %select_ln94" [conv_combined/main.cpp:95]   --->   Operation 489 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>

State 61 <SV = 36> <Delay = 6.91>
ST_61 : Operation 490 [2/2] (6.91ns)   --->   "%mul_ln93 = mul i31 %select_ln93_1, i31 %empty_70" [conv_combined/main.cpp:93]   --->   Operation 490 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 491 [2/2] (6.91ns)   --->   "%p_mid1100 = mul i31 %trunc_ln94_1, i31 %empty_69" [conv_combined/main.cpp:94]   --->   Operation 491 'mul' 'p_mid1100' <Predicate = (select_ln93_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 492 [2/2] (6.91ns)   --->   "%empty_74 = mul i31 %trunc_ln95, i31 %trunc_ln93" [conv_combined/main.cpp:95]   --->   Operation 492 'mul' 'empty_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 6.91>
ST_62 : Operation 493 [1/2] (6.91ns)   --->   "%mul_ln93 = mul i31 %select_ln93_1, i31 %empty_70" [conv_combined/main.cpp:93]   --->   Operation 493 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 494 [1/2] (6.91ns)   --->   "%p_mid1100 = mul i31 %trunc_ln94_1, i31 %empty_69" [conv_combined/main.cpp:94]   --->   Operation 494 'mul' 'p_mid1100' <Predicate = (select_ln93_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 495 [1/2] (6.91ns)   --->   "%empty_74 = mul i31 %trunc_ln95, i31 %trunc_ln93" [conv_combined/main.cpp:95]   --->   Operation 495 'mul' 'empty_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 5.07>
ST_63 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%select_ln93_2 = select i1 %icmp_ln94, i31 0, i31 %empty_71" [conv_combined/main.cpp:93]   --->   Operation 496 'select' 'select_ln93_2' <Predicate = (!select_ln93_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 497 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln94_1 = select i1 %select_ln93_4, i31 %p_mid1100, i31 %select_ln93_2" [conv_combined/main.cpp:94]   --->   Operation 497 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i31 %mul_ln93, i31 %empty_74" [conv_combined/main.cpp:93]   --->   Operation 498 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_63 : Operation 499 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_75 = add i31 %tmp2, i31 %select_ln94_1" [conv_combined/main.cpp:93]   --->   Operation 499 'add' 'empty_75' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 64 <SV = 39> <Delay = 5.28>
ST_64 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_13_VITIS_LOOP_94_14_VITIS_LOOP_95_15_str"   --->   Operation 500 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 501 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_14_VITIS_LOOP_95_15_str"   --->   Operation 501 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i7 %add_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 502 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln97_1, i2 0" [conv_combined/main.cpp:97]   --->   Operation 503 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i9 %tmp_3" [conv_combined/main.cpp:97]   --->   Operation 504 'zext' 'zext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 505 [1/1] (1.82ns)   --->   "%add_ln97_2 = add i30 %zext_ln97_4, i30 %zext_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 505 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_combined/main.cpp:95]   --->   Operation 506 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_75, i1 0" [conv_combined/main.cpp:93]   --->   Operation 507 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 508 [1/1] (2.55ns)   --->   "%empty_76 = add i32 %tmp_9, i32 %dwt_read" [conv_combined/main.cpp:93]   --->   Operation 508 'add' 'empty_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %cmp147408, void %._crit_edge412, void %.lr.ph411" [conv_combined/main.cpp:96]   --->   Operation 509 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_76, i32 1, i32 31" [conv_combined/main.cpp:96]   --->   Operation 510 'partselect' 'trunc_ln' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i31 %trunc_ln" [conv_combined/main.cpp:96]   --->   Operation 511 'sext' 'sext_ln96' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 512 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln96" [conv_combined/main.cpp:96]   --->   Operation 512 'getelementptr' 'gmem_addr_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i32 %select_ln94" [conv_combined/main.cpp:97]   --->   Operation 513 'trunc' 'trunc_ln97_2' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln97_5 = zext i7 %trunc_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 514 'zext' 'zext_ln97_5' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 515 [1/1] (1.73ns)   --->   "%add_ln97_3 = add i30 %add_ln97_2, i30 %zext_ln97_5" [conv_combined/main.cpp:97]   --->   Operation 515 'add' 'add_ln97_3' <Predicate = (cmp147408)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i30 %add_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 516 'trunc' 'trunc_ln97_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i30 %add_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 517 'trunc' 'trunc_ln97_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 518 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln97_4, i2 0" [conv_combined/main.cpp:97]   --->   Operation 518 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp147408)> <Delay = 0.00>
ST_64 : Operation 519 [1/1] (1.73ns)   --->   "%add_ln97_4 = add i10 %p_shl3_cast, i10 %trunc_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 519 'add' 'add_ln97_4' <Predicate = (cmp147408)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 7.30>
ST_65 : Operation 520 [7/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 520 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 41> <Delay = 7.30>
ST_66 : Operation 521 [6/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 521 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 42> <Delay = 7.30>
ST_67 : Operation 522 [5/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 522 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 43> <Delay = 7.30>
ST_68 : Operation 523 [4/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 523 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 44> <Delay = 7.30>
ST_69 : Operation 524 [3/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 524 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 45> <Delay = 7.30>
ST_70 : Operation 525 [2/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 525 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 46> <Delay = 7.30>
ST_71 : Operation 526 [1/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 526 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 527 [1/1] (1.58ns)   --->   "%br_ln96 = br void" [conv_combined/main.cpp:96]   --->   Operation 527 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 72 <SV = 47> <Delay = 2.52>
ST_72 : Operation 528 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln96, void %.split40, i31 0, void %.lr.ph411" [conv_combined/main.cpp:96]   --->   Operation 528 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 529 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %l_1, i31 1" [conv_combined/main.cpp:96]   --->   Operation 529 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 530 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:96]   --->   Operation 530 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 531 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 531 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 532 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 532 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 533 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 533 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split40, void %._crit_edge412.loopexit" [conv_combined/main.cpp:96]   --->   Operation 534 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln97_5 = trunc i31 %l_1" [conv_combined/main.cpp:97]   --->   Operation 535 'trunc' 'trunc_ln97_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_72 : Operation 536 [1/1] (1.73ns)   --->   "%add_ln97_5 = add i10 %add_ln97_4, i10 %trunc_ln97_5" [conv_combined/main.cpp:97]   --->   Operation 536 'add' 'add_ln97_5' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 7.30>
ST_73 : Operation 537 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:97]   --->   Operation 537 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 49> <Delay = 3.25>
ST_74 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:96]   --->   Operation 538 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_74 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln97_6 = zext i10 %add_ln97_5" [conv_combined/main.cpp:97]   --->   Operation 539 'zext' 'zext_ln97_6' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_74 : Operation 540 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln97_6" [conv_combined/main.cpp:97]   --->   Operation 540 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_74 : Operation 541 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 %gmem_addr_3_read, i10 %dwbuf_V_addr" [conv_combined/main.cpp:97]   --->   Operation 541 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_74 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 542 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 75 <SV = 48> <Delay = 5.00>
ST_75 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge412"   --->   Operation 543 'br' 'br_ln0' <Predicate = (cmp147408)> <Delay = 0.00>
ST_75 : Operation 544 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %select_ln94, i32 1" [conv_combined/main.cpp:95]   --->   Operation 544 'add' 'add_ln95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 545 [1/1] (3.52ns)   --->   "%add_ln94_1 = add i64 %indvar_flatten102, i64 1" [conv_combined/main.cpp:94]   --->   Operation 545 'add' 'add_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 546 [1/1] (1.48ns)   --->   "%select_ln94_4 = select i1 %icmp_ln94, i64 1, i64 %add_ln94_1" [conv_combined/main.cpp:94]   --->   Operation 546 'select' 'select_ln94_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 547 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 76 <SV = 35> <Delay = 6.91>
ST_76 : Operation 548 [1/2] (6.91ns)   --->   "%bound130 = mul i64 %cast95, i64 %cast129"   --->   Operation 548 'mul' 'bound130' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 36> <Delay = 6.97>
ST_77 : Operation 549 [1/1] (0.00ns)   --->   "%cast141 = zext i32 %C_read"   --->   Operation 549 'zext' 'cast141' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 550 [1/1] (0.00ns)   --->   "%cast142 = zext i64 %bound130"   --->   Operation 550 'zext' 'cast142' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 551 [5/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 551 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 37> <Delay = 6.97>
ST_78 : Operation 552 [4/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 552 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 38> <Delay = 6.97>
ST_79 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:103]   --->   Operation 553 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 554 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln103_1 = sub i32 %add_ln103_1, i32 %FH_read" [conv_combined/main.cpp:103]   --->   Operation 554 'sub' 'sub_ln103_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 555 [3/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 555 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 39> <Delay = 6.97>
ST_80 : Operation 556 [2/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 556 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 557 [1/1] (0.00ns)   --->   "%cast172 = zext i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 557 'zext' 'cast172' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 558 [1/1] (0.00ns)   --->   "%cast173 = zext i32 %sub_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 558 'zext' 'cast173' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 559 [2/2] (6.91ns)   --->   "%bound174 = mul i63 %cast172, i63 %cast173" [conv_combined/main.cpp:88]   --->   Operation 559 'mul' 'bound174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 40> <Delay = 6.97>
ST_81 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %W_read" [conv_combined/main.cpp:103]   --->   Operation 560 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i32 %W_read, i32 1" [conv_combined/main.cpp:103]   --->   Operation 561 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 562 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln103 = sub i32 %add_ln103, i32 %FW_read" [conv_combined/main.cpp:103]   --->   Operation 562 'sub' 'sub_ln103' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 563 [1/1] (1.67ns)   --->   "%add_ln103_3 = add i13 %trunc_ln44, i13 1" [conv_combined/main.cpp:103]   --->   Operation 563 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 564 [1/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 564 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 565 [1/2] (6.91ns)   --->   "%bound174 = mul i63 %cast172, i63 %cast173" [conv_combined/main.cpp:88]   --->   Operation 565 'mul' 'bound174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 566 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:108]   --->   Operation 566 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 567 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [conv_combined/main.cpp:103]   --->   Operation 567 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>

State 82 <SV = 41> <Delay = 4.30>
ST_82 : Operation 568 [1/1] (0.00ns)   --->   "%indvar_flatten180 = phi i63 0, void %.lr.ph406, i63 %add_ln103_4, void %._crit_edge397" [conv_combined/main.cpp:103]   --->   Operation 568 'phi' 'indvar_flatten180' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 569 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph406, i31 %select_ln103_1, void %._crit_edge397" [conv_combined/main.cpp:103]   --->   Operation 569 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 570 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph406, i32 %add_ln104, void %._crit_edge397" [conv_combined/main.cpp:104]   --->   Operation 570 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 571 [1/1] (3.49ns)   --->   "%add_ln103_4 = add i63 %indvar_flatten180, i63 1" [conv_combined/main.cpp:103]   --->   Operation 571 'add' 'add_ln103_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 572 [1/1] (2.78ns)   --->   "%icmp_ln103 = icmp_eq  i63 %indvar_flatten180, i63 %bound174" [conv_combined/main.cpp:103]   --->   Operation 572 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge402.loopexit, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:103]   --->   Operation 573 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 574 [1/1] (2.52ns)   --->   "%add_ln103_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:103]   --->   Operation 574 'add' 'add_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 575 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %h_1, i32 %sub_ln103_1" [conv_combined/main.cpp:104]   --->   Operation 575 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 576 [1/1] (0.73ns)   --->   "%select_ln103_1 = select i1 %icmp_ln104, i31 %add_ln103_2, i31 %f_1" [conv_combined/main.cpp:103]   --->   Operation 576 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i31 %select_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 577 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_82 : Operation 578 [3/3] (1.05ns) (grouped into DSP with root node empty_81)   --->   "%mul_ln103 = mul i13 %trunc_ln103_1, i13 %outH" [conv_combined/main.cpp:103]   --->   Operation 578 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i31 %select_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 579 'trunc' 'trunc_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_82 : Operation 580 [1/1] (1.58ns)   --->   "%br_ln120 = br void %.lr.ph376.preheader" [conv_combined/main.cpp:120]   --->   Operation 580 'br' 'br_ln120' <Predicate = (icmp_ln103)> <Delay = 1.58>

State 83 <SV = 42> <Delay = 1.05>
ST_83 : Operation 581 [2/3] (1.05ns) (grouped into DSP with root node empty_81)   --->   "%mul_ln103 = mul i13 %trunc_ln103_1, i13 %outH" [conv_combined/main.cpp:103]   --->   Operation 581 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 43> <Delay = 2.79>
ST_84 : Operation 582 [1/1] (0.69ns)   --->   "%select_ln103 = select i1 %icmp_ln104, i32 0, i32 %h_1" [conv_combined/main.cpp:103]   --->   Operation 582 'select' 'select_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node empty_81)   --->   "%mul_ln103 = mul i13 %trunc_ln103_1, i13 %outH" [conv_combined/main.cpp:103]   --->   Operation 583 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %select_ln103" [conv_combined/main.cpp:104]   --->   Operation 584 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 585 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_81 = add i13 %trunc_ln104, i13 %mul_ln103" [conv_combined/main.cpp:104]   --->   Operation 585 'add' 'empty_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 44> <Delay = 4.25>
ST_85 : Operation 586 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_81 = add i13 %trunc_ln104, i13 %mul_ln103" [conv_combined/main.cpp:104]   --->   Operation 586 'add' 'empty_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 587 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_82 = mul i13 %empty_81, i13 %add_ln103_3" [conv_combined/main.cpp:104]   --->   Operation 587 'mul' 'empty_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 45> <Delay = 2.15>
ST_86 : Operation 588 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_82 = mul i13 %empty_81, i13 %add_ln103_3" [conv_combined/main.cpp:104]   --->   Operation 588 'mul' 'empty_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 46> <Delay = 2.15>
ST_87 : Operation 589 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_82 = mul i13 %empty_81, i13 %add_ln103_3" [conv_combined/main.cpp:104]   --->   Operation 589 'mul' 'empty_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 47> <Delay = 2.32>
ST_88 : Operation 590 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_17_VITIS_LOOP_104_18_str"   --->   Operation 590 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i3 %trunc_ln103_2" [conv_combined/main.cpp:103]   --->   Operation 591 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln103_2"   --->   Operation 592 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln103_2, i2 0"   --->   Operation 593 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_s"   --->   Operation 594 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 595 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i6 %zext_ln1118_2, i6 %zext_ln1118_1"   --->   Operation 595 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %add_ln1118_1" [conv_combined/main.cpp:104]   --->   Operation 596 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_combined/main.cpp:104]   --->   Operation 597 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 598 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_82 = mul i13 %empty_81, i13 %add_ln103_3" [conv_combined/main.cpp:104]   --->   Operation 598 'mul' 'empty_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cmp176393, void %._crit_edge397, void %.lr.ph396" [conv_combined/main.cpp:105]   --->   Operation 599 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 600 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln103" [conv_combined/main.cpp:103]   --->   Operation 600 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (cmp176393)> <Delay = 0.00>
ST_88 : Operation 601 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 601 'load' 'dbbuf_V_load' <Predicate = (cmp176393)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 89 <SV = 48> <Delay = 2.32>
ST_89 : Operation 602 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 602 'load' 'dbbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_89 : Operation 603 [1/1] (1.58ns)   --->   "%br_ln105 = br void" [conv_combined/main.cpp:105]   --->   Operation 603 'br' 'br_ln105' <Predicate = true> <Delay = 1.58>

State 90 <SV = 49> <Delay = 4.79>
ST_90 : Operation 604 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln105, void %._crit_edge392.loopexit, i32 0, void %.lr.ph396" [conv_combined/main.cpp:105]   --->   Operation 604 'phi' 'w_1' <Predicate = (cmp176393)> <Delay = 0.00>
ST_90 : Operation 605 [1/1] (0.00ns)   --->   "%empty_77 = phi i16 %add_ln703_1, void %._crit_edge392.loopexit, i16 %dbbuf_V_load, void %.lr.ph396"   --->   Operation 605 'phi' 'empty_77' <Predicate = (cmp176393)> <Delay = 0.00>
ST_90 : Operation 606 [1/1] (2.55ns)   --->   "%add_ln105 = add i32 %w_1, i32 1" [conv_combined/main.cpp:105]   --->   Operation 606 'add' 'add_ln105' <Predicate = (cmp176393)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 607 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_eq  i32 %w_1, i32 %sub_ln103" [conv_combined/main.cpp:105]   --->   Operation 607 'icmp' 'icmp_ln105' <Predicate = (cmp176393)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split34, void %._crit_edge397.loopexit" [conv_combined/main.cpp:105]   --->   Operation 608 'br' 'br_ln105' <Predicate = (cmp176393)> <Delay = 0.00>
ST_90 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %w_1" [conv_combined/main.cpp:105]   --->   Operation 609 'trunc' 'trunc_ln105' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_90 : Operation 610 [1/1] (1.67ns)   --->   "%empty_78 = add i13 %trunc_ln105, i13 %empty_82" [conv_combined/main.cpp:105]   --->   Operation 610 'add' 'empty_78' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 611 [1/1] (0.00ns)   --->   "%p_cast29 = zext i13 %empty_78" [conv_combined/main.cpp:105]   --->   Operation 611 'zext' 'p_cast29' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_90 : Operation 612 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %p_cast29" [conv_combined/main.cpp:105]   --->   Operation 612 'getelementptr' 'dy_addr' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_90 : Operation 613 [3/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 613 'load' 'r_V' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_90 : Operation 614 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 614 'store' 'store_ln0' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.58>
ST_90 : Operation 615 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_77, i3 %dbbuf_V_addr_1"   --->   Operation 615 'store' 'store_ln703' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_90 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge397" [conv_combined/main.cpp:104]   --->   Operation 616 'br' 'br_ln104' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.00>
ST_90 : Operation 617 [1/1] (2.55ns)   --->   "%add_ln104 = add i32 %select_ln103, i32 1" [conv_combined/main.cpp:104]   --->   Operation 617 'add' 'add_ln104' <Predicate = (icmp_ln105) | (!cmp176393)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 618 'br' 'br_ln0' <Predicate = (icmp_ln105) | (!cmp176393)> <Delay = 0.00>

State 91 <SV = 50> <Delay = 1.68>
ST_91 : Operation 619 [2/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 619 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 92 <SV = 51> <Delay = 1.68>
ST_92 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_combined/main.cpp:105]   --->   Operation 620 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 621 [1/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 621 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_92 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 622 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 623 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 623 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_92 : Operation 624 [1/1] (1.58ns)   --->   "%br_ln106 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67" [conv_combined/main.cpp:106]   --->   Operation 624 'br' 'br_ln106' <Predicate = true> <Delay = 1.58>

State 93 <SV = 52> <Delay = 4.70>
ST_93 : Operation 625 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i96 0, void %.split34, i96 %add_ln106_1, void %._crit_edge387.loopexit" [conv_combined/main.cpp:106]   --->   Operation 625 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 626 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split34, i32 %select_ln106_2, void %._crit_edge387.loopexit" [conv_combined/main.cpp:106]   --->   Operation 626 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %c_1" [conv_combined/main.cpp:106]   --->   Operation 627 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 628 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_79 = mul i13 %trunc_ln106, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 628 'mul' 'empty_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 629 [1/1] (3.12ns)   --->   "%icmp_ln106 = icmp_eq  i96 %indvar_flatten167, i96 %bound143" [conv_combined/main.cpp:106]   --->   Operation 629 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %._crit_edge387.loopexit, void %._crit_edge392.loopexit" [conv_combined/main.cpp:106]   --->   Operation 630 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 631 [1/1] (2.55ns)   --->   "%add_ln106 = add i32 %c_1, i32 1" [conv_combined/main.cpp:106]   --->   Operation 631 'add' 'add_ln106' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i32 %add_ln106" [conv_combined/main.cpp:106]   --->   Operation 632 'trunc' 'trunc_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_93 : Operation 633 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln106_1, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 633 'mul' 'p_mid1149' <Predicate = (!icmp_ln106)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 53> <Delay = 4.43>
ST_94 : Operation 634 [1/1] (0.00ns)   --->   "%indvar_flatten138 = phi i64 0, void %.split34, i64 %select_ln107_4, void %._crit_edge387.loopexit" [conv_combined/main.cpp:107]   --->   Operation 634 'phi' 'indvar_flatten138' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 635 [1/1] (4.43ns)   --->   "%add_ln106_1 = add i96 %indvar_flatten167, i96 1" [conv_combined/main.cpp:106]   --->   Operation 635 'add' 'add_ln106_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 636 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_79 = mul i13 %trunc_ln106, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 636 'mul' 'empty_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 637 [1/1] (2.77ns)   --->   "%icmp_ln107 = icmp_eq  i64 %indvar_flatten138, i64 %bound130" [conv_combined/main.cpp:107]   --->   Operation 637 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 638 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln106_1, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 638 'mul' 'p_mid1149' <Predicate = (!icmp_ln106)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 639 [1/1] (0.69ns)   --->   "%select_ln106_2 = select i1 %icmp_ln107, i32 %add_ln106, i32 %c_1" [conv_combined/main.cpp:106]   --->   Operation 639 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i32 %select_ln106_2" [conv_combined/main.cpp:106]   --->   Operation 640 'trunc' 'trunc_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_94 : Operation 641 [1/1] (3.52ns)   --->   "%add_ln107_2 = add i64 %indvar_flatten138, i64 1" [conv_combined/main.cpp:107]   --->   Operation 641 'add' 'add_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 54> <Delay = 2.15>
ST_95 : Operation 642 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_79 = mul i13 %trunc_ln106, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 642 'mul' 'empty_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 643 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln106_1, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 643 'mul' 'p_mid1149' <Predicate = (!icmp_ln106)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 644 [1/1] (1.48ns)   --->   "%select_ln107_4 = select i1 %icmp_ln107, i64 1, i64 %add_ln107_2" [conv_combined/main.cpp:107]   --->   Operation 644 'select' 'select_ln107_4' <Predicate = (!icmp_ln106)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 55> <Delay = 7.06>
ST_96 : Operation 645 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split34, i32 %select_ln107_3, void %._crit_edge387.loopexit" [conv_combined/main.cpp:107]   --->   Operation 645 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 646 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split34, i32 %add_ln108, void %._crit_edge387.loopexit" [conv_combined/main.cpp:108]   --->   Operation 646 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 647 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_79 = mul i13 %trunc_ln106, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 647 'mul' 'empty_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %fh_1" [conv_combined/main.cpp:107]   --->   Operation 648 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_96 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i13 %trunc_ln104, i13 %trunc_ln107" [conv_combined/main.cpp:104]   --->   Operation 649 'add' 'tmp3' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 650 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%empty_80 = add i13 %tmp3, i13 %empty_79" [conv_combined/main.cpp:104]   --->   Operation 650 'add' 'empty_80' <Predicate = (!icmp_ln107)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 651 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_96 : Operation 652 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 652 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 653 [1/1] (0.69ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i32 0, i32 %fh_1" [conv_combined/main.cpp:106]   --->   Operation 653 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 654 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln106_1, i13 %empty_47" [conv_combined/main.cpp:106]   --->   Operation 654 'mul' 'p_mid1149' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 655 [1/1] (0.69ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i13 %p_mid1149, i13 %empty_79" [conv_combined/main.cpp:106]   --->   Operation 655 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 656 [1/1] (1.67ns)   --->   "%p_mid1155 = add i13 %trunc_ln104, i13 %p_mid1149" [conv_combined/main.cpp:104]   --->   Operation 656 'add' 'p_mid1155' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%select_ln106_3 = select i1 %icmp_ln107, i7 0, i7 %trunc_ln727" [conv_combined/main.cpp:106]   --->   Operation 657 'select' 'select_ln106_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 658 [1/1] (2.47ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:108]   --->   Operation 658 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln106 & !icmp_ln107)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 659 [1/1] (0.99ns)   --->   "%select_ln106_5 = select i1 %icmp_ln107, i1 %icmp_ln108, i1 %icmp_ln108_1" [conv_combined/main.cpp:106]   --->   Operation 659 'select' 'select_ln106_5' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 660 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %select_ln106, i32 1" [conv_combined/main.cpp:107]   --->   Operation 660 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %add_ln107" [conv_combined/main.cpp:107]   --->   Operation 661 'trunc' 'trunc_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_96 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_mid1 = add i13 %trunc_ln104, i13 %trunc_ln107_1" [conv_combined/main.cpp:104]   --->   Operation 662 'add' 'tmp3_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 663 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%p_mid1134 = add i13 %tmp3_mid1, i13 %select_ln106_1" [conv_combined/main.cpp:104]   --->   Operation 663 'add' 'p_mid1134' <Predicate = (!icmp_ln106)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%trunc_ln727_1 = trunc i32 %add_ln107"   --->   Operation 664 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_96 : Operation 665 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %select_ln106_5, i7 %trunc_ln727_1, i7 %select_ln106_3" [conv_combined/main.cpp:107]   --->   Operation 665 'select' 'select_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 56> <Delay = 5.55>
ST_97 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i5 %trunc_ln106_2"   --->   Operation 666 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 667 [1/1] (1.82ns)   --->   "%add_ln1118_2 = add i7 %zext_ln104, i7 %zext_ln1118_3"   --->   Operation 667 'add' 'add_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %add_ln1118_2"   --->   Operation 668 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln1118_2, i2 0"   --->   Operation 669 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %tmp_10"   --->   Operation 670 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_3 = add i30 %zext_ln1118_5, i30 %zext_ln1118_4"   --->   Operation 671 'add' 'add_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_97 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln106_4 = select i1 %icmp_ln107, i13 %p_mid1155, i13 %empty_80" [conv_combined/main.cpp:106]   --->   Operation 672 'select' 'select_ln106_4' <Predicate = (!icmp_ln106 & !select_ln106_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %select_ln106_5, i1 %icmp_ln107" [conv_combined/main.cpp:107]   --->   Operation 673 'or' 'or_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 674 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i32 0, i32 %fw_1" [conv_combined/main.cpp:107]   --->   Operation 674 'select' 'select_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %select_ln107_1"   --->   Operation 675 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 676 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_4 = add i30 %add_ln1118_3, i30 %zext_ln1118_6"   --->   Operation 676 'add' 'add_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_97 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_4"   --->   Operation 677 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_4"   --->   Operation 678 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 679 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %select_ln106_5, i13 %p_mid1134, i13 %select_ln106_4" [conv_combined/main.cpp:107]   --->   Operation 679 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 680 [3/3] (1.05ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i13 %select_ln107_2, i13 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 680 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 681 [1/1] (0.69ns)   --->   "%select_ln107_3 = select i1 %select_ln106_5, i32 %add_ln107, i32 %select_ln106" [conv_combined/main.cpp:107]   --->   Operation 681 'select' 'select_ln107_3' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %select_ln107" [conv_combined/main.cpp:109]   --->   Operation 682 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i32 %select_ln107"   --->   Operation 683 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 684 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %select_ln107, i32 1" [conv_combined/main.cpp:108]   --->   Operation 684 'add' 'add_ln108' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 57> <Delay = 3.72>
ST_98 : Operation 685 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1118_1, i2 0"   --->   Operation 685 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_98 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_5 = add i10 %p_shl7_cast, i10 %trunc_ln1118"   --->   Operation 686 'add' 'add_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_98 : Operation 687 [2/3] (1.05ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i13 %select_ln107_2, i13 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 687 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 688 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_6 = add i10 %add_ln1118_5, i10 %trunc_ln1118_2"   --->   Operation 688 'add' 'add_ln1118_6' <Predicate = (!icmp_ln106)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 99 <SV = 58> <Delay = 3.25>
ST_99 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i13 %select_ln107_2, i13 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 689 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 690 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln107_1 = add i13 %mul_ln107, i13 %trunc_ln105" [conv_combined/main.cpp:107]   --->   Operation 690 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %add_ln1118_6"   --->   Operation 691 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_99 : Operation 692 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_7"   --->   Operation 692 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_99 : Operation 693 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_7"   --->   Operation 693 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_99 : Operation 694 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 694 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 100 <SV = 59> <Delay = 6.25>
ST_100 : Operation 695 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln107_1 = add i13 %mul_ln107, i13 %trunc_ln105" [conv_combined/main.cpp:107]   --->   Operation 695 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 696 [1/1] (1.67ns)   --->   "%add_ln1118 = add i13 %add_ln107_1, i13 %trunc_ln109"   --->   Operation 696 'add' 'add_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %add_ln1118"   --->   Operation 697 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_100 : Operation 698 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 698 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_100 : Operation 699 [3/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 699 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_100 : Operation 700 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 700 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_100 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 701 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_100 : Operation 702 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 702 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_100 : Operation 703 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 703 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_100 : Operation 704 [3/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_1"   --->   Operation 704 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_100 : Operation 705 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 705 'icmp' 'addr_cmp' <Predicate = (!icmp_ln106)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 706 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 706 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 707 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 707 'store' 'store_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 101 <SV = 60> <Delay = 1.68>
ST_101 : Operation 708 [2/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 708 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_101 : Operation 709 [2/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_1"   --->   Operation 709 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_101 : Operation 710 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 710 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 61> <Delay = 4.58>
ST_102 : Operation 711 [1/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 711 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_102 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %x_load_2"   --->   Operation 712 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_102 : Operation 713 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 713 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 714 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 714 'load' 'reuse_reg_load' <Predicate = (!icmp_ln106 & addr_cmp)> <Delay = 0.00>
ST_102 : Operation 715 [1/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_1"   --->   Operation 715 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_102 : Operation 716 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load_1"   --->   Operation 716 'select' 'lhs_2' <Predicate = (!icmp_ln106)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 717 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 717 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_102 : Operation 718 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 718 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 719 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 719 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 62> <Delay = 5.35>
ST_103 : Operation 720 [2/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 720 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_103 : Operation 721 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 721 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 722 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 722 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 723 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_103 : Operation 724 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i13 %dx_addr_1"   --->   Operation 724 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_103 : Operation 725 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 725 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 104 <SV = 63> <Delay = 5.35>
ST_104 : Operation 726 [1/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 726 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_104 : Operation 727 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 727 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_104 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 728 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 729 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 729 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 64> <Delay = 5.35>
ST_105 : Operation 730 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_20_VITIS_LOOP_107_21_VITIS_LOOP_108_22_str"   --->   Operation 730 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 731 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 731 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 732 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_21_VITIS_LOOP_108_22_str"   --->   Operation 732 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 733 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 733 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 734 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:108]   --->   Operation 734 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 735 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 735 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 736 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_105 : Operation 737 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln2, i10 %dwbuf_V_addr_2"   --->   Operation 737 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_105 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67"   --->   Operation 738 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 106 <SV = 56> <Delay = 2.07>
ST_106 : Operation 739 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %r_V, i16 %empty_77"   --->   Operation 739 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 740 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 107 <SV = 42> <Delay = 6.91>
ST_107 : Operation 741 [1/1] (0.00ns)   --->   "%indvar_flatten214 = phi i95 %add_ln120_1, void %._crit_edge362, i95 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:120]   --->   Operation 741 'phi' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 742 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln121_3, void %._crit_edge362, i32 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:121]   --->   Operation 742 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 743 [1/1] (4.40ns)   --->   "%add_ln120_1 = add i95 %indvar_flatten214, i95 1" [conv_combined/main.cpp:120]   --->   Operation 743 'add' 'add_ln120_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %j_2" [conv_combined/main.cpp:121]   --->   Operation 744 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 745 [2/2] (6.91ns)   --->   "%empty_83 = mul i31 %trunc_ln121, i31 %empty_69" [conv_combined/main.cpp:121]   --->   Operation 745 'mul' 'empty_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %j_2" [conv_combined/main.cpp:124]   --->   Operation 746 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 747 [1/1] (3.11ns)   --->   "%icmp_ln120 = icmp_eq  i95 %indvar_flatten214, i95 %bound107" [conv_combined/main.cpp:120]   --->   Operation 747 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 43> <Delay = 7.30>
ST_108 : Operation 748 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %select_ln120_1, void %._crit_edge362, i31 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:120]   --->   Operation 748 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 749 [1/1] (0.00ns)   --->   "%indvar_flatten191 = phi i64 %select_ln121_4, void %._crit_edge362, i64 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:121]   --->   Operation 749 'phi' 'indvar_flatten191' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 750 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln122, void %._crit_edge362, i32 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:122]   --->   Operation 750 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 751 [1/2] (6.91ns)   --->   "%empty_83 = mul i31 %trunc_ln121, i31 %empty_69" [conv_combined/main.cpp:121]   --->   Operation 751 'mul' 'empty_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %._crit_edge372.loopexit, void %.lr.ph356" [conv_combined/main.cpp:120]   --->   Operation 752 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 753 [1/1] (2.52ns)   --->   "%add_ln120 = add i31 %i_4, i31 1" [conv_combined/main.cpp:120]   --->   Operation 753 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 754 [1/1] (2.77ns)   --->   "%icmp_ln121 = icmp_eq  i64 %indvar_flatten191, i64 %bound96" [conv_combined/main.cpp:121]   --->   Operation 754 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 755 [1/1] (0.73ns)   --->   "%select_ln120_1 = select i1 %icmp_ln121, i31 %add_ln120, i31 %i_4" [conv_combined/main.cpp:120]   --->   Operation 755 'select' 'select_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i31 %select_ln120_1" [conv_combined/main.cpp:120]   --->   Operation 756 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_108 : Operation 757 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:122]   --->   Operation 757 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln120)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 758 [1/1] (0.99ns)   --->   "%select_ln120_4 = select i1 %icmp_ln121, i1 %icmp_ln95, i1 %icmp_ln122" [conv_combined/main.cpp:120]   --->   Operation 758 'select' 'select_ln120_4' <Predicate = (!icmp_ln120)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %select_ln120_4, i1 %icmp_ln121" [conv_combined/main.cpp:121]   --->   Operation 759 'or' 'or_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 760 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i32 0, i32 %k_2" [conv_combined/main.cpp:121]   --->   Operation 760 'select' 'select_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %select_ln121" [conv_combined/main.cpp:122]   --->   Operation 761 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_108 : Operation 762 [1/1] (7.30ns)   --->   "%empty_90 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:131]   --->   Operation 762 'writereq' 'empty_90' <Predicate = (icmp_ln120)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 763 [1/1] (1.58ns)   --->   "%br_ln131 = br void" [conv_combined/main.cpp:131]   --->   Operation 763 'br' 'br_ln131' <Predicate = (icmp_ln120)> <Delay = 1.58>

State 109 <SV = 44> <Delay = 6.91>
ST_109 : Operation 764 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %icmp_ln121, i32 0, i32 %j_2" [conv_combined/main.cpp:120]   --->   Operation 764 'select' 'select_ln120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 765 [2/2] (6.91ns)   --->   "%mul_ln120 = mul i31 %select_ln120_1, i31 %empty_70" [conv_combined/main.cpp:120]   --->   Operation 765 'mul' 'mul_ln120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %trunc_ln120" [conv_combined/main.cpp:124]   --->   Operation 766 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln120, i2 0" [conv_combined/main.cpp:124]   --->   Operation 767 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i5 %tmp_5" [conv_combined/main.cpp:124]   --->   Operation 768 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 769 [1/1] (1.78ns)   --->   "%add_ln124 = add i6 %zext_ln124_1, i6 %zext_ln124" [conv_combined/main.cpp:124]   --->   Operation 769 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%zext_ln121 = zext i6 %add_ln124" [conv_combined/main.cpp:121]   --->   Operation 770 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%select_ln120_3 = select i1 %icmp_ln121, i5 0, i5 %trunc_ln124" [conv_combined/main.cpp:120]   --->   Operation 771 'select' 'select_ln120_3' <Predicate = (!select_ln120_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 772 [1/1] (2.55ns)   --->   "%add_ln121 = add i32 %select_ln120, i32 1" [conv_combined/main.cpp:121]   --->   Operation 772 'add' 'add_ln121' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %add_ln121" [conv_combined/main.cpp:121]   --->   Operation 773 'trunc' 'trunc_ln121_1' <Predicate = (select_ln120_4)> <Delay = 0.00>
ST_109 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%trunc_ln124_1 = trunc i32 %add_ln121" [conv_combined/main.cpp:124]   --->   Operation 774 'trunc' 'trunc_ln124_1' <Predicate = (select_ln120_4)> <Delay = 0.00>
ST_109 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%select_ln121_2 = select i1 %select_ln120_4, i5 %trunc_ln124_1, i5 %select_ln120_3" [conv_combined/main.cpp:121]   --->   Operation 775 'select' 'select_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%zext_ln124_2 = zext i5 %select_ln121_2" [conv_combined/main.cpp:124]   --->   Operation 776 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 777 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln124_1 = add i7 %zext_ln121, i7 %zext_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 777 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 778 [1/1] (0.69ns)   --->   "%select_ln121_3 = select i1 %select_ln120_4, i32 %add_ln121, i32 %select_ln120" [conv_combined/main.cpp:121]   --->   Operation 778 'select' 'select_ln121_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 779 [2/2] (6.91ns)   --->   "%empty_87 = mul i31 %trunc_ln122, i31 %trunc_ln93" [conv_combined/main.cpp:122]   --->   Operation 779 'mul' 'empty_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 45> <Delay = 6.91>
ST_110 : Operation 780 [1/2] (6.91ns)   --->   "%mul_ln120 = mul i31 %select_ln120_1, i31 %empty_70" [conv_combined/main.cpp:120]   --->   Operation 780 'mul' 'mul_ln120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 781 [2/2] (6.91ns)   --->   "%p_mid1189 = mul i31 %trunc_ln121_1, i31 %empty_69" [conv_combined/main.cpp:121]   --->   Operation 781 'mul' 'p_mid1189' <Predicate = (select_ln120_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 782 [1/2] (6.91ns)   --->   "%empty_87 = mul i31 %trunc_ln122, i31 %trunc_ln93" [conv_combined/main.cpp:122]   --->   Operation 782 'mul' 'empty_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 46> <Delay = 6.91>
ST_111 : Operation 783 [1/2] (6.91ns)   --->   "%p_mid1189 = mul i31 %trunc_ln121_1, i31 %empty_69" [conv_combined/main.cpp:121]   --->   Operation 783 'mul' 'p_mid1189' <Predicate = (select_ln120_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 47> <Delay = 5.07>
ST_112 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_1)   --->   "%select_ln120_2 = select i1 %icmp_ln121, i31 0, i31 %empty_83" [conv_combined/main.cpp:120]   --->   Operation 784 'select' 'select_ln120_2' <Predicate = (!select_ln120_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 785 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln121_1 = select i1 %select_ln120_4, i31 %p_mid1189, i31 %select_ln120_2" [conv_combined/main.cpp:121]   --->   Operation 785 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i31 %mul_ln120, i31 %empty_87" [conv_combined/main.cpp:120]   --->   Operation 786 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_112 : Operation 787 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_88 = add i31 %tmp4, i31 %select_ln121_1" [conv_combined/main.cpp:120]   --->   Operation 787 'add' 'empty_88' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 113 <SV = 48> <Delay = 5.28>
ST_113 : Operation 788 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_120_23_VITIS_LOOP_121_24_VITIS_LOOP_122_25_str"   --->   Operation 788 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 789 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_24_VITIS_LOOP_122_25_str"   --->   Operation 789 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i7 %add_ln124_1" [conv_combined/main.cpp:124]   --->   Operation 790 'zext' 'zext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln124_1, i2 0" [conv_combined/main.cpp:124]   --->   Operation 791 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i9 %tmp_6" [conv_combined/main.cpp:124]   --->   Operation 792 'zext' 'zext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 793 [1/1] (1.82ns)   --->   "%add_ln124_2 = add i30 %zext_ln124_4, i30 %zext_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 793 'add' 'add_ln124_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 794 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:122]   --->   Operation 794 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_88, i1 0" [conv_combined/main.cpp:120]   --->   Operation 795 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 796 [1/1] (2.55ns)   --->   "%empty_89 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:120]   --->   Operation 796 'add' 'empty_89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp147408, void %._crit_edge362, void %.lr.ph361" [conv_combined/main.cpp:123]   --->   Operation 797 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_89, i32 1, i32 31" [conv_combined/main.cpp:123]   --->   Operation 798 'partselect' 'trunc_ln1' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i31 %trunc_ln1" [conv_combined/main.cpp:123]   --->   Operation 799 'sext' 'sext_ln123' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 800 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln123" [conv_combined/main.cpp:123]   --->   Operation 800 'getelementptr' 'gmem_addr_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i32 %select_ln121" [conv_combined/main.cpp:124]   --->   Operation 801 'trunc' 'trunc_ln124_2' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i7 %trunc_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 802 'zext' 'zext_ln124_5' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 803 [1/1] (1.73ns)   --->   "%add_ln124_3 = add i30 %add_ln124_2, i30 %zext_ln124_5" [conv_combined/main.cpp:124]   --->   Operation 803 'add' 'add_ln124_3' <Predicate = (cmp147408)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i30 %add_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 804 'trunc' 'trunc_ln124_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln124_4 = trunc i30 %add_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 805 'trunc' 'trunc_ln124_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 806 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln124_4, i2 0" [conv_combined/main.cpp:124]   --->   Operation 806 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp147408)> <Delay = 0.00>
ST_113 : Operation 807 [1/1] (1.73ns)   --->   "%add_ln124_4 = add i10 %p_shl5_cast, i10 %trunc_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 807 'add' 'add_ln124_4' <Predicate = (cmp147408)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 49> <Delay = 7.30>
ST_114 : Operation 808 [1/1] (7.30ns)   --->   "%empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:123]   --->   Operation 808 'writereq' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 809 [1/1] (1.58ns)   --->   "%br_ln123 = br void" [conv_combined/main.cpp:123]   --->   Operation 809 'br' 'br_ln123' <Predicate = true> <Delay = 1.58>

State 115 <SV = 50> <Delay = 4.98>
ST_115 : Operation 810 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln123, void %.split21, i31 0, void %.lr.ph361" [conv_combined/main.cpp:123]   --->   Operation 810 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 811 [1/1] (2.52ns)   --->   "%add_ln123 = add i31 %l_2, i31 1" [conv_combined/main.cpp:123]   --->   Operation 811 'add' 'add_ln123' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 812 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:123]   --->   Operation 812 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 813 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 813 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 814 [1/1] (2.47ns)   --->   "%icmp_ln123 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:123]   --->   Operation 814 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 815 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 815 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %.split21, void %._crit_edge362.loopexit" [conv_combined/main.cpp:123]   --->   Operation 816 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln124_5 = trunc i31 %l_2" [conv_combined/main.cpp:124]   --->   Operation 817 'trunc' 'trunc_ln124_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_115 : Operation 818 [1/1] (1.73ns)   --->   "%add_ln124_5 = add i10 %add_ln124_4, i10 %trunc_ln124_5" [conv_combined/main.cpp:124]   --->   Operation 818 'add' 'add_ln124_5' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i10 %add_ln124_5" [conv_combined/main.cpp:124]   --->   Operation 819 'zext' 'zext_ln124_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_115 : Operation 820 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln124_6" [conv_combined/main.cpp:124]   --->   Operation 820 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_115 : Operation 821 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:124]   --->   Operation 821 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 116 <SV = 51> <Delay = 3.25>
ST_116 : Operation 822 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:124]   --->   Operation 822 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 117 <SV = 52> <Delay = 7.30>
ST_117 : Operation 823 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:123]   --->   Operation 823 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_117 : Operation 824 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:124]   --->   Operation 824 'write' 'write_ln124' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 825 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 118 <SV = 51> <Delay = 7.30>
ST_118 : Operation 826 [5/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 826 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 52> <Delay = 7.30>
ST_119 : Operation 827 [4/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 827 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 53> <Delay = 7.30>
ST_120 : Operation 828 [3/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 828 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 54> <Delay = 7.30>
ST_121 : Operation 829 [2/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 829 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 55> <Delay = 7.30>
ST_122 : Operation 830 [1/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 830 'writeresp' 'empty_86' <Predicate = (cmp147408)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 831 [1/1] (0.00ns)   --->   "%br_ln122 = br void %._crit_edge362" [conv_combined/main.cpp:122]   --->   Operation 831 'br' 'br_ln122' <Predicate = (cmp147408)> <Delay = 0.00>
ST_122 : Operation 832 [1/1] (2.55ns)   --->   "%add_ln122 = add i32 %select_ln121, i32 1" [conv_combined/main.cpp:122]   --->   Operation 832 'add' 'add_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 833 [1/1] (3.52ns)   --->   "%add_ln121_1 = add i64 %indvar_flatten191, i64 1" [conv_combined/main.cpp:121]   --->   Operation 833 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 834 [1/1] (1.48ns)   --->   "%select_ln121_4 = select i1 %icmp_ln121, i64 1, i64 %add_ln121_1" [conv_combined/main.cpp:121]   --->   Operation 834 'select' 'select_ln121_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph376.preheader"   --->   Operation 835 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 123 <SV = 44> <Delay = 2.52>
ST_123 : Operation 836 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln131, void %.split19, i31 0, void %.lr.ph356" [conv_combined/main.cpp:131]   --->   Operation 836 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 837 [1/1] (2.52ns)   --->   "%add_ln131 = add i31 %i_5, i31 1" [conv_combined/main.cpp:131]   --->   Operation 837 'add' 'add_ln131' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 838 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 838 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 839 [1/1] (2.47ns)   --->   "%icmp_ln131 = icmp_eq  i31 %i_5, i31 %trunc_ln88" [conv_combined/main.cpp:131]   --->   Operation 839 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 840 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 840 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split19, void %._crit_edge352.loopexit650" [conv_combined/main.cpp:131]   --->   Operation 841 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i31 %i_5" [conv_combined/main.cpp:132]   --->   Operation 842 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_123 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i3 %trunc_ln132" [conv_combined/main.cpp:132]   --->   Operation 843 'zext' 'zext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_123 : Operation 844 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln132" [conv_combined/main.cpp:132]   --->   Operation 844 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_123 : Operation 845 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:132]   --->   Operation 845 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln131)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 124 <SV = 45> <Delay = 2.32>
ST_124 : Operation 846 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:132]   --->   Operation 846 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln131)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 125 <SV = 46> <Delay = 7.30>
ST_125 : Operation 847 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_combined/main.cpp:131]   --->   Operation 847 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_125 : Operation 848 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %dbbuf_V_load_1, i2 3" [conv_combined/main.cpp:132]   --->   Operation 848 'write' 'write_ln132' <Predicate = (!icmp_ln131)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 849 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 126 <SV = 45> <Delay = 7.30>
ST_126 : Operation 850 [5/5] (7.30ns)   --->   "%empty_92 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 850 'writeresp' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 46> <Delay = 7.30>
ST_127 : Operation 851 [4/5] (7.30ns)   --->   "%empty_92 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 851 'writeresp' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 47> <Delay = 7.30>
ST_128 : Operation 852 [3/5] (7.30ns)   --->   "%empty_92 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 852 'writeresp' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 48> <Delay = 7.30>
ST_129 : Operation 853 [2/5] (7.30ns)   --->   "%empty_92 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 853 'writeresp' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 49> <Delay = 7.30>
ST_130 : Operation 854 [1/5] (7.30ns)   --->   "%empty_92 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 854 'writeresp' 'empty_92' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln138 = br void %._crit_edge352" [conv_combined/main.cpp:138]   --->   Operation 855 'br' 'br_ln138' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_130 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %debugip_read, void %._crit_edge, void" [conv_combined/main.cpp:138]   --->   Operation 856 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 857 [2/2] (6.91ns)   --->   "%tmp5 = mul i32 %C_read, i32 %W_read"   --->   Operation 857 'mul' 'tmp5' <Predicate = (debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 19> <Delay = 6.91>
ST_131 : Operation 858 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 858 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 859 [1/1] (0.00ns)   --->   "%cast26 = zext i32 %sub_ln70" [conv_combined/main.cpp:70]   --->   Operation 859 'zext' 'cast26' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 860 [2/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:70]   --->   Operation 860 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 20> <Delay = 6.91>
ST_132 : Operation 861 [1/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:70]   --->   Operation 861 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 21> <Delay = 6.97>
ST_133 : Operation 862 [1/1] (0.00ns)   --->   "%cast39 = zext i32 %C_read"   --->   Operation 862 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 863 [1/1] (0.00ns)   --->   "%cast40 = zext i64 %bound27" [conv_combined/main.cpp:70]   --->   Operation 863 'zext' 'cast40' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 864 [5/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 864 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 22> <Delay = 6.97>
ST_134 : Operation 865 [4/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 865 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 23> <Delay = 6.97>
ST_135 : Operation 866 [3/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 866 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 24> <Delay = 6.97>
ST_136 : Operation 867 [2/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 867 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 25> <Delay = 6.97>
ST_137 : Operation 868 [1/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 868 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 26> <Delay = 6.97>
ST_138 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i32 %F_read" [conv_combined/main.cpp:70]   --->   Operation 869 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 870 [1/1] (0.00ns)   --->   "%cast61 = zext i31 %trunc_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 870 'zext' 'cast61' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 871 [1/1] (0.00ns)   --->   "%cast62 = zext i96 %bound41" [conv_combined/main.cpp:70]   --->   Operation 871 'zext' 'cast62' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 872 [5/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:70]   --->   Operation 872 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 27> <Delay = 6.97>
ST_139 : Operation 873 [4/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:70]   --->   Operation 873 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 28> <Delay = 6.97>
ST_140 : Operation 874 [3/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:70]   --->   Operation 874 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 29> <Delay = 6.97>
ST_141 : Operation 875 [2/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:70]   --->   Operation 875 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 30> <Delay = 6.97>
ST_142 : Operation 876 [1/1] (2.47ns)   --->   "%cmp99323 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 876 'icmp' 'cmp99323' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %W_read" [conv_combined/main.cpp:70]   --->   Operation 877 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 878 [1/1] (1.67ns)   --->   "%add_ln70_3 = add i13 %trunc_ln44, i13 1" [conv_combined/main.cpp:70]   --->   Operation 878 'add' 'add_ln70_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 879 [1/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:70]   --->   Operation 879 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 880 [1/1] (2.77ns)   --->   "%icmp_ln72 = icmp_eq  i64 %bound27, i64 0" [conv_combined/main.cpp:72]   --->   Operation 880 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 881 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [conv_combined/main.cpp:70]   --->   Operation 881 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 143 <SV = 31> <Delay = 5.32>
ST_143 : Operation 882 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i127 0, void %.lr.ph351, i127 %add_ln70_4, void %._crit_edge332.loopexit" [conv_combined/main.cpp:70]   --->   Operation 882 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 883 [1/1] (0.00ns)   --->   "%f = phi i31 0, void %.lr.ph351, i31 %select_ln70_7, void %._crit_edge332.loopexit" [conv_combined/main.cpp:70]   --->   Operation 883 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 884 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.lr.ph351, i32 %select_ln71_5, void %._crit_edge332.loopexit" [conv_combined/main.cpp:71]   --->   Operation 884 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 885 [1/1] (5.32ns)   --->   "%add_ln70_4 = add i127 %indvar_flatten91, i127 1" [conv_combined/main.cpp:70]   --->   Operation 885 'add' 'add_ln70_4' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i31 %f" [conv_combined/main.cpp:70]   --->   Operation 886 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 887 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_57 = mul i13 %trunc_ln70_2, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 887 'mul' 'empty_57' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %c" [conv_combined/main.cpp:71]   --->   Operation 888 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 889 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln71, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 889 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 890 [1/1] (3.46ns)   --->   "%icmp_ln70 = icmp_eq  i127 %indvar_flatten91, i127 %bound63" [conv_combined/main.cpp:70]   --->   Operation 890 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 32> <Delay = 2.15>
ST_144 : Operation 891 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_57 = mul i13 %trunc_ln70_2, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 891 'mul' 'empty_57' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 892 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln71, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 892 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 145 <SV = 33> <Delay = 2.15>
ST_145 : Operation 893 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_57 = mul i13 %trunc_ln70_2, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 893 'mul' 'empty_57' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 894 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln71, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 894 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 34> <Delay = 7.07>
ST_146 : Operation 895 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i96 0, void %.lr.ph351, i96 %select_ln71_6, void %._crit_edge332.loopexit" [conv_combined/main.cpp:71]   --->   Operation 895 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 896 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i64 0, void %.lr.ph351, i64 %select_ln72_4, void %._crit_edge332.loopexit" [conv_combined/main.cpp:72]   --->   Operation 896 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 897 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.lr.ph351, i32 %select_ln72_3, void %._crit_edge332.loopexit" [conv_combined/main.cpp:72]   --->   Operation 897 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 898 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph351, i32 %add_ln73, void %._crit_edge332.loopexit" [conv_combined/main.cpp:73]   --->   Operation 898 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 899 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_57 = mul i13 %trunc_ln70_2, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 899 'mul' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 900 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln71, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 900 'mul' 'empty_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %h" [conv_combined/main.cpp:72]   --->   Operation 901 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 902 [1/1] (1.67ns)   --->   "%empty_59 = add i13 %trunc_ln72, i13 %empty_57" [conv_combined/main.cpp:72]   --->   Operation 902 'add' 'empty_59' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %._crit_edge347.loopexit, void %._crit_edge352.loopexit" [conv_combined/main.cpp:70]   --->   Operation 903 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 904 [1/1] (2.52ns)   --->   "%add_ln70_2 = add i31 %f, i31 1" [conv_combined/main.cpp:70]   --->   Operation 904 'add' 'add_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 905 [1/1] (3.12ns)   --->   "%icmp_ln71 = icmp_eq  i96 %indvar_flatten57, i96 %bound41" [conv_combined/main.cpp:71]   --->   Operation 905 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 906 [1/1] (0.69ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i32 0, i32 %c" [conv_combined/main.cpp:70]   --->   Operation 906 'select' 'select_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = trunc i31 %add_ln70_2" [conv_combined/main.cpp:70]   --->   Operation 907 'trunc' 'trunc_ln70_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 908 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln70_3, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 908 'mul' 'p_mid171' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln70_4 = trunc i31 %add_ln70_2" [conv_combined/main.cpp:70]   --->   Operation 909 'trunc' 'trunc_ln70_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln70_5 = trunc i31 %f" [conv_combined/main.cpp:70]   --->   Operation 910 'trunc' 'trunc_ln70_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 911 [1/1] (0.98ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i3 %trunc_ln70_4, i3 %trunc_ln70_5" [conv_combined/main.cpp:70]   --->   Operation 911 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 912 [1/1] (2.47ns)   --->   "%icmp_ln73_1 = icmp_eq  i32 %w, i32 %sub_ln70" [conv_combined/main.cpp:73]   --->   Operation 912 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_4)   --->   "%select_ln70_5 = select i1 %icmp_ln71, i1 %icmp_ln73, i1 %icmp_ln73_1" [conv_combined/main.cpp:70]   --->   Operation 913 'select' 'select_ln70_5' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 914 [1/1] (2.77ns)   --->   "%icmp_ln72_1 = icmp_eq  i64 %indvar_flatten36, i64 %bound27" [conv_combined/main.cpp:72]   --->   Operation 914 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln70)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 915 [1/1] (0.99ns)   --->   "%select_ln70_6 = select i1 %icmp_ln71, i1 %icmp_ln72, i1 %icmp_ln72_1" [conv_combined/main.cpp:70]   --->   Operation 915 'select' 'select_ln70_6' <Predicate = (!icmp_ln70)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 916 [1/1] (0.73ns)   --->   "%select_ln70_7 = select i1 %icmp_ln71, i31 %add_ln70_2, i31 %f" [conv_combined/main.cpp:70]   --->   Operation 916 'select' 'select_ln70_7' <Predicate = (!icmp_ln70)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 917 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %select_ln70, i32 1" [conv_combined/main.cpp:71]   --->   Operation 917 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i32 %add_ln71" [conv_combined/main.cpp:71]   --->   Operation 918 'trunc' 'trunc_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 919 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln71_4 = select i1 %select_ln70_6, i1 %icmp_ln73, i1 %select_ln70_5" [conv_combined/main.cpp:71]   --->   Operation 919 'select' 'select_ln71_4' <Predicate = (!icmp_ln70)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 920 [1/1] (0.69ns)   --->   "%select_ln71_5 = select i1 %select_ln70_6, i32 %add_ln71, i32 %select_ln70" [conv_combined/main.cpp:71]   --->   Operation 920 'select' 'select_ln71_5' <Predicate = (!icmp_ln70)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge352"   --->   Operation 921 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 147 <SV = 35> <Delay = 4.92>
ST_147 : Operation 922 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln70_3, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 922 'mul' 'p_mid171' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 923 [1/1] (0.97ns)   --->   "%or_ln71 = or i1 %select_ln70_6, i1 %icmp_ln71" [conv_combined/main.cpp:71]   --->   Operation 923 'or' 'or_ln71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 924 [1/1] (0.69ns)   --->   "%select_ln71 = select i1 %or_ln71, i32 0, i32 %h" [conv_combined/main.cpp:71]   --->   Operation 924 'select' 'select_ln71' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 925 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln71_1, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 925 'mul' 'p_mid147' <Predicate = (select_ln70_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln72_1)   --->   "%select_ln71_2 = select i1 %or_ln71, i13 0, i13 %trunc_ln72" [conv_combined/main.cpp:71]   --->   Operation 926 'select' 'select_ln71_2' <Predicate = (!select_ln71_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 927 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %select_ln71, i32 1" [conv_combined/main.cpp:72]   --->   Operation 927 'add' 'add_ln72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %add_ln72" [conv_combined/main.cpp:72]   --->   Operation 928 'trunc' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 929 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln72_1 = select i1 %select_ln71_4, i13 %trunc_ln72_1, i13 %select_ln71_2" [conv_combined/main.cpp:72]   --->   Operation 929 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 930 [1/1] (0.69ns)   --->   "%select_ln72_3 = select i1 %select_ln71_4, i32 %add_ln72, i32 %select_ln71" [conv_combined/main.cpp:72]   --->   Operation 930 'select' 'select_ln72_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 148 <SV = 36> <Delay = 2.15>
ST_148 : Operation 931 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln70_3, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 931 'mul' 'p_mid171' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 932 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln71_1, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 932 'mul' 'p_mid147' <Predicate = (select_ln70_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 149 <SV = 37> <Delay = 4.12>
ST_149 : Operation 933 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln70_3, i13 %outH" [conv_combined/main.cpp:70]   --->   Operation 933 'mul' 'p_mid171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 934 [1/1] (0.69ns)   --->   "%select_ln70_1 = select i1 %icmp_ln71, i13 %p_mid171, i13 %empty_57" [conv_combined/main.cpp:70]   --->   Operation 934 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_3)   --->   "%select_ln70_4 = select i1 %icmp_ln71, i13 %p_mid171, i13 %empty_59" [conv_combined/main.cpp:70]   --->   Operation 935 'select' 'select_ln70_4' <Predicate = (!select_ln71_4 & !select_ln70_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 936 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln71_1, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 936 'mul' 'p_mid147' <Predicate = (select_ln70_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 937 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_3 = select i1 %select_ln70_6, i13 %select_ln70_1, i13 %select_ln70_4" [conv_combined/main.cpp:71]   --->   Operation 937 'select' 'select_ln71_3' <Predicate = (!select_ln71_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 938 [1/1] (1.67ns)   --->   "%p_mid132 = add i13 %trunc_ln72_1, i13 %select_ln70_1" [conv_combined/main.cpp:72]   --->   Operation 938 'add' 'p_mid132' <Predicate = (select_ln71_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 939 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln72_2 = select i1 %select_ln71_4, i13 %p_mid132, i13 %select_ln71_3" [conv_combined/main.cpp:72]   --->   Operation 939 'select' 'select_ln72_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 940 [3/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i13 %select_ln72_2, i13 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 940 'mul' 'mul_ln72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 150 <SV = 38> <Delay = 1.05>
ST_150 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln70_3 = select i1 %icmp_ln71, i13 0, i13 %empty_58" [conv_combined/main.cpp:70]   --->   Operation 941 'select' 'select_ln70_3' <Predicate = (!select_ln70_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 942 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln71_1, i13 %empty_47" [conv_combined/main.cpp:71]   --->   Operation 942 'mul' 'p_mid147' <Predicate = (select_ln70_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 943 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %select_ln70_6, i13 %p_mid147, i13 %select_ln70_3" [conv_combined/main.cpp:71]   --->   Operation 943 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 944 [2/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i13 %select_ln72_2, i13 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 944 'mul' 'mul_ln72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 151 <SV = 39> <Delay = 3.07>
ST_151 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %select_ln70_2" [conv_combined/main.cpp:70]   --->   Operation 945 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 946 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln70" [conv_combined/main.cpp:70]   --->   Operation 946 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 947 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:70]   --->   Operation 947 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_151 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72 = or i1 %select_ln71_4, i1 %select_ln70_6" [conv_combined/main.cpp:72]   --->   Operation 948 'or' 'or_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72_1 = or i1 %or_ln72, i1 %icmp_ln71" [conv_combined/main.cpp:72]   --->   Operation 949 'or' 'or_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 950 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln72 = select i1 %or_ln72_1, i32 0, i32 %w" [conv_combined/main.cpp:72]   --->   Operation 950 'select' 'select_ln72' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 951 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i13 %select_ln72_2, i13 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 951 'mul' 'mul_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %select_ln72" [conv_combined/main.cpp:73]   --->   Operation 952 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 953 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i13 %trunc_ln73, i13 %mul_ln72" [conv_combined/main.cpp:74]   --->   Operation 953 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 152 <SV = 40> <Delay = 5.57>
ST_152 : Operation 954 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_6_VITIS_LOOP_72_8_VITIS_LOOP_73_9_str"   --->   Operation 954 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 955 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:70]   --->   Operation 955 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_152 : Operation 956 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_7_VITIS_LOOP_72_8_VITIS_LOOP_73_9_str"   --->   Operation 956 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 957 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_8_VITIS_LOOP_73_9_str"   --->   Operation 957 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 958 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_combined/main.cpp:73]   --->   Operation 958 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 959 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i13 %trunc_ln73, i13 %mul_ln72" [conv_combined/main.cpp:74]   --->   Operation 959 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i13 %add_ln74" [conv_combined/main.cpp:74]   --->   Operation 960 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 961 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [conv_combined/main.cpp:74]   --->   Operation 961 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 962 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %bbuf_V_load, i13 %y_addr" [conv_combined/main.cpp:74]   --->   Operation 962 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_152 : Operation 963 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [conv_combined/main.cpp:75]   --->   Operation 963 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 153 <SV = 41> <Delay = 5.96>
ST_153 : Operation 964 [1/1] (0.00ns)   --->   "%empty_60 = phi i16 %empty_65, void %._crit_edge327, i16 %bbuf_V_load, void %._crit_edge347.loopexit"   --->   Operation 964 'phi' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 965 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln75, void %._crit_edge327, i32 0, void %._crit_edge347.loopexit" [conv_combined/main.cpp:75]   --->   Operation 965 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 966 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %fh, i32 1" [conv_combined/main.cpp:75]   --->   Operation 966 'add' 'add_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 967 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:75]   --->   Operation 967 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split9, void %._crit_edge332.loopexit" [conv_combined/main.cpp:75]   --->   Operation 968 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %fh" [conv_combined/main.cpp:75]   --->   Operation 969 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_153 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i13 %select_ln71_1, i13 %trunc_ln75" [conv_combined/main.cpp:71]   --->   Operation 970 'add' 'tmp1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_153 : Operation 971 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%empty_61 = add i13 %tmp1, i13 %select_ln72_1" [conv_combined/main.cpp:71]   --->   Operation 971 'add' 'empty_61' <Predicate = (!icmp_ln75)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_153 : Operation 972 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_62 = mul i13 %empty_61, i13 %trunc_ln70" [conv_combined/main.cpp:71]   --->   Operation 972 'mul' 'empty_62' <Predicate = (!icmp_ln75)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 973 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %select_ln72, i32 1" [conv_combined/main.cpp:73]   --->   Operation 973 'add' 'add_ln73' <Predicate = (icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 974 [1/1] (3.52ns)   --->   "%add_ln72_1 = add i64 %indvar_flatten36, i64 1" [conv_combined/main.cpp:72]   --->   Operation 974 'add' 'add_ln72_1' <Predicate = (icmp_ln75 & !or_ln71)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 975 [1/1] (1.48ns)   --->   "%select_ln72_4 = select i1 %or_ln71, i64 1, i64 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 975 'select' 'select_ln72_4' <Predicate = (icmp_ln75)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 976 [1/1] (4.43ns)   --->   "%add_ln71_1 = add i96 %indvar_flatten57, i96 1" [conv_combined/main.cpp:71]   --->   Operation 976 'add' 'add_ln71_1' <Predicate = (icmp_ln75 & !icmp_ln71)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 977 [1/1] (1.06ns)   --->   "%select_ln71_6 = select i1 %icmp_ln71, i96 1, i96 %add_ln71_1" [conv_combined/main.cpp:71]   --->   Operation 977 'select' 'select_ln71_6' <Predicate = (icmp_ln75)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 978 'br' 'br_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 154 <SV = 42> <Delay = 2.15>
ST_154 : Operation 979 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_62 = mul i13 %empty_61, i13 %trunc_ln70" [conv_combined/main.cpp:71]   --->   Operation 979 'mul' 'empty_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 43> <Delay = 2.15>
ST_155 : Operation 980 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_62 = mul i13 %empty_61, i13 %trunc_ln70" [conv_combined/main.cpp:71]   --->   Operation 980 'mul' 'empty_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 156 <SV = 44> <Delay = 1.67>
ST_156 : Operation 981 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:75]   --->   Operation 981 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 982 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_62 = mul i13 %empty_61, i13 %trunc_ln70" [conv_combined/main.cpp:71]   --->   Operation 982 'mul' 'empty_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 983 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %cmp99323, void %._crit_edge327, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:76]   --->   Operation 983 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>
ST_156 : Operation 984 [1/1] (1.67ns)   --->   "%add_ln77 = add i13 %empty_62, i13 %trunc_ln73" [conv_combined/main.cpp:77]   --->   Operation 984 'add' 'add_ln77' <Predicate = (cmp99323)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 985 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 985 'br' 'br_ln0' <Predicate = (cmp99323)> <Delay = 1.58>

State 157 <SV = 45> <Delay = 3.36>
ST_157 : Operation 986 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln76, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:76]   --->   Operation 986 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 987 [1/1] (2.52ns)   --->   "%add_ln76 = add i31 %fw, i31 1" [conv_combined/main.cpp:76]   --->   Operation 987 'add' 'add_ln76' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 988 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:76]   --->   Operation 988 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 989 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 989 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 990 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i31 %fw" [conv_combined/main.cpp:77]   --->   Operation 991 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_157 : Operation 992 [1/1] (1.67ns)   --->   "%add_ln1116 = add i13 %add_ln77, i13 %trunc_ln77"   --->   Operation 992 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i13 %add_ln1116"   --->   Operation 993 'zext' 'zext_ln1116' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_157 : Operation 994 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 994 'getelementptr' 'x_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_157 : Operation 995 [3/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 995 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 158 <SV = 46> <Delay = 1.68>
ST_158 : Operation 996 [2/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 996 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 159 <SV = 47> <Delay = 3.75>
ST_159 : Operation 997 [1/1] (0.00ns)   --->   "%empty_63 = phi i16 %add_ln703, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %empty_60, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 997 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 998 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 998 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 999 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 999 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1000 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [conv_combined/main.cpp:76]   --->   Operation 1000 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_159 : Operation 1001 [1/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 1001 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_159 : Operation 1002 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %x_load, i16 %empty_63"   --->   Operation 1002 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 1003 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 160 <SV = 48> <Delay = 3.25>
ST_160 : Operation 1004 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_63, i13 %y_addr"   --->   Operation 1004 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_160 : Operation 1005 [1/1] (1.58ns)   --->   "%br_ln75 = br void %._crit_edge327" [conv_combined/main.cpp:75]   --->   Operation 1005 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 161 <SV = 49> <Delay = 0.00>
ST_161 : Operation 1006 [1/1] (0.00ns)   --->   "%empty_65 = phi i16 %empty_63, void %._crit_edge327.loopexit, i16 %empty_60, void %.split9"   --->   Operation 1006 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1007 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 162 <SV = 50> <Delay = 6.91>
ST_162 : Operation 1008 [1/2] (6.91ns)   --->   "%tmp5 = mul i32 %C_read, i32 %W_read"   --->   Operation 1008 'mul' 'tmp5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 51> <Delay = 6.91>
ST_163 : Operation 1009 [2/2] (6.91ns)   --->   "%mul293 = mul i32 %tmp5, i32 %H_read"   --->   Operation 1009 'mul' 'mul293' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 52> <Delay = 6.91>
ST_164 : Operation 1010 [1/2] (6.91ns)   --->   "%mul293 = mul i32 %tmp5, i32 %H_read"   --->   Operation 1010 'mul' 'mul293' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 53> <Delay = 2.47>
ST_165 : Operation 1011 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_sgt  i32 %mul293, i32 0" [conv_combined/main.cpp:140]   --->   Operation 1011 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %._crit_edge, void %.lr.ph" [conv_combined/main.cpp:140]   --->   Operation 1012 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %mul293" [conv_combined/main.cpp:140]   --->   Operation 1013 'trunc' 'trunc_ln140' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_165 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [conv_combined/main.cpp:140]   --->   Operation 1014 'partselect' 'trunc_ln4' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_165 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i31 %trunc_ln4" [conv_combined/main.cpp:140]   --->   Operation 1015 'sext' 'sext_ln140' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_165 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [conv_combined/main.cpp:140]   --->   Operation 1016 'partselect' 'trunc_ln140_1' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_165 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i31 %trunc_ln140_1" [conv_combined/main.cpp:140]   --->   Operation 1017 'sext' 'sext_ln140_1' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_165 : Operation 1018 [1/1] (1.58ns)   --->   "%br_ln140 = br void" [conv_combined/main.cpp:140]   --->   Operation 1018 'br' 'br_ln140' <Predicate = (icmp_ln140)> <Delay = 1.58>

State 166 <SV = 54> <Delay = 2.52>
ST_166 : Operation 1019 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln140, void %.split, i31 0, void %.lr.ph" [conv_combined/main.cpp:141]   --->   Operation 1019 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1020 [1/1] (2.52ns)   --->   "%add_ln140 = add i31 %i_6, i31 1" [conv_combined/main.cpp:140]   --->   Operation 1020 'add' 'add_ln140' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1021 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1021 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1022 [1/1] (2.47ns)   --->   "%icmp_ln140_1 = icmp_eq  i31 %i_6, i31 %trunc_ln140" [conv_combined/main.cpp:140]   --->   Operation 1022 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1023 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1023 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1024 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140_1, void %.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:140]   --->   Operation 1024 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i31 %i_6" [conv_combined/main.cpp:141]   --->   Operation 1025 'zext' 'zext_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_166 : Operation 1026 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln141" [conv_combined/main.cpp:141]   --->   Operation 1026 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_166 : Operation 1027 [3/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1027 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_166 : Operation 1028 [1/1] (2.52ns)   --->   "%add_ln141 = add i32 %zext_ln141, i32 %sext_ln140" [conv_combined/main.cpp:141]   --->   Operation 1028 'add' 'add_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1029 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln141" [conv_combined/main.cpp:141]   --->   Operation 1029 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_166 : Operation 1030 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln141" [conv_combined/main.cpp:142]   --->   Operation 1030 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_166 : Operation 1031 [3/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1031 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_166 : Operation 1032 [1/1] (2.52ns)   --->   "%add_ln142 = add i32 %zext_ln141, i32 %sext_ln140_1" [conv_combined/main.cpp:142]   --->   Operation 1032 'add' 'add_ln142' <Predicate = (!icmp_ln140_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1033 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln142" [conv_combined/main.cpp:142]   --->   Operation 1033 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>

State 167 <SV = 55> <Delay = 1.68>
ST_167 : Operation 1034 [2/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1034 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_167 : Operation 1035 [2/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1035 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 168 <SV = 56> <Delay = 7.30>
ST_168 : Operation 1036 [1/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1036 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_168 : Operation 1037 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [conv_combined/main.cpp:141]   --->   Operation 1037 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 1038 [1/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1038 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 169 <SV = 57> <Delay = 7.30>
ST_169 : Operation 1039 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load_1, i2 3" [conv_combined/main.cpp:141]   --->   Operation 1039 'write' 'write_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 1040 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [conv_combined/main.cpp:142]   --->   Operation 1040 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 58> <Delay = 7.30>
ST_170 : Operation 1041 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1041 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 1042 [1/1] (7.30ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [conv_combined/main.cpp:142]   --->   Operation 1042 'write' 'write_ln142' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 59> <Delay = 7.30>
ST_171 : Operation 1043 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1043 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 1044 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1044 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 60> <Delay = 7.30>
ST_172 : Operation 1045 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1045 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 1046 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1046 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 61> <Delay = 7.30>
ST_173 : Operation 1047 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1047 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 1048 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1048 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 62> <Delay = 7.30>
ST_174 : Operation 1049 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1049 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 1050 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1050 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 63> <Delay = 7.30>
ST_175 : Operation 1051 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv_combined/main.cpp:140]   --->   Operation 1051 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_175 : Operation 1052 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1052 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1053 'br' 'br_ln0' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>

State 176 <SV = 55> <Delay = 0.00>
ST_176 : Operation 1054 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 1054 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln140)> <Delay = 0.00>
ST_176 : Operation 1055 [1/1] (0.00ns)   --->   "%ret_ln147 = ret" [conv_combined/main.cpp:147]   --->   Operation 1055 'ret' 'ret_ln147' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'debugip' [23]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [112]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [112]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:49) with incoming values : ('select_ln49_2', conv_combined/main.cpp:49) [120]  (0 ns)
	'mul' operation ('empty_50', conv_combined/main.cpp:49) [125]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_50', conv_combined/main.cpp:49) [125]  (6.91 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:62) [213]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [136]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [136]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln49', conv_combined/main.cpp:49) [135]  (0.698 ns)
	'add' operation ('add_ln50', conv_combined/main.cpp:50) [149]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:50) [154]  (2.52 ns)
	'select' operation ('select_ln50_1', conv_combined/main.cpp:50) [155]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [156]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [156]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln50', conv_combined/main.cpp:50) [151]  (0 ns)
	'select' operation ('select_ln50', conv_combined/main.cpp:50) [152]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:51) [168]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', conv_combined/main.cpp:51) [169]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', conv_combined/main.cpp:51) [169]  (6.91 ns)

 <State 20>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln53_2', conv_combined/main.cpp:53) [164]  (1.82 ns)
	'add' operation ('add_ln53_3', conv_combined/main.cpp:53) [180]  (1.73 ns)
	'add' operation ('add_ln53_4', conv_combined/main.cpp:53) [184]  (1.73 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:52) with incoming values : ('add_ln52', conv_combined/main.cpp:52) [187]  (0 ns)
	'add' operation ('add_ln52', conv_combined/main.cpp:52) [188]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:53) [200]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:53) [199]  (0 ns)
	'store' operation ('store_ln53', conv_combined/main.cpp:53) of variable 'gmem_addr_2_read', conv_combined/main.cpp:53 on array 'wbuf.V', conv_combined/main.cpp:37 [201]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', conv_combined/main.cpp:50) [207]  (3.52 ns)
	'select' operation ('select_ln50_4', conv_combined/main.cpp:50) [208]  (1.48 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 38>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:62) with incoming values : ('add_ln62', conv_combined/main.cpp:62) [217]  (0 ns)
	'add' operation ('add_ln62', conv_combined/main.cpp:62) [218]  (2.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:63) [228]  (7.3 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', conv_combined/main.cpp:63) [227]  (0 ns)
	'store' operation ('store_ln63', conv_combined/main.cpp:63) of variable 'gmem_addr_read', conv_combined/main.cpp:63 on array 'bbuf.V', conv_combined/main.cpp:40 [229]  (2.32 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_combined/main.cpp:88) [241]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [242]  (7.3 ns)

 <State 48>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:88) with incoming values : ('add_ln88', conv_combined/main.cpp:88) [245]  (0 ns)
	'add' operation ('add_ln88', conv_combined/main.cpp:88) [246]  (2.52 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:89) [256]  (7.3 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr', conv_combined/main.cpp:89) [255]  (0 ns)
	'store' operation ('store_ln89', conv_combined/main.cpp:89) of variable 'gmem_addr_1_read', conv_combined/main.cpp:89 on array 'dbbuf.V', conv_combined/main.cpp:41 [257]  (2.32 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound96') [268]  (6.91 ns)

 <State 52>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound96') [268]  (6.91 ns)

 <State 53>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:88) [271]  (6.98 ns)

 <State 54>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:88) [271]  (6.98 ns)

 <State 55>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:88) [271]  (6.98 ns)

 <State 56>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:88) [271]  (6.98 ns)

 <State 57>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:88) [271]  (6.98 ns)

 <State 58>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:94) with incoming values : ('select_ln94_3', conv_combined/main.cpp:94) [278]  (0 ns)
	'mul' operation ('empty_71', conv_combined/main.cpp:94) [282]  (6.91 ns)

 <State 59>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_71', conv_combined/main.cpp:94) [282]  (6.91 ns)

 <State 60>: 6.86ns
The critical path consists of the following:
	'add' operation ('add_ln93', conv_combined/main.cpp:93) [287]  (2.52 ns)
	'select' operation ('select_ln93_1', conv_combined/main.cpp:93) [291]  (0.733 ns)
	'add' operation ('add_ln97', conv_combined/main.cpp:97) [297]  (1.78 ns)
	'add' operation ('add_ln97_1', conv_combined/main.cpp:97) [313]  (1.83 ns)

 <State 61>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln93', conv_combined/main.cpp:93) [292]  (6.91 ns)

 <State 62>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln93', conv_combined/main.cpp:93) [292]  (6.91 ns)

 <State 63>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln93_2', conv_combined/main.cpp:93) [299]  (0 ns)
	'select' operation ('select_ln94_1', conv_combined/main.cpp:94) [309]  (0.733 ns)
	'add' operation ('empty_75', conv_combined/main.cpp:93) [323]  (4.34 ns)

 <State 64>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln97_2', conv_combined/main.cpp:97) [317]  (1.82 ns)
	'add' operation ('add_ln97_3', conv_combined/main.cpp:97) [334]  (1.73 ns)
	'add' operation ('add_ln97_4', conv_combined/main.cpp:97) [338]  (1.73 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [331]  (7.3 ns)

 <State 72>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:96) with incoming values : ('add_ln96', conv_combined/main.cpp:96) [341]  (0 ns)
	'add' operation ('add_ln96', conv_combined/main.cpp:96) [342]  (2.52 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:97) [354]  (7.3 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:97) [353]  (0 ns)
	'store' operation ('store_ln97', conv_combined/main.cpp:97) of variable 'gmem_addr_3_read', conv_combined/main.cpp:97 on array 'dwbuf.V', conv_combined/main.cpp:38 [355]  (3.25 ns)

 <State 75>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln94_1', conv_combined/main.cpp:94) [361]  (3.52 ns)
	'select' operation ('select_ln94_4', conv_combined/main.cpp:94) [362]  (1.48 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound130') [373]  (6.91 ns)

 <State 77>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 79>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 80>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 81>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 82>: 4.31ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:103) with incoming values : ('select_ln103_1', conv_combined/main.cpp:103) [384]  (0 ns)
	'add' operation ('add_ln103_2', conv_combined/main.cpp:103) [390]  (2.52 ns)
	'select' operation ('select_ln103_1', conv_combined/main.cpp:103) [394]  (0.733 ns)
	'mul' operation of DSP[406] ('mul_ln103', conv_combined/main.cpp:103) [396]  (1.05 ns)

 <State 83>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[406] ('mul_ln103', conv_combined/main.cpp:103) [396]  (1.05 ns)

 <State 84>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln103', conv_combined/main.cpp:103) [393]  (0.698 ns)
	'add' operation of DSP[406] ('empty_81', conv_combined/main.cpp:104) [406]  (2.1 ns)

 <State 85>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[406] ('empty_81', conv_combined/main.cpp:104) [406]  (2.1 ns)
	'mul' operation of DSP[407] ('empty_82', conv_combined/main.cpp:104) [407]  (2.15 ns)

 <State 86>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[407] ('empty_82', conv_combined/main.cpp:104) [407]  (2.15 ns)

 <State 87>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[407] ('empty_82', conv_combined/main.cpp:104) [407]  (2.15 ns)

 <State 88>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr_1', conv_combined/main.cpp:103) [410]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:41 [411]  (2.32 ns)

 <State 89>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:41 [411]  (2.32 ns)

 <State 90>: 4.79ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:105) with incoming values : ('add_ln105', conv_combined/main.cpp:105) [414]  (0 ns)
	'add' operation ('empty_78', conv_combined/main.cpp:105) [422]  (1.68 ns)
	'getelementptr' operation ('dy_addr', conv_combined/main.cpp:105) [424]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [425]  (1.68 ns)
	blocking operation 1.43 ns on control path)

 <State 91>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [425]  (1.68 ns)

 <State 92>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [425]  (1.68 ns)

 <State 93>: 4.7ns
The critical path consists of the following:
	'phi' operation ('c', conv_combined/main.cpp:106) with incoming values : ('select_ln106_2', conv_combined/main.cpp:106) [432]  (0 ns)
	'add' operation ('add_ln106', conv_combined/main.cpp:106) [447]  (2.55 ns)
	'mul' operation of DSP[452] ('p_mid1149', conv_combined/main.cpp:106) [452]  (2.15 ns)

 <State 94>: 4.44ns
The critical path consists of the following:
	'add' operation ('add_ln106_1', conv_combined/main.cpp:106) [436]  (4.44 ns)

 <State 95>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[452] ('p_mid1149', conv_combined/main.cpp:106) [452]  (2.15 ns)

 <State 96>: 7.07ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:107) with incoming values : ('select_ln107_3', conv_combined/main.cpp:107) [434]  (0 ns)
	'select' operation ('select_ln106', conv_combined/main.cpp:106) [450]  (0.698 ns)
	'add' operation ('add_ln107', conv_combined/main.cpp:107) [468]  (2.55 ns)
	'add' operation ('tmp3_mid1', conv_combined/main.cpp:104) [473]  (0 ns)
	'add' operation ('p_mid1134', conv_combined/main.cpp:104) [474]  (3.82 ns)

 <State 97>: 5.55ns
The critical path consists of the following:
	'add' operation ('add_ln1118_2') [457]  (1.83 ns)
	'add' operation ('add_ln1118_3') [461]  (0 ns)
	'add' operation ('add_ln1118_4') [478]  (3.73 ns)

 <State 98>: 3.73ns
The critical path consists of the following:
	'add' operation ('add_ln1118_5') [482]  (0 ns)
	'add' operation ('add_ln1118_6') [491]  (3.73 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [493]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:37 [506]  (3.25 ns)

 <State 100>: 6.25ns
The critical path consists of the following:
	'add' operation of DSP[485] ('add_ln107_1', conv_combined/main.cpp:107) [485]  (2.1 ns)
	'add' operation ('add_ln1118') [495]  (1.68 ns)
	'icmp' operation ('addr_cmp') [512]  (2.47 ns)

 <State 101>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_2') on array 'x' [498]  (1.68 ns)

 <State 102>: 4.59ns
The critical path consists of the following:
	'load' operation ('dx_load_1') on array 'dx' [511]  (1.68 ns)
	'select' operation ('lhs') [513]  (0.805 ns)
	'add' operation of DSP[516] ('ret.V') [516]  (2.1 ns)

 <State 103>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[516] ('ret.V') [516]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dx' [518]  (3.25 ns)

 <State 104>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:38 [500]  (3.25 ns)
	'add' operation of DSP[503] ('ret.V') [503]  (2.1 ns)

 <State 105>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[503] ('ret.V') [503]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln2' on array 'dwbuf.V', conv_combined/main.cpp:38 [505]  (3.25 ns)

 <State 106>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703_1') [526]  (2.08 ns)

 <State 107>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:121) with incoming values : ('select_ln121_3', conv_combined/main.cpp:121) [540]  (0 ns)
	'mul' operation ('empty_83', conv_combined/main.cpp:121) [544]  (6.91 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:131) [628]  (7.3 ns)

 <State 109>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', conv_combined/main.cpp:120) [554]  (6.91 ns)

 <State 110>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', conv_combined/main.cpp:120) [554]  (6.91 ns)

 <State 111>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1189', conv_combined/main.cpp:121) [570]  (6.91 ns)

 <State 112>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln120_2', conv_combined/main.cpp:120) [561]  (0 ns)
	'select' operation ('select_ln121_1', conv_combined/main.cpp:121) [571]  (0.733 ns)
	'add' operation ('empty_88', conv_combined/main.cpp:120) [585]  (4.34 ns)

 <State 113>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln124_2', conv_combined/main.cpp:124) [579]  (1.82 ns)
	'add' operation ('add_ln124_3', conv_combined/main.cpp:124) [596]  (1.73 ns)
	'add' operation ('add_ln124_4', conv_combined/main.cpp:124) [600]  (1.73 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:123) [593]  (7.3 ns)

 <State 115>: 4.98ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:123) with incoming values : ('add_ln123', conv_combined/main.cpp:123) [603]  (0 ns)
	'add' operation ('add_ln124_5', conv_combined/main.cpp:124) [613]  (1.73 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:124) [615]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:124) on array 'dwbuf.V', conv_combined/main.cpp:38 [616]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:124) on array 'dwbuf.V', conv_combined/main.cpp:38 [616]  (3.25 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:124) [617]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [620]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [620]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [620]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [620]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [620]  (7.3 ns)

 <State 123>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:131) with incoming values : ('add_ln131', conv_combined/main.cpp:131) [631]  (0 ns)
	'add' operation ('add_ln131', conv_combined/main.cpp:131) [632]  (2.52 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1', conv_combined/main.cpp:132) on array 'dbbuf.V', conv_combined/main.cpp:41 [642]  (2.32 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:132) [643]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [646]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [646]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [646]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [646]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [646]  (7.3 ns)

 <State 131>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:70) [661]  (6.91 ns)

 <State 132>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:70) [661]  (6.91 ns)

 <State 133>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [664]  (6.98 ns)

 <State 134>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [664]  (6.98 ns)

 <State 135>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [664]  (6.98 ns)

 <State 136>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [664]  (6.98 ns)

 <State 137>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [664]  (6.98 ns)

 <State 138>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:70) [667]  (6.98 ns)

 <State 139>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:70) [667]  (6.98 ns)

 <State 140>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:70) [667]  (6.98 ns)

 <State 141>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:70) [667]  (6.98 ns)

 <State 142>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:70) [667]  (6.98 ns)

 <State 143>: 5.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten91', conv_combined/main.cpp:70) with incoming values : ('add_ln70_4', conv_combined/main.cpp:70) [672]  (0 ns)
	'add' operation ('add_ln70_4', conv_combined/main.cpp:70) [679]  (5.32 ns)

 <State 144>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[681] ('empty_57', conv_combined/main.cpp:70) [681]  (2.15 ns)

 <State 145>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[681] ('empty_57', conv_combined/main.cpp:70) [681]  (2.15 ns)

 <State 146>: 7.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten57', conv_combined/main.cpp:71) with incoming values : ('select_ln71_6', conv_combined/main.cpp:71) [674]  (0 ns)
	'icmp' operation ('icmp_ln71', conv_combined/main.cpp:71) [691]  (3.13 ns)
	'select' operation ('select_ln70', conv_combined/main.cpp:70) [692]  (0.698 ns)
	'add' operation ('add_ln71', conv_combined/main.cpp:71) [709]  (2.55 ns)
	'select' operation ('select_ln71_5', conv_combined/main.cpp:71) [719]  (0.698 ns)

 <State 147>: 4.93ns
The critical path consists of the following:
	'or' operation ('or_ln71', conv_combined/main.cpp:71) [711]  (0.978 ns)
	'select' operation ('select_ln71', conv_combined/main.cpp:71) [712]  (0.698 ns)
	'add' operation ('add_ln72', conv_combined/main.cpp:72) [720]  (2.55 ns)
	'select' operation ('select_ln72_1', conv_combined/main.cpp:72) [726]  (0.7 ns)

 <State 148>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[694] ('p_mid171', conv_combined/main.cpp:70) [694]  (2.15 ns)

 <State 149>: 4.13ns
The critical path consists of the following:
	'mul' operation of DSP[694] ('p_mid171', conv_combined/main.cpp:70) [694]  (0 ns)
	'select' operation ('select_ln70_1', conv_combined/main.cpp:70) [695]  (0.7 ns)
	'add' operation ('p_mid132', conv_combined/main.cpp:72) [727]  (1.68 ns)
	'select' operation ('select_ln72_2', conv_combined/main.cpp:72) [728]  (0.7 ns)
	'mul' operation of DSP[733] ('mul_ln72', conv_combined/main.cpp:72) [729]  (1.05 ns)

 <State 150>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[733] ('mul_ln72', conv_combined/main.cpp:72) [729]  (1.05 ns)

 <State 151>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln72', conv_combined/main.cpp:72) [722]  (0 ns)
	'or' operation ('or_ln72_1', conv_combined/main.cpp:72) [723]  (0 ns)
	'select' operation ('select_ln72', conv_combined/main.cpp:72) [724]  (0.978 ns)
	'add' operation of DSP[733] ('add_ln74', conv_combined/main.cpp:74) [733]  (2.1 ns)

 <State 152>: 5.58ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', conv_combined/main.cpp:70) on array 'bbuf.V', conv_combined/main.cpp:40 [701]  (2.32 ns)
	'store' operation ('store_ln74', conv_combined/main.cpp:74) of variable 'bbuf_V_load', conv_combined/main.cpp:70 on array 'y' [736]  (3.25 ns)

 <State 153>: 5.97ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:75) with incoming values : ('add_ln75', conv_combined/main.cpp:75) [740]  (0 ns)
	'add' operation ('tmp1', conv_combined/main.cpp:71) [747]  (0 ns)
	'add' operation ('empty_61', conv_combined/main.cpp:71) [748]  (3.82 ns)
	'mul' operation of DSP[749] ('empty_62', conv_combined/main.cpp:71) [749]  (2.15 ns)

 <State 154>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[749] ('empty_62', conv_combined/main.cpp:71) [749]  (2.15 ns)

 <State 155>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[749] ('empty_62', conv_combined/main.cpp:71) [749]  (2.15 ns)

 <State 156>: 1.68ns
The critical path consists of the following:
	'mul' operation of DSP[749] ('empty_62', conv_combined/main.cpp:71) [749]  (0 ns)
	'add' operation ('add_ln77', conv_combined/main.cpp:77) [752]  (1.68 ns)

 <State 157>: 3.36ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:76) with incoming values : ('add_ln76', conv_combined/main.cpp:76) [755]  (0 ns)
	'add' operation ('add_ln1116') [766]  (1.68 ns)
	'getelementptr' operation ('x_addr') [768]  (0 ns)
	'load' operation ('x_load') on array 'x' [769]  (1.68 ns)

 <State 158>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [769]  (1.68 ns)

 <State 159>: 3.76ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [769]  (1.68 ns)
	'add' operation ('add_ln703') [770]  (2.08 ns)

 <State 160>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_63' on array 'y' [773]  (3.25 ns)

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp5') [790]  (6.91 ns)

 <State 163>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul293') [791]  (6.91 ns)

 <State 164>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul293') [791]  (6.91 ns)

 <State 165>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln140', conv_combined/main.cpp:140) [792]  (2.47 ns)

 <State 166>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:141) with incoming values : ('add_ln140', conv_combined/main.cpp:140) [802]  (0 ns)
	'add' operation ('add_ln140', conv_combined/main.cpp:140) [803]  (2.52 ns)

 <State 167>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1', conv_combined/main.cpp:141) on array 'x' [812]  (1.68 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (conv_combined/main.cpp:141) [815]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv_combined/main.cpp:141) [816]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [817]  (7.3 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [817]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [817]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [817]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [817]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:142) [824]  (7.3 ns)

 <State 176>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
