


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         
    3 00000000         
    4 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
    5 00000000                 THUMB                        ; Instruções do tip
                                                            o Thumb-2
    6 00000000         
    7 00000000         ; Se alguma função do arquivo for chamada em outro arqui
                       vo 
    8 00000000                 EXPORT           TimerInit   ; Permite chamar GP
                                                            IO_Init de outro ar
                                                            quivo
    9 00000000         
   10 00000000         TimerInit
   11 00000000 4821            LDR              R0, =0x400FE604 ; SYSCTL_RCGCTI
                                                            MER_R
   12 00000002 6801            LDR              R1, [R0]
   13 00000004 F041 0104       ORR              R1, #2_100
   14 00000008 6001            STR              R1, [R0]
   15 0000000A         
   16 0000000A 4820            LDR              R0, =0x400FEA04 
                                                            ; SYSCTL_PRTIMER_R
   17 0000000C 6801            LDR              R1, [R0]
   18 0000000E         
   19 0000000E         conferir
   20 0000000E F011 0104       ANDS             R1, #2_100
   21 00000012 D0FC            BEQ              conferir
   22 00000014         
   23 00000014 481E            LDR              R0, =0x4003200C ; TIMER2_CTL_R
   24 00000016 6801            LDR              R1, [R0]
   25 00000018 F021 0101       BIC              R1, #2_1
   26 0000001C 6001            STR              R1, [R0]
   27 0000001E         
   28 0000001E 481D            LDR              R0, =0x40032000 ; TIMER2_CFG_R
   29 00000020 6801            LDR              R1, [R0]
   30 00000022 F021 0107       BIC              R1, #2_111
   31 00000026 6001            STR              R1, [R0]
   32 00000028         
   33 00000028 481B            LDR              R0, =0x40032004 ; TIMER2_TAMR_R
                                                            
   34 0000002A 6801            LDR              R1, [R0]
   35 0000002C F041 0102       ORR              R1, #2_10
   36 00000030 6001            STR              R1, [R0]
   37 00000032         
   38 00000032 481A            LDR              R0, =0x40032028 
                                                            ; TIMER2_TAILR_R
   39 00000034 6801            LDR              R1, [R0]
   40 00000036 491A            LDR              R1, =0x039386FF
   41 00000038 6001            STR              R1, [R0]
   42 0000003A         
   43 0000003A 481A            LDR              R0, =0x40032038 ; TIMER2_TAPR_R
                                                            
   44 0000003C F04F 0100       MOV              R1, #0
   45 00000040 6001            STR              R1, [R0]
   46 00000042         
   47 00000042 4819            LDR              R0, =0x40032024 ; TIMER2_ICR_R
   48 00000044 6801            LDR              R1, [R0]
   49 00000046 F041 0101       ORR              R1, #2_1



ARM Macro Assembler    Page 2 


   50 0000004A 6001            STR              R1, [R0]
   51 0000004C         
   52 0000004C 4817            LDR              R0, =0x40032018 ; TIMER2_IMR_R
   53 0000004E 6801            LDR              R1, [R0]
   54 00000050 F041 0101       ORR              R1, #2_1
   55 00000054 6001            STR              R1, [R0]
   56 00000056         
   57 00000056 4816            LDR              R0, =0xE000E414 ; NVIC_PRI5_R
   58 00000058 6801            LDR              R1, [R0]
   59 0000005A F04F 0207       MOV              R2, #2_111
   60 0000005E EA21 7142       BIC              R1, R2, LSL #29
   61 00000062 F04F 0204       MOV              R2, #2_100
   62 00000066 EA41 7142       ORR              R1, R2, LSL #29
   63 0000006A 6001            STR              R1, [R0]
   64 0000006C         
   65 0000006C 4811            LDR              R0, =0xE000E100 ; NVIC_EN0_R
   66 0000006E 6801            LDR              R1, [R0]
   67 00000070 F04F 0201       MOV              R2, #2_1
   68 00000074 EA41 51C2       ORR              R1, R2, LSL #23
   69 00000078 6001            STR              R1, [R0]
   70 0000007A         
   71 0000007A 4805            LDR              R0, =0x4003200C ; TIMER2_CTL_R
   72 0000007C 6801            LDR              R1, [R0]
   73 0000007E F041 0101       ORR              R1, #2_1
   74 00000082 6001            STR              R1, [R0]
   75 00000084         
   76 00000084         
   77 00000084         
   78 00000084         
   79 00000084         
   80 00000084         
   81 00000084         
   82 00000084         
   83 00000084         
   84 00000084         
   85 00000084         
   86 00000084         
   87 00000084         
   88 00000084         
   89 00000084         
   90 00000084         
   91 00000084         
   92 00000084         
   93 00000084         
   94 00000084         
   95 00000084         
   96 00000084         
   97 00000084         
   98 00000084         
   99 00000084         
  100 00000084         
  101 00000084         
  102 00000084         
  103 00000084         
  104 00000084         
  105 00000084         
  106 00000084 4770            BX               LR
  107 00000086         
  108 00000086 00 00           ALIGN                        ;Garante que o fim 



ARM Macro Assembler    Page 3 


                                                            da seção está alinh
                                                            ada 
  109 00000088                 END                          ;Fim do arquivo
              400FE604 
              400FEA04 
              4003200C 
              40032000 
              40032004 
              40032028 
              039386FF 
              40032038 
              40032024 
              40032018 
              E000E414 
              E000E100 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\timerinit.d -o.\objects\timerinit.o -IC:\Users\moi
se\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 -ID:\KEIL
\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION S
ETA 531" --predefine="TM4C1294NCPDT SETA 1" --list=.\listings\timerinit.lst Tim
erInit.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 4 in file TimerInit.s
   Uses
      None
Comment: .text unused
TimerInit 00000000

Symbol: TimerInit
   Definitions
      At line 10 in file TimerInit.s
   Uses
      At line 8 in file TimerInit.s
Comment: TimerInit used once
conferir 0000000E

Symbol: conferir
   Definitions
      At line 19 in file TimerInit.s
   Uses
      At line 21 in file TimerInit.s
Comment: conferir used once
3 symbols
339 symbols in table
