// Seed: 3964242302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_1[1];
  assign id_5 = id_4;
endmodule
module module_1;
  wor id_2;
  assign id_1[1'b0] = id_2;
  supply1 id_3, id_4;
  assign id_3 = 1;
  wire id_5;
  always @(posedge id_2 or 1'd0) begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2
  );
endmodule
