<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='233' type='bool llvm::SlotIndex::isRegister() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='231'>/// isRegister - Returns true if this is a normal register use/def slot.
    /// Note that early-clobber slots may also be used for uses and defs.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2293' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='335' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='470' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='487' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='1112' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='1115' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE'/>
