#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x142718350 .scope module, "Testbench" "Testbench" 2 8;
 .timescale -9 -12;
P_0x143809200 .param/l "FUNC_ADD" 0 2 23, C4<100011>;
P_0x143809240 .param/l "FUNC_AND" 0 2 25, C4<011111>;
P_0x143809280 .param/l "FUNC_JR" 0 2 33, C4<000001>;
P_0x1438092c0 .param/l "FUNC_NOR" 0 2 27, C4<010000>;
P_0x143809300 .param/l "FUNC_OR" 0 2 26, C4<101111>;
P_0x143809340 .param/l "FUNC_SLL" 0 2 30, C4<010010>;
P_0x143809380 .param/l "FUNC_SLLV" 0 2 29, C4<011000>;
P_0x1438093c0 .param/l "FUNC_SLT" 0 2 28, C4<010100>;
P_0x143809400 .param/l "FUNC_SRL" 0 2 32, C4<100010>;
P_0x143809440 .param/l "FUNC_SRLV" 0 2 31, C4<101000>;
P_0x143809480 .param/l "FUNC_SUB" 0 2 24, C4<010011>;
P_0x1438094c0 .param/l "OP_ADDI" 0 2 11, C4<010011>;
P_0x143809500 .param/l "OP_BEQ" 0 2 12, C4<011001>;
P_0x143809540 .param/l "OP_BGEZ" 0 2 21, C4<011110>;
P_0x143809580 .param/l "OP_BLT" 0 2 19, C4<011100>;
P_0x1438095c0 .param/l "OP_BNE" 0 2 16, C4<011010>;
P_0x143809600 .param/l "OP_BNEZ" 0 2 20, C4<011101>;
P_0x143809640 .param/l "OP_JAL" 0 2 18, C4<001111>;
P_0x143809680 .param/l "OP_JUMP" 0 2 17, C4<001100>;
P_0x1438096c0 .param/l "OP_LW" 0 2 14, C4<011000>;
P_0x143809700 .param/l "OP_R_TYPE" 0 2 10, C4<000000>;
P_0x143809740 .param/l "OP_SW" 0 2 15, C4<101000>;
v0x60000188fc30_0 .var "CLK", 0 0;
v0x60000188fcc0_0 .var "RST", 0 0;
v0x60000188fd50_0 .var "addr", 31 0;
v0x60000188fde0_0 .var/i "count", 31 0;
v0x60000188fe70_0 .var "data", 31 0;
v0x60000188ff00_0 .var/i "error", 31 0;
v0x600001898000_0 .var/i "i", 31 0;
v0x600001898090_0 .var "instr_name", 79 0;
v0x600001898120_0 .var "instruction", 31 0;
v0x6000018981b0_0 .var/i "mem_error", 31 0;
v0x600001898240 .array "mem_file", 127 0, 7 0;
v0x6000018982d0 .array "memory", 31 0;
v0x6000018982d0_0 .net v0x6000018982d0 0, 31 0, L_0x600001b88820; 1 drivers
v0x6000018982d0_1 .net v0x6000018982d0 1, 31 0, L_0x600001b888c0; 1 drivers
v0x6000018982d0_2 .net v0x6000018982d0 2, 31 0, L_0x600001b88960; 1 drivers
v0x6000018982d0_3 .net v0x6000018982d0 3, 31 0, L_0x600001b88a00; 1 drivers
v0x6000018982d0_4 .net v0x6000018982d0 4, 31 0, L_0x600001b88aa0; 1 drivers
v0x6000018982d0_5 .net v0x6000018982d0 5, 31 0, L_0x600001b88b40; 1 drivers
v0x6000018982d0_6 .net v0x6000018982d0 6, 31 0, L_0x600001b88be0; 1 drivers
v0x6000018982d0_7 .net v0x6000018982d0 7, 31 0, L_0x600001b88c80; 1 drivers
v0x6000018982d0_8 .net v0x6000018982d0 8, 31 0, L_0x600001b88d20; 1 drivers
v0x6000018982d0_9 .net v0x6000018982d0 9, 31 0, L_0x600001b88dc0; 1 drivers
v0x6000018982d0_10 .net v0x6000018982d0 10, 31 0, L_0x600001b88e60; 1 drivers
v0x6000018982d0_11 .net v0x6000018982d0 11, 31 0, L_0x600001b88f00; 1 drivers
v0x6000018982d0_12 .net v0x6000018982d0 12, 31 0, L_0x600001b88fa0; 1 drivers
v0x6000018982d0_13 .net v0x6000018982d0 13, 31 0, L_0x600001b89040; 1 drivers
v0x6000018982d0_14 .net v0x6000018982d0 14, 31 0, L_0x600001b890e0; 1 drivers
v0x6000018982d0_15 .net v0x6000018982d0 15, 31 0, L_0x600001b89180; 1 drivers
v0x6000018982d0_16 .net v0x6000018982d0 16, 31 0, L_0x600001b89220; 1 drivers
v0x6000018982d0_17 .net v0x6000018982d0 17, 31 0, L_0x600001b892c0; 1 drivers
v0x6000018982d0_18 .net v0x6000018982d0 18, 31 0, L_0x600001b89360; 1 drivers
v0x6000018982d0_19 .net v0x6000018982d0 19, 31 0, L_0x600001b89400; 1 drivers
v0x6000018982d0_20 .net v0x6000018982d0 20, 31 0, L_0x600001b894a0; 1 drivers
v0x6000018982d0_21 .net v0x6000018982d0 21, 31 0, L_0x600001b89540; 1 drivers
v0x6000018982d0_22 .net v0x6000018982d0 22, 31 0, L_0x600001b895e0; 1 drivers
v0x6000018982d0_23 .net v0x6000018982d0 23, 31 0, L_0x600001b89680; 1 drivers
v0x6000018982d0_24 .net v0x6000018982d0 24, 31 0, L_0x600001b89720; 1 drivers
v0x6000018982d0_25 .net v0x6000018982d0 25, 31 0, L_0x600001b897c0; 1 drivers
v0x6000018982d0_26 .net v0x6000018982d0 26, 31 0, L_0x600001b89860; 1 drivers
v0x6000018982d0_27 .net v0x6000018982d0 27, 31 0, L_0x600001b89900; 1 drivers
v0x6000018982d0_28 .net v0x6000018982d0 28, 31 0, L_0x600001b899a0; 1 drivers
v0x6000018982d0_29 .net v0x6000018982d0 29, 31 0, L_0x600001b89a40; 1 drivers
v0x6000018982d0_30 .net v0x6000018982d0 30, 31 0, L_0x600001b89ae0; 1 drivers
v0x6000018982d0_31 .net v0x6000018982d0 31, 31 0, L_0x600001b89b80; 1 drivers
v0x600001898360_0 .var "pc", 31 0;
v0x6000018983f0_0 .var "rd", 4 0;
v0x600001898480_0 .var/i "reg_error", 31 0;
v0x600001898510 .array "register_file", 31 0, 31 0;
v0x6000018985a0_0 .var "rs", 4 0;
v0x600001898630_0 .var "rt", 4 0;
v0x6000018986c0_0 .var/i "score", 31 0;
v0x600001898750_0 .var/i "testing", 31 0;
v0x6000018987e0_0 .var/i "total_score", 31 0;
v0x600001898870_0 .var/i "wa", 31 0;
E_0x600003fb2580 .event negedge, v0x600001883210_0;
S_0x1427173b0 .scope module, "cpu" "Simple_Single_CPU" 2 61, 3 15 0, S_0x142718350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
L_0x600000194930 .functor NOT 1, v0x600001883600_0, C4<0>, C4<0>, C4<0>;
L_0x6000001949a0 .functor XOR 1, L_0x600000194930, L_0x600001b8ae40, C4<0>, C4<0>;
L_0x600000194a10 .functor AND 1, v0x600001883690_0, L_0x6000001949a0, C4<1>, C4<1>;
L_0x600000194b60 .functor NOT 1, v0x6000018819e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000194bd0 .functor AND 1, v0x6000018839f0_0, L_0x600000194b60, C4<1>, C4<1>;
v0x6000018929a0_0 .net "ALUOp", 1 0, v0x6000018834e0_0;  1 drivers
v0x600001892a30_0 .net "ALUSrc", 0 0, v0x600001883570_0;  1 drivers
v0x600001892ac0_0 .net "ALU_operation", 3 0, v0x6000018818c0_0;  1 drivers
v0x600001892b50_0 .net "ALUresult", 31 0, v0x600001882880_0;  1 drivers
v0x600001892be0_0 .net "ALUsrcData", 31 0, L_0x600001b8ada0;  1 drivers
v0x600001892c70_0 .net "Branch", 0 0, v0x600001883690_0;  1 drivers
v0x600001892d00_0 .net "BranchType", 0 0, v0x600001883600_0;  1 drivers
v0x600001892d90_0 .net "DataNoJal", 31 0, L_0x600001b8cf00;  1 drivers
v0x600001892e20_0 .net "FURslt", 1 0, v0x600001881950_0;  1 drivers
v0x600001892eb0_0 .net "JRsrc", 0 0, v0x6000018819e0_0;  1 drivers
v0x600001892f40_0 .net "Jump", 0 0, v0x600001883720_0;  1 drivers
v0x600001892fd0_0 .net "MemData", 31 0, v0x600001883330_0;  1 drivers
v0x600001893060_0 .net "MemRead", 0 0, v0x6000018837b0_0;  1 drivers
v0x6000018930f0_0 .net "MemWrite", 0 0, v0x600001883840_0;  1 drivers
v0x600001893180_0 .net "MemtoReg", 0 0, v0x6000018838d0_0;  1 drivers
v0x600001893210_0 .net "RSdata", 31 0, L_0x600000194a80;  1 drivers
v0x6000018932a0_0 .net "RTdata", 31 0, L_0x600000194af0;  1 drivers
v0x600001893330_0 .net "RegAddr", 4 0, L_0x600001b8a440;  1 drivers
v0x6000018933c0_0 .net "RegAddrTemp", 4 0, L_0x600001b8a260;  1 drivers
v0x600001893450_0 .net "RegData", 31 0, L_0x600001b8ba20;  1 drivers
v0x6000018934e0_0 .net "RegDst", 0 0, v0x600001883960_0;  1 drivers
v0x600001893570_0 .net "RegWrite", 0 0, v0x6000018839f0_0;  1 drivers
v0x600001893600_0 .net "WriteData", 31 0, L_0x600001b8cfa0;  1 drivers
v0x600001893690_0 .net *"_ivl_10", 0 0, L_0x6000001949a0;  1 drivers
v0x600001893720_0 .net *"_ivl_15", 3 0, L_0x600001b89fe0;  1 drivers
v0x6000018937b0_0 .net *"_ivl_17", 25 0, L_0x600001b8a080;  1 drivers
L_0x1280080a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001893840_0 .net/2u *"_ivl_18", 1 0, L_0x1280080a0;  1 drivers
v0x6000018938d0_0 .net *"_ivl_3", 29 0, L_0x600001b89d60;  1 drivers
v0x600001893960_0 .net *"_ivl_32", 0 0, L_0x600000194b60;  1 drivers
L_0x128008058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000018939f0_0 .net/2u *"_ivl_4", 1 0, L_0x128008058;  1 drivers
v0x600001893a80_0 .net *"_ivl_8", 0 0, L_0x600000194930;  1 drivers
v0x600001893b10_0 .net "clk_i", 0 0, v0x60000188fc30_0;  1 drivers
v0x600001893ba0_0 .net "extendData", 31 0, L_0x600001b8ab20;  1 drivers
v0x600001893c30_0 .net "instr", 31 0, v0x600001883c30_0;  1 drivers
v0x600001893cc0_0 .net "leftRight", 0 0, v0x600001881b00_0;  1 drivers
v0x600001893d50_0 .net "overflow", 0 0, L_0x600000194f50;  1 drivers
v0x600001893de0_0 .net "pc_add", 31 0, L_0x600001b89c20;  1 drivers
v0x600001893e70_0 .net "pc_branch", 31 0, L_0x600001b89cc0;  1 drivers
v0x600001893f00_0 .net "pc_in", 31 0, L_0x600001b8a1c0;  1 drivers
v0x600001894000_0 .net "pc_no_jump", 31 0, L_0x600001b89ea0;  1 drivers
v0x600001894090_0 .net "pc_out", 31 0, v0x600001890ea0_0;  1 drivers
v0x600001894120_0 .net "pc_temp", 31 0, L_0x600001b89f40;  1 drivers
v0x6000018941b0_0 .net "rst_n", 0 0, v0x60000188fcc0_0;  1 drivers
v0x600001894240_0 .net "sftResult", 31 0, L_0x600001b8b660;  1 drivers
v0x6000018942d0_0 .net "sftVariable", 0 0, v0x600001881b90_0;  1 drivers
v0x600001894360_0 .net "shamt", 4 0, L_0x600001b8b340;  1 drivers
v0x6000018943f0_0 .net "zero", 0 0, L_0x600001b8ae40;  1 drivers
v0x600001894480_0 .net "zeroData", 31 0, L_0x600001b8ac60;  1 drivers
L_0x600001b89d60 .part L_0x600001b8ab20, 0, 30;
L_0x600001b89e00 .concat [ 2 30 0 0], L_0x128008058, L_0x600001b89d60;
L_0x600001b89fe0 .part L_0x600001b89c20, 28, 4;
L_0x600001b8a080 .part v0x600001883c30_0, 0, 26;
L_0x600001b8a120 .concat [ 2 26 4 0], L_0x1280080a0, L_0x600001b8a080, L_0x600001b89fe0;
L_0x600001b8a300 .part v0x600001883c30_0, 16, 5;
L_0x600001b8a3a0 .part v0x600001883c30_0, 11, 5;
L_0x600001b8a760 .part v0x600001883c30_0, 21, 5;
L_0x600001b8a800 .part v0x600001883c30_0, 16, 5;
L_0x600001b8a8a0 .part v0x600001883c30_0, 26, 6;
L_0x600001b8a940 .part v0x600001883c30_0, 0, 6;
L_0x600001b8abc0 .part v0x600001883c30_0, 0, 16;
L_0x600001b8ad00 .part v0x600001883c30_0, 0, 16;
L_0x600001b8b3e0 .part v0x600001883c30_0, 6, 5;
L_0x600001b8b480 .part L_0x600000194a80, 0, 5;
S_0x142705cb0 .scope module, "AC" "ALU_Ctrl" 3 161, 4 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALU_operation_o";
    .port_info 3 /OUTPUT 2 "FURslt_o";
    .port_info 4 /OUTPUT 1 "sftVariable_o";
    .port_info 5 /OUTPUT 1 "leftRight_o";
    .port_info 6 /OUTPUT 1 "JRsrc_o";
P_0x143812c00 .param/l "ADD" 0 4 30, C4<0000>;
P_0x143812c40 .param/l "ALU_ADD" 0 4 13, C4<01>;
P_0x143812c80 .param/l "ALU_LESS" 0 4 15, C4<11>;
P_0x143812cc0 .param/l "ALU_OP_R_TYPE" 0 4 12, C4<00>;
P_0x143812d00 .param/l "ALU_SUB" 0 4 14, C4<10>;
P_0x143812d40 .param/l "AND" 0 4 32, C4<0010>;
P_0x143812d80 .param/l "FUNC_ADD" 0 4 17, C4<100011>;
P_0x143812dc0 .param/l "FUNC_AND" 0 4 19, C4<011111>;
P_0x143812e00 .param/l "FUNC_JR" 0 4 27, C4<000001>;
P_0x143812e40 .param/l "FUNC_NOR" 0 4 21, C4<010000>;
P_0x143812e80 .param/l "FUNC_OR" 0 4 20, C4<101111>;
P_0x143812ec0 .param/l "FUNC_SLL" 0 4 24, C4<010010>;
P_0x143812f00 .param/l "FUNC_SLLV" 0 4 23, C4<011000>;
P_0x143812f40 .param/l "FUNC_SLT" 0 4 22, C4<010100>;
P_0x143812f80 .param/l "FUNC_SRL" 0 4 26, C4<100010>;
P_0x143812fc0 .param/l "FUNC_SRLV" 0 4 25, C4<101000>;
P_0x143813000 .param/l "FUNC_SUB" 0 4 18, C4<010011>;
P_0x143813040 .param/l "LESS" 0 4 35, C4<0111>;
P_0x143813080 .param/l "NO" 0 4 42, C4<0>;
P_0x1438130c0 .param/l "NOR" 0 4 34, C4<1100>;
P_0x143813100 .param/l "OR" 0 4 33, C4<0110>;
P_0x143813140 .param/l "SRC_ALU" 0 4 38, C4<00>;
P_0x143813180 .param/l "SRC_SHIFTER" 0 4 39, C4<01>;
P_0x1438131c0 .param/l "SRC_ZERO_FILL" 0 4 40, C4<10>;
P_0x143813200 .param/l "SUB" 0 4 31, C4<0001>;
P_0x143813240 .param/l "YES" 0 4 43, C4<1>;
v0x600001881830_0 .net "ALUOp_i", 1 0, v0x6000018834e0_0;  alias, 1 drivers
v0x6000018818c0_0 .var "ALU_operation_o", 3 0;
v0x600001881950_0 .var "FURslt_o", 1 0;
v0x6000018819e0_0 .var "JRsrc_o", 0 0;
v0x600001881a70_0 .net "funct_i", 5 0, L_0x600001b8a940;  1 drivers
v0x600001881b00_0 .var "leftRight_o", 0 0;
v0x600001881b90_0 .var "sftVariable_o", 0 0;
E_0x600003fb2c80 .event anyedge, v0x600001881a70_0, v0x600001881830_0;
S_0x142705e20 .scope module, "ALU" "ALU" 3 190, 5 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1";
    .port_info 1 /INPUT 32 "aluSrc2";
    .port_info 2 /INPUT 4 "ALU_operation_i";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
P_0x1427061b0 .param/l "ADD" 0 5 10, C4<0000>;
P_0x1427061f0 .param/l "AND" 0 5 12, C4<0010>;
P_0x142706230 .param/l "LESS" 0 5 15, C4<0111>;
P_0x142706270 .param/l "NOR" 0 5 14, C4<1100>;
P_0x1427062b0 .param/l "OR" 0 5 13, C4<0110>;
P_0x1427062f0 .param/l "SUB" 0 5 11, C4<0001>;
L_0x600000194cb0 .functor XOR 1, L_0x600001b8af80, L_0x600001b8b020, C4<0>, C4<0>;
L_0x600000194d20 .functor XOR 1, L_0x600001b8aee0, L_0x600000194cb0, C4<0>, C4<0>;
L_0x600000194d90 .functor NOT 1, L_0x600000194d20, C4<0>, C4<0>, C4<0>;
L_0x600000194e00 .functor XOR 1, L_0x600001b8b0c0, L_0x600001b8b160, C4<0>, C4<0>;
L_0x600000194e70 .functor AND 1, L_0x600000194d90, L_0x600000194e00, C4<1>, C4<1>;
L_0x600000194ee0 .functor OR 1, L_0x600001b8b200, L_0x600001b8b2a0, C4<0>, C4<0>;
L_0x600000194f50 .functor AND 1, L_0x600000194e70, L_0x600000194ee0, C4<1>, C4<1>;
v0x600001881cb0_0 .net "ALU_operation_i", 3 0, v0x6000018818c0_0;  alias, 1 drivers
L_0x128008208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001881d40_0 .net/2u *"_ivl_0", 31 0, L_0x128008208;  1 drivers
v0x600001881dd0_0 .net *"_ivl_11", 0 0, L_0x600001b8b020;  1 drivers
v0x600001881e60_0 .net *"_ivl_12", 0 0, L_0x600000194cb0;  1 drivers
v0x600001881ef0_0 .net *"_ivl_14", 0 0, L_0x600000194d20;  1 drivers
v0x600001881f80_0 .net *"_ivl_16", 0 0, L_0x600000194d90;  1 drivers
v0x600001882010_0 .net *"_ivl_19", 0 0, L_0x600001b8b0c0;  1 drivers
v0x6000018820a0_0 .net *"_ivl_21", 0 0, L_0x600001b8b160;  1 drivers
v0x600001882130_0 .net *"_ivl_22", 0 0, L_0x600000194e00;  1 drivers
v0x6000018821c0_0 .net *"_ivl_24", 0 0, L_0x600000194e70;  1 drivers
L_0x128008298 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600001882250_0 .net/2u *"_ivl_26", 3 0, L_0x128008298;  1 drivers
v0x6000018822e0_0 .net *"_ivl_28", 0 0, L_0x600001b8b200;  1 drivers
L_0x1280082e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001882370_0 .net/2u *"_ivl_30", 3 0, L_0x1280082e0;  1 drivers
v0x600001882400_0 .net *"_ivl_32", 0 0, L_0x600001b8b2a0;  1 drivers
v0x600001882490_0 .net *"_ivl_34", 0 0, L_0x600000194ee0;  1 drivers
L_0x128008250 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600001882520_0 .net/2u *"_ivl_4", 3 0, L_0x128008250;  1 drivers
v0x6000018825b0_0 .net *"_ivl_6", 0 0, L_0x600001b8aee0;  1 drivers
v0x600001882640_0 .net *"_ivl_9", 0 0, L_0x600001b8af80;  1 drivers
v0x6000018826d0_0 .net/s "aluSrc1", 31 0, L_0x600000194a80;  alias, 1 drivers
v0x600001882760_0 .net/s "aluSrc2", 31 0, L_0x600001b8ada0;  alias, 1 drivers
v0x6000018827f0_0 .net "overflow", 0 0, L_0x600000194f50;  alias, 1 drivers
v0x600001882880_0 .var "result", 31 0;
v0x600001882910_0 .net "zero", 0 0, L_0x600001b8ae40;  alias, 1 drivers
E_0x600003fb2e80 .event anyedge, v0x6000018818c0_0, v0x600001882760_0, v0x6000018826d0_0;
L_0x600001b8ae40 .cmp/eq 32, v0x600001882880_0, L_0x128008208;
L_0x600001b8aee0 .cmp/eq 4, v0x6000018818c0_0, L_0x128008250;
L_0x600001b8af80 .part L_0x600000194a80, 31, 1;
L_0x600001b8b020 .part L_0x600001b8ada0, 31, 1;
L_0x600001b8b0c0 .part L_0x600000194a80, 31, 1;
L_0x600001b8b160 .part v0x600001882880_0, 31, 1;
L_0x600001b8b200 .cmp/eq 4, v0x6000018818c0_0, L_0x128008298;
L_0x600001b8b2a0 .cmp/eq 4, v0x6000018818c0_0, L_0x1280082e0;
S_0x142706330 .scope module, "ALU_src2Src" "Mux2to1" 3 183, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb2ec0 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x6000018829a0_0 .net "data0_i", 31 0, L_0x600000194af0;  alias, 1 drivers
v0x600001882a30_0 .net "data1_i", 31 0, L_0x600001b8ab20;  alias, 1 drivers
v0x600001882ac0_0 .net "data_o", 31 0, L_0x600001b8ada0;  alias, 1 drivers
v0x600001882b50_0 .net "select_i", 0 0, v0x600001883570_0;  alias, 1 drivers
L_0x600001b8ada0 .functor MUXZ 32, L_0x600000194af0, L_0x600001b8ab20, v0x600001883570_0, C4<>;
S_0x1427066b0 .scope module, "Adder1" "Adder" 3 73, 7 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x600001882be0_0 .net "src1_i", 31 0, v0x600001890ea0_0;  alias, 1 drivers
L_0x128008010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001882c70_0 .net "src2_i", 31 0, L_0x128008010;  1 drivers
v0x600001882d00_0 .net "sum_o", 31 0, L_0x600001b89c20;  alias, 1 drivers
L_0x600001b89c20 .arith/sum 32, v0x600001890ea0_0, L_0x128008010;
S_0x142706820 .scope module, "Adder2" "Adder" 3 79, 7 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x600001882d90_0 .net "src1_i", 31 0, L_0x600001b89c20;  alias, 1 drivers
v0x600001882e20_0 .net "src2_i", 31 0, L_0x600001b89e00;  1 drivers
v0x600001882eb0_0 .net "sum_o", 31 0, L_0x600001b89cc0;  alias, 1 drivers
L_0x600001b89cc0 .arith/sum 32, L_0x600001b89c20, L_0x600001b89e00;
S_0x142706990 .scope module, "DM" "Data_Memory" 3 225, 8 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600001882fd0 .array "Mem", 127 0, 7 0;
v0x600001883060_0 .net "MemRead_i", 0 0, v0x6000018837b0_0;  alias, 1 drivers
v0x6000018830f0_0 .net "MemWrite_i", 0 0, v0x600001883840_0;  alias, 1 drivers
v0x600001883180_0 .net "addr_i", 31 0, L_0x600001b8ba20;  alias, 1 drivers
v0x600001883210_0 .net "clk_i", 0 0, v0x60000188fc30_0;  alias, 1 drivers
v0x6000018832a0_0 .net "data_i", 31 0, L_0x600000194af0;  alias, 1 drivers
v0x600001883330_0 .var "data_o", 31 0;
v0x6000018833c0_0 .var/i "i", 31 0;
v0x600001883450 .array "memory", 31 0;
v0x600001883450_0 .net/s v0x600001883450 0, 31 0, L_0x600001b8bac0; 1 drivers
v0x600001883450_1 .net/s v0x600001883450 1, 31 0, L_0x600001b8bb60; 1 drivers
v0x600001883450_2 .net/s v0x600001883450 2, 31 0, L_0x600001b8bc00; 1 drivers
v0x600001883450_3 .net/s v0x600001883450 3, 31 0, L_0x600001b8bca0; 1 drivers
v0x600001883450_4 .net/s v0x600001883450 4, 31 0, L_0x600001b8bd40; 1 drivers
v0x600001883450_5 .net/s v0x600001883450 5, 31 0, L_0x600001b8bde0; 1 drivers
v0x600001883450_6 .net/s v0x600001883450 6, 31 0, L_0x600001b8be80; 1 drivers
v0x600001883450_7 .net/s v0x600001883450 7, 31 0, L_0x600001b8bf20; 1 drivers
v0x600001883450_8 .net/s v0x600001883450 8, 31 0, L_0x600001b8c000; 1 drivers
v0x600001883450_9 .net/s v0x600001883450 9, 31 0, L_0x600001b8c0a0; 1 drivers
v0x600001883450_10 .net/s v0x600001883450 10, 31 0, L_0x600001b8c140; 1 drivers
v0x600001883450_11 .net/s v0x600001883450 11, 31 0, L_0x600001b8c1e0; 1 drivers
v0x600001883450_12 .net/s v0x600001883450 12, 31 0, L_0x600001b8c280; 1 drivers
v0x600001883450_13 .net/s v0x600001883450 13, 31 0, L_0x600001b8c320; 1 drivers
v0x600001883450_14 .net/s v0x600001883450 14, 31 0, L_0x600001b8c3c0; 1 drivers
v0x600001883450_15 .net/s v0x600001883450 15, 31 0, L_0x600001b8c460; 1 drivers
v0x600001883450_16 .net/s v0x600001883450 16, 31 0, L_0x600001b8c500; 1 drivers
v0x600001883450_17 .net/s v0x600001883450 17, 31 0, L_0x600001b8c5a0; 1 drivers
v0x600001883450_18 .net/s v0x600001883450 18, 31 0, L_0x600001b8c640; 1 drivers
v0x600001883450_19 .net/s v0x600001883450 19, 31 0, L_0x600001b8c780; 1 drivers
v0x600001883450_20 .net/s v0x600001883450 20, 31 0, L_0x600001b8c820; 1 drivers
v0x600001883450_21 .net/s v0x600001883450 21, 31 0, L_0x600001b8c6e0; 1 drivers
v0x600001883450_22 .net/s v0x600001883450 22, 31 0, L_0x600001b8c8c0; 1 drivers
v0x600001883450_23 .net/s v0x600001883450 23, 31 0, L_0x600001b8c960; 1 drivers
v0x600001883450_24 .net/s v0x600001883450 24, 31 0, L_0x600001b8ca00; 1 drivers
v0x600001883450_25 .net/s v0x600001883450 25, 31 0, L_0x600001b8caa0; 1 drivers
v0x600001883450_26 .net/s v0x600001883450 26, 31 0, L_0x600001b8cb40; 1 drivers
v0x600001883450_27 .net/s v0x600001883450 27, 31 0, L_0x600001b8cbe0; 1 drivers
v0x600001883450_28 .net/s v0x600001883450 28, 31 0, L_0x600001b8cc80; 1 drivers
v0x600001883450_29 .net/s v0x600001883450 29, 31 0, L_0x600001b8cd20; 1 drivers
v0x600001883450_30 .net/s v0x600001883450 30, 31 0, L_0x600001b8cdc0; 1 drivers
v0x600001883450_31 .net/s v0x600001883450 31, 31 0, L_0x600001b8ce60; 1 drivers
E_0x600003fb2f80 .event anyedge, v0x600001883060_0, v0x600001883180_0;
E_0x600003fb2fc0 .event posedge, v0x600001883210_0;
v0x600001882fd0_0 .array/port v0x600001882fd0, 0;
v0x600001882fd0_1 .array/port v0x600001882fd0, 1;
v0x600001882fd0_2 .array/port v0x600001882fd0, 2;
v0x600001882fd0_3 .array/port v0x600001882fd0, 3;
L_0x600001b8bac0 .concat [ 8 8 8 8], v0x600001882fd0_0, v0x600001882fd0_1, v0x600001882fd0_2, v0x600001882fd0_3;
v0x600001882fd0_4 .array/port v0x600001882fd0, 4;
v0x600001882fd0_5 .array/port v0x600001882fd0, 5;
v0x600001882fd0_6 .array/port v0x600001882fd0, 6;
v0x600001882fd0_7 .array/port v0x600001882fd0, 7;
L_0x600001b8bb60 .concat [ 8 8 8 8], v0x600001882fd0_4, v0x600001882fd0_5, v0x600001882fd0_6, v0x600001882fd0_7;
v0x600001882fd0_8 .array/port v0x600001882fd0, 8;
v0x600001882fd0_9 .array/port v0x600001882fd0, 9;
v0x600001882fd0_10 .array/port v0x600001882fd0, 10;
v0x600001882fd0_11 .array/port v0x600001882fd0, 11;
L_0x600001b8bc00 .concat [ 8 8 8 8], v0x600001882fd0_8, v0x600001882fd0_9, v0x600001882fd0_10, v0x600001882fd0_11;
v0x600001882fd0_12 .array/port v0x600001882fd0, 12;
v0x600001882fd0_13 .array/port v0x600001882fd0, 13;
v0x600001882fd0_14 .array/port v0x600001882fd0, 14;
v0x600001882fd0_15 .array/port v0x600001882fd0, 15;
L_0x600001b8bca0 .concat [ 8 8 8 8], v0x600001882fd0_12, v0x600001882fd0_13, v0x600001882fd0_14, v0x600001882fd0_15;
v0x600001882fd0_16 .array/port v0x600001882fd0, 16;
v0x600001882fd0_17 .array/port v0x600001882fd0, 17;
v0x600001882fd0_18 .array/port v0x600001882fd0, 18;
v0x600001882fd0_19 .array/port v0x600001882fd0, 19;
L_0x600001b8bd40 .concat [ 8 8 8 8], v0x600001882fd0_16, v0x600001882fd0_17, v0x600001882fd0_18, v0x600001882fd0_19;
v0x600001882fd0_20 .array/port v0x600001882fd0, 20;
v0x600001882fd0_21 .array/port v0x600001882fd0, 21;
v0x600001882fd0_22 .array/port v0x600001882fd0, 22;
v0x600001882fd0_23 .array/port v0x600001882fd0, 23;
L_0x600001b8bde0 .concat [ 8 8 8 8], v0x600001882fd0_20, v0x600001882fd0_21, v0x600001882fd0_22, v0x600001882fd0_23;
v0x600001882fd0_24 .array/port v0x600001882fd0, 24;
v0x600001882fd0_25 .array/port v0x600001882fd0, 25;
v0x600001882fd0_26 .array/port v0x600001882fd0, 26;
v0x600001882fd0_27 .array/port v0x600001882fd0, 27;
L_0x600001b8be80 .concat [ 8 8 8 8], v0x600001882fd0_24, v0x600001882fd0_25, v0x600001882fd0_26, v0x600001882fd0_27;
v0x600001882fd0_28 .array/port v0x600001882fd0, 28;
v0x600001882fd0_29 .array/port v0x600001882fd0, 29;
v0x600001882fd0_30 .array/port v0x600001882fd0, 30;
v0x600001882fd0_31 .array/port v0x600001882fd0, 31;
L_0x600001b8bf20 .concat [ 8 8 8 8], v0x600001882fd0_28, v0x600001882fd0_29, v0x600001882fd0_30, v0x600001882fd0_31;
v0x600001882fd0_32 .array/port v0x600001882fd0, 32;
v0x600001882fd0_33 .array/port v0x600001882fd0, 33;
v0x600001882fd0_34 .array/port v0x600001882fd0, 34;
v0x600001882fd0_35 .array/port v0x600001882fd0, 35;
L_0x600001b8c000 .concat [ 8 8 8 8], v0x600001882fd0_32, v0x600001882fd0_33, v0x600001882fd0_34, v0x600001882fd0_35;
v0x600001882fd0_36 .array/port v0x600001882fd0, 36;
v0x600001882fd0_37 .array/port v0x600001882fd0, 37;
v0x600001882fd0_38 .array/port v0x600001882fd0, 38;
v0x600001882fd0_39 .array/port v0x600001882fd0, 39;
L_0x600001b8c0a0 .concat [ 8 8 8 8], v0x600001882fd0_36, v0x600001882fd0_37, v0x600001882fd0_38, v0x600001882fd0_39;
v0x600001882fd0_40 .array/port v0x600001882fd0, 40;
v0x600001882fd0_41 .array/port v0x600001882fd0, 41;
v0x600001882fd0_42 .array/port v0x600001882fd0, 42;
v0x600001882fd0_43 .array/port v0x600001882fd0, 43;
L_0x600001b8c140 .concat [ 8 8 8 8], v0x600001882fd0_40, v0x600001882fd0_41, v0x600001882fd0_42, v0x600001882fd0_43;
v0x600001882fd0_44 .array/port v0x600001882fd0, 44;
v0x600001882fd0_45 .array/port v0x600001882fd0, 45;
v0x600001882fd0_46 .array/port v0x600001882fd0, 46;
v0x600001882fd0_47 .array/port v0x600001882fd0, 47;
L_0x600001b8c1e0 .concat [ 8 8 8 8], v0x600001882fd0_44, v0x600001882fd0_45, v0x600001882fd0_46, v0x600001882fd0_47;
v0x600001882fd0_48 .array/port v0x600001882fd0, 48;
v0x600001882fd0_49 .array/port v0x600001882fd0, 49;
v0x600001882fd0_50 .array/port v0x600001882fd0, 50;
v0x600001882fd0_51 .array/port v0x600001882fd0, 51;
L_0x600001b8c280 .concat [ 8 8 8 8], v0x600001882fd0_48, v0x600001882fd0_49, v0x600001882fd0_50, v0x600001882fd0_51;
v0x600001882fd0_52 .array/port v0x600001882fd0, 52;
v0x600001882fd0_53 .array/port v0x600001882fd0, 53;
v0x600001882fd0_54 .array/port v0x600001882fd0, 54;
v0x600001882fd0_55 .array/port v0x600001882fd0, 55;
L_0x600001b8c320 .concat [ 8 8 8 8], v0x600001882fd0_52, v0x600001882fd0_53, v0x600001882fd0_54, v0x600001882fd0_55;
v0x600001882fd0_56 .array/port v0x600001882fd0, 56;
v0x600001882fd0_57 .array/port v0x600001882fd0, 57;
v0x600001882fd0_58 .array/port v0x600001882fd0, 58;
v0x600001882fd0_59 .array/port v0x600001882fd0, 59;
L_0x600001b8c3c0 .concat [ 8 8 8 8], v0x600001882fd0_56, v0x600001882fd0_57, v0x600001882fd0_58, v0x600001882fd0_59;
v0x600001882fd0_60 .array/port v0x600001882fd0, 60;
v0x600001882fd0_61 .array/port v0x600001882fd0, 61;
v0x600001882fd0_62 .array/port v0x600001882fd0, 62;
v0x600001882fd0_63 .array/port v0x600001882fd0, 63;
L_0x600001b8c460 .concat [ 8 8 8 8], v0x600001882fd0_60, v0x600001882fd0_61, v0x600001882fd0_62, v0x600001882fd0_63;
v0x600001882fd0_64 .array/port v0x600001882fd0, 64;
v0x600001882fd0_65 .array/port v0x600001882fd0, 65;
v0x600001882fd0_66 .array/port v0x600001882fd0, 66;
v0x600001882fd0_67 .array/port v0x600001882fd0, 67;
L_0x600001b8c500 .concat [ 8 8 8 8], v0x600001882fd0_64, v0x600001882fd0_65, v0x600001882fd0_66, v0x600001882fd0_67;
v0x600001882fd0_68 .array/port v0x600001882fd0, 68;
v0x600001882fd0_69 .array/port v0x600001882fd0, 69;
v0x600001882fd0_70 .array/port v0x600001882fd0, 70;
v0x600001882fd0_71 .array/port v0x600001882fd0, 71;
L_0x600001b8c5a0 .concat [ 8 8 8 8], v0x600001882fd0_68, v0x600001882fd0_69, v0x600001882fd0_70, v0x600001882fd0_71;
v0x600001882fd0_72 .array/port v0x600001882fd0, 72;
v0x600001882fd0_73 .array/port v0x600001882fd0, 73;
v0x600001882fd0_74 .array/port v0x600001882fd0, 74;
v0x600001882fd0_75 .array/port v0x600001882fd0, 75;
L_0x600001b8c640 .concat [ 8 8 8 8], v0x600001882fd0_72, v0x600001882fd0_73, v0x600001882fd0_74, v0x600001882fd0_75;
v0x600001882fd0_76 .array/port v0x600001882fd0, 76;
v0x600001882fd0_77 .array/port v0x600001882fd0, 77;
v0x600001882fd0_78 .array/port v0x600001882fd0, 78;
v0x600001882fd0_79 .array/port v0x600001882fd0, 79;
L_0x600001b8c780 .concat [ 8 8 8 8], v0x600001882fd0_76, v0x600001882fd0_77, v0x600001882fd0_78, v0x600001882fd0_79;
v0x600001882fd0_80 .array/port v0x600001882fd0, 80;
v0x600001882fd0_81 .array/port v0x600001882fd0, 81;
v0x600001882fd0_82 .array/port v0x600001882fd0, 82;
v0x600001882fd0_83 .array/port v0x600001882fd0, 83;
L_0x600001b8c820 .concat [ 8 8 8 8], v0x600001882fd0_80, v0x600001882fd0_81, v0x600001882fd0_82, v0x600001882fd0_83;
v0x600001882fd0_84 .array/port v0x600001882fd0, 84;
v0x600001882fd0_85 .array/port v0x600001882fd0, 85;
v0x600001882fd0_86 .array/port v0x600001882fd0, 86;
v0x600001882fd0_87 .array/port v0x600001882fd0, 87;
L_0x600001b8c6e0 .concat [ 8 8 8 8], v0x600001882fd0_84, v0x600001882fd0_85, v0x600001882fd0_86, v0x600001882fd0_87;
v0x600001882fd0_88 .array/port v0x600001882fd0, 88;
v0x600001882fd0_89 .array/port v0x600001882fd0, 89;
v0x600001882fd0_90 .array/port v0x600001882fd0, 90;
v0x600001882fd0_91 .array/port v0x600001882fd0, 91;
L_0x600001b8c8c0 .concat [ 8 8 8 8], v0x600001882fd0_88, v0x600001882fd0_89, v0x600001882fd0_90, v0x600001882fd0_91;
v0x600001882fd0_92 .array/port v0x600001882fd0, 92;
v0x600001882fd0_93 .array/port v0x600001882fd0, 93;
v0x600001882fd0_94 .array/port v0x600001882fd0, 94;
v0x600001882fd0_95 .array/port v0x600001882fd0, 95;
L_0x600001b8c960 .concat [ 8 8 8 8], v0x600001882fd0_92, v0x600001882fd0_93, v0x600001882fd0_94, v0x600001882fd0_95;
v0x600001882fd0_96 .array/port v0x600001882fd0, 96;
v0x600001882fd0_97 .array/port v0x600001882fd0, 97;
v0x600001882fd0_98 .array/port v0x600001882fd0, 98;
v0x600001882fd0_99 .array/port v0x600001882fd0, 99;
L_0x600001b8ca00 .concat [ 8 8 8 8], v0x600001882fd0_96, v0x600001882fd0_97, v0x600001882fd0_98, v0x600001882fd0_99;
v0x600001882fd0_100 .array/port v0x600001882fd0, 100;
v0x600001882fd0_101 .array/port v0x600001882fd0, 101;
v0x600001882fd0_102 .array/port v0x600001882fd0, 102;
v0x600001882fd0_103 .array/port v0x600001882fd0, 103;
L_0x600001b8caa0 .concat [ 8 8 8 8], v0x600001882fd0_100, v0x600001882fd0_101, v0x600001882fd0_102, v0x600001882fd0_103;
v0x600001882fd0_104 .array/port v0x600001882fd0, 104;
v0x600001882fd0_105 .array/port v0x600001882fd0, 105;
v0x600001882fd0_106 .array/port v0x600001882fd0, 106;
v0x600001882fd0_107 .array/port v0x600001882fd0, 107;
L_0x600001b8cb40 .concat [ 8 8 8 8], v0x600001882fd0_104, v0x600001882fd0_105, v0x600001882fd0_106, v0x600001882fd0_107;
v0x600001882fd0_108 .array/port v0x600001882fd0, 108;
v0x600001882fd0_109 .array/port v0x600001882fd0, 109;
v0x600001882fd0_110 .array/port v0x600001882fd0, 110;
v0x600001882fd0_111 .array/port v0x600001882fd0, 111;
L_0x600001b8cbe0 .concat [ 8 8 8 8], v0x600001882fd0_108, v0x600001882fd0_109, v0x600001882fd0_110, v0x600001882fd0_111;
v0x600001882fd0_112 .array/port v0x600001882fd0, 112;
v0x600001882fd0_113 .array/port v0x600001882fd0, 113;
v0x600001882fd0_114 .array/port v0x600001882fd0, 114;
v0x600001882fd0_115 .array/port v0x600001882fd0, 115;
L_0x600001b8cc80 .concat [ 8 8 8 8], v0x600001882fd0_112, v0x600001882fd0_113, v0x600001882fd0_114, v0x600001882fd0_115;
v0x600001882fd0_116 .array/port v0x600001882fd0, 116;
v0x600001882fd0_117 .array/port v0x600001882fd0, 117;
v0x600001882fd0_118 .array/port v0x600001882fd0, 118;
v0x600001882fd0_119 .array/port v0x600001882fd0, 119;
L_0x600001b8cd20 .concat [ 8 8 8 8], v0x600001882fd0_116, v0x600001882fd0_117, v0x600001882fd0_118, v0x600001882fd0_119;
v0x600001882fd0_120 .array/port v0x600001882fd0, 120;
v0x600001882fd0_121 .array/port v0x600001882fd0, 121;
v0x600001882fd0_122 .array/port v0x600001882fd0, 122;
v0x600001882fd0_123 .array/port v0x600001882fd0, 123;
L_0x600001b8cdc0 .concat [ 8 8 8 8], v0x600001882fd0_120, v0x600001882fd0_121, v0x600001882fd0_122, v0x600001882fd0_123;
v0x600001882fd0_124 .array/port v0x600001882fd0, 124;
v0x600001882fd0_125 .array/port v0x600001882fd0, 125;
v0x600001882fd0_126 .array/port v0x600001882fd0, 126;
v0x600001882fd0_127 .array/port v0x600001882fd0, 127;
L_0x600001b8ce60 .concat [ 8 8 8 8], v0x600001882fd0_124, v0x600001882fd0_125, v0x600001882fd0_126, v0x600001882fd0_127;
S_0x142706b00 .scope module, "Decoder" "Decoder" 3 147, 9 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Jump_o";
    .port_info 6 /OUTPUT 1 "Branch_o";
    .port_info 7 /OUTPUT 1 "BranchType_o";
    .port_info 8 /OUTPUT 1 "MemRead_o";
    .port_info 9 /OUTPUT 1 "MemWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
P_0x143813800 .param/l "ALU_ADD" 0 9 33, C4<01>;
P_0x143813840 .param/l "ALU_LESS" 0 9 35, C4<11>;
P_0x143813880 .param/l "ALU_OP_R_TYPE" 0 9 32, C4<00>;
P_0x1438138c0 .param/l "ALU_SUB" 0 9 34, C4<10>;
P_0x143813900 .param/l "DST_RD" 0 9 42, C4<1>;
P_0x143813940 .param/l "DST_RT" 0 9 41, C4<0>;
P_0x143813980 .param/l "NO" 0 9 28, C4<0>;
P_0x1438139c0 .param/l "OP_ADDI" 0 9 17, C4<010011>;
P_0x143813a00 .param/l "OP_BEQ" 0 9 18, C4<011001>;
P_0x143813a40 .param/l "OP_BGEZ" 0 9 26, C4<011110>;
P_0x143813a80 .param/l "OP_BLT" 0 9 24, C4<011100>;
P_0x143813ac0 .param/l "OP_BNE" 0 9 21, C4<011010>;
P_0x143813b00 .param/l "OP_BNEZ" 0 9 25, C4<011101>;
P_0x143813b40 .param/l "OP_JAL" 0 9 23, C4<001111>;
P_0x143813b80 .param/l "OP_JUMP" 0 9 22, C4<001100>;
P_0x143813bc0 .param/l "OP_LW" 0 9 19, C4<011000>;
P_0x143813c00 .param/l "OP_R_TYPE" 0 9 16, C4<000000>;
P_0x143813c40 .param/l "OP_SW" 0 9 20, C4<101000>;
P_0x143813c80 .param/l "SRC_REG" 0 9 38, C4<0>;
P_0x143813cc0 .param/l "SRC_SIGN_EXTEND" 0 9 39, C4<1>;
P_0x143813d00 .param/l "YES" 0 9 29, C4<1>;
v0x6000018834e0_0 .var "ALUOp_o", 1 0;
v0x600001883570_0 .var "ALUSrc_o", 0 0;
v0x600001883600_0 .var "BranchType_o", 0 0;
v0x600001883690_0 .var "Branch_o", 0 0;
v0x600001883720_0 .var "Jump_o", 0 0;
v0x6000018837b0_0 .var "MemRead_o", 0 0;
v0x600001883840_0 .var "MemWrite_o", 0 0;
v0x6000018838d0_0 .var "MemtoReg_o", 0 0;
v0x600001883960_0 .var "RegDst_o", 0 0;
v0x6000018839f0_0 .var "RegWrite_o", 0 0;
v0x600001883a80_0 .net "instr_op_i", 5 0, L_0x600001b8a8a0;  1 drivers
E_0x600003fb3540 .event anyedge, v0x600001883a80_0;
S_0x142706c70 .scope module, "IM" "Instr_Memory" 3 112, 10 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x600001883b10 .array "Instr_Mem", 31 0, 31 0;
v0x600001883ba0_0 .var/i "i", 31 0;
v0x600001883c30_0 .var "instr_o", 31 0;
v0x600001883cc0_0 .net "pc_addr_i", 31 0, v0x600001890ea0_0;  alias, 1 drivers
E_0x600003fb3580 .event anyedge, v0x600001882be0_0;
S_0x142706de0 .scope module, "Mux_Jal" "Mux2to1" 3 245, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb2f40 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x600001883d50_0 .net "data0_i", 31 0, L_0x600001b8cf00;  alias, 1 drivers
v0x600001883de0_0 .net "data1_i", 31 0, L_0x600001b89c20;  alias, 1 drivers
v0x600001883e70_0 .net "data_o", 31 0, L_0x600001b8cfa0;  alias, 1 drivers
v0x600001883f00_0 .net "select_i", 0 0, v0x600001883720_0;  alias, 1 drivers
L_0x600001b8cfa0 .functor MUXZ 32, L_0x600001b8cf00, L_0x600001b89c20, v0x600001883720_0, C4<>;
S_0x142707fb0 .scope module, "Mux_RS_RT" "Mux2to1" 3 119, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x600003fb3640 .param/l "size" 0 6 9, +C4<00000000000000000000000000000101>;
v0x600001890000_0 .net "data0_i", 4 0, L_0x600001b8a300;  1 drivers
v0x600001890090_0 .net "data1_i", 4 0, L_0x600001b8a3a0;  1 drivers
v0x600001890120_0 .net "data_o", 4 0, L_0x600001b8a260;  alias, 1 drivers
v0x6000018901b0_0 .net "select_i", 0 0, v0x600001883960_0;  alias, 1 drivers
L_0x600001b8a260 .functor MUXZ 5, L_0x600001b8a300, L_0x600001b8a3a0, v0x600001883960_0, C4<>;
S_0x142708120 .scope module, "Mux_Read_Mem" "Mux2to1" 3 236, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb36c0 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x600001890240_0 .net "data0_i", 31 0, L_0x600001b8ba20;  alias, 1 drivers
v0x6000018902d0_0 .net "data1_i", 31 0, v0x600001883330_0;  alias, 1 drivers
v0x600001890360_0 .net "data_o", 31 0, L_0x600001b8cf00;  alias, 1 drivers
v0x6000018903f0_0 .net "select_i", 0 0, v0x6000018837b0_0;  alias, 1 drivers
L_0x600001b8cf00 .functor MUXZ 32, L_0x600001b8ba20, v0x600001883330_0, v0x6000018837b0_0, C4<>;
S_0x142708290 .scope module, "Mux_Write_Reg" "Mux2to1" 3 128, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x600003fb3780 .param/l "size" 0 6 9, +C4<00000000000000000000000000000101>;
v0x600001890480_0 .net "data0_i", 4 0, L_0x600001b8a260;  alias, 1 drivers
L_0x1280080e8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x600001890510_0 .net "data1_i", 4 0, L_0x1280080e8;  1 drivers
v0x6000018905a0_0 .net "data_o", 4 0, L_0x600001b8a440;  alias, 1 drivers
v0x600001890630_0 .net "select_i", 0 0, v0x600001883720_0;  alias, 1 drivers
L_0x600001b8a440 .functor MUXZ 5, L_0x600001b8a260, L_0x1280080e8, v0x600001883720_0, C4<>;
S_0x142708400 .scope module, "Mux_branch" "Mux2to1" 3 87, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb3840 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x6000018906c0_0 .net "data0_i", 31 0, L_0x600001b89c20;  alias, 1 drivers
v0x600001890750_0 .net "data1_i", 31 0, L_0x600001b89cc0;  alias, 1 drivers
v0x6000018907e0_0 .net "data_o", 31 0, L_0x600001b89ea0;  alias, 1 drivers
v0x600001890870_0 .net "select_i", 0 0, L_0x600000194a10;  1 drivers
L_0x600001b89ea0 .functor MUXZ 32, L_0x600001b89c20, L_0x600001b89cc0, L_0x600000194a10, C4<>;
S_0x1427071d0 .scope module, "Mux_jr" "Mux2to1" 3 105, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb38c0 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x600001890900_0 .net "data0_i", 31 0, L_0x600001b89f40;  alias, 1 drivers
v0x600001890990_0 .net "data1_i", 31 0, L_0x600000194a80;  alias, 1 drivers
v0x600001890a20_0 .net "data_o", 31 0, L_0x600001b8a1c0;  alias, 1 drivers
v0x600001890ab0_0 .net "select_i", 0 0, v0x6000018819e0_0;  alias, 1 drivers
L_0x600001b8a1c0 .functor MUXZ 32, L_0x600001b89f40, L_0x600000194a80, v0x6000018819e0_0, C4<>;
S_0x142707340 .scope module, "Mux_jump" "Mux2to1" 3 96, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003fb3940 .param/l "size" 0 6 9, +C4<00000000000000000000000000100000>;
v0x600001890b40_0 .net "data0_i", 31 0, L_0x600001b89ea0;  alias, 1 drivers
v0x600001890bd0_0 .net "data1_i", 31 0, L_0x600001b8a120;  1 drivers
v0x600001890c60_0 .net "data_o", 31 0, L_0x600001b89f40;  alias, 1 drivers
v0x600001890cf0_0 .net "select_i", 0 0, v0x600001883720_0;  alias, 1 drivers
L_0x600001b89f40 .functor MUXZ 32, L_0x600001b89ea0, L_0x600001b8a120, v0x600001883720_0, C4<>;
S_0x1427074b0 .scope module, "PC" "Program_Counter" 3 66, 11 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x600001890d80_0 .net "clk_i", 0 0, v0x60000188fc30_0;  alias, 1 drivers
v0x600001890e10_0 .net "pc_in_i", 31 0, L_0x600001b8a1c0;  alias, 1 drivers
v0x600001890ea0_0 .var "pc_out_o", 31 0;
v0x600001890f30_0 .net "rst_n", 0 0, v0x60000188fcc0_0;  alias, 1 drivers
S_0x142707620 .scope module, "RDdata_Source" "Mux3to1" 3 217, 12 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x600003fb3a00 .param/l "size" 0 12 10, +C4<00000000000000000000000000100000>;
L_0x128008328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001890fc0_0 .net/2u *"_ivl_0", 1 0, L_0x128008328;  1 drivers
v0x600001891050_0 .net *"_ivl_10", 0 0, L_0x600001b8b840;  1 drivers
v0x6000018910e0_0 .net *"_ivl_12", 31 0, L_0x600001b8b8e0;  1 drivers
v0x600001891170_0 .net *"_ivl_14", 31 0, L_0x600001b8b980;  1 drivers
v0x600001891200_0 .net *"_ivl_2", 0 0, L_0x600001b8b700;  1 drivers
L_0x128008370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001891290_0 .net/2u *"_ivl_4", 1 0, L_0x128008370;  1 drivers
v0x600001891320_0 .net *"_ivl_6", 0 0, L_0x600001b8b7a0;  1 drivers
L_0x1280083b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000018913b0_0 .net/2u *"_ivl_8", 1 0, L_0x1280083b8;  1 drivers
v0x600001891440_0 .net "data0_i", 31 0, v0x600001882880_0;  alias, 1 drivers
v0x6000018914d0_0 .net "data1_i", 31 0, L_0x600001b8b660;  alias, 1 drivers
v0x600001891560_0 .net "data2_i", 31 0, L_0x600001b8ac60;  alias, 1 drivers
v0x6000018915f0_0 .net "data_o", 31 0, L_0x600001b8ba20;  alias, 1 drivers
v0x600001891680_0 .net "select_i", 1 0, v0x600001881950_0;  alias, 1 drivers
L_0x600001b8b700 .cmp/eq 2, v0x600001881950_0, L_0x128008328;
L_0x600001b8b7a0 .cmp/eq 2, v0x600001881950_0, L_0x128008370;
L_0x600001b8b840 .cmp/eq 2, v0x600001881950_0, L_0x1280083b8;
L_0x600001b8b8e0 .functor MUXZ 32, v0x600001882880_0, L_0x600001b8ac60, L_0x600001b8b840, C4<>;
L_0x600001b8b980 .functor MUXZ 32, L_0x600001b8b8e0, L_0x600001b8b660, L_0x600001b8b7a0, C4<>;
L_0x600001b8ba20 .functor MUXZ 32, L_0x600001b8b980, v0x600001882880_0, L_0x600001b8b700, C4<>;
S_0x142704db0 .scope module, "RF" "Reg_File" 3 135, 13 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x600000194a80 .functor BUFZ 32, L_0x600001b8a4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000194af0 .functor BUFZ 32, L_0x600001b8a620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001891710_0 .net "RDaddr_i", 4 0, L_0x600001b8a440;  alias, 1 drivers
v0x6000018917a0_0 .net "RDdata_i", 31 0, L_0x600001b8cfa0;  alias, 1 drivers
v0x600001891830_0 .net "RSaddr_i", 4 0, L_0x600001b8a760;  1 drivers
v0x6000018918c0_0 .net "RSdata_o", 31 0, L_0x600000194a80;  alias, 1 drivers
v0x600001891950_0 .net "RTaddr_i", 4 0, L_0x600001b8a800;  1 drivers
v0x6000018919e0_0 .net "RTdata_o", 31 0, L_0x600000194af0;  alias, 1 drivers
v0x600001891a70_0 .net "RegWrite_i", 0 0, L_0x600000194bd0;  1 drivers
v0x600001891b00 .array/s "Reg_File", 31 0, 31 0;
v0x600001891b90_0 .net *"_ivl_0", 31 0, L_0x600001b8a4e0;  1 drivers
v0x600001891c20_0 .net *"_ivl_10", 6 0, L_0x600001b8a6c0;  1 drivers
L_0x128008178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001891cb0_0 .net *"_ivl_13", 1 0, L_0x128008178;  1 drivers
v0x600001891d40_0 .net *"_ivl_2", 6 0, L_0x600001b8a580;  1 drivers
L_0x128008130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001891dd0_0 .net *"_ivl_5", 1 0, L_0x128008130;  1 drivers
v0x600001891e60_0 .net *"_ivl_8", 31 0, L_0x600001b8a620;  1 drivers
v0x600001891ef0_0 .net "clk_i", 0 0, v0x60000188fc30_0;  alias, 1 drivers
v0x600001891f80_0 .net "rst_n", 0 0, v0x60000188fcc0_0;  alias, 1 drivers
E_0x600003fb3ac0/0 .event negedge, v0x600001890f30_0;
E_0x600003fb3ac0/1 .event posedge, v0x600001883210_0;
E_0x600003fb3ac0 .event/or E_0x600003fb3ac0/0, E_0x600003fb3ac0/1;
L_0x600001b8a4e0 .array/port v0x600001891b00, L_0x600001b8a580;
L_0x600001b8a580 .concat [ 5 2 0 0], L_0x600001b8a760, L_0x128008130;
L_0x600001b8a620 .array/port v0x600001891b00, L_0x600001b8a6c0;
L_0x600001b8a6c0 .concat [ 5 2 0 0], L_0x600001b8a800, L_0x128008178;
S_0x142704f20 .scope module, "SE" "Sign_Extend" 3 171, 14 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x600001892010_0 .net *"_ivl_1", 0 0, L_0x600001b8a9e0;  1 drivers
v0x6000018920a0_0 .net *"_ivl_2", 15 0, L_0x600001b8aa80;  1 drivers
v0x600001892130_0 .net "data_i", 15 0, L_0x600001b8abc0;  1 drivers
v0x6000018921c0_0 .net "data_o", 31 0, L_0x600001b8ab20;  alias, 1 drivers
L_0x600001b8a9e0 .part L_0x600001b8abc0, 15, 1;
LS_0x600001b8aa80_0_0 .concat [ 1 1 1 1], L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0;
LS_0x600001b8aa80_0_4 .concat [ 1 1 1 1], L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0;
LS_0x600001b8aa80_0_8 .concat [ 1 1 1 1], L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0;
LS_0x600001b8aa80_0_12 .concat [ 1 1 1 1], L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0, L_0x600001b8a9e0;
L_0x600001b8aa80 .concat [ 4 4 4 4], LS_0x600001b8aa80_0_0, LS_0x600001b8aa80_0_4, LS_0x600001b8aa80_0_8, LS_0x600001b8aa80_0_12;
L_0x600001b8ab20 .concat [ 16 16 0 0], L_0x600001b8abc0, L_0x600001b8aa80;
S_0x142705090 .scope module, "Shamt_Src" "Mux2to1" 3 201, 6 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x600003fb3bc0 .param/l "size" 0 6 9, +C4<00000000000000000000000000000101>;
v0x600001892250_0 .net "data0_i", 4 0, L_0x600001b8b3e0;  1 drivers
v0x6000018922e0_0 .net "data1_i", 4 0, L_0x600001b8b480;  1 drivers
v0x600001892370_0 .net "data_o", 4 0, L_0x600001b8b340;  alias, 1 drivers
v0x600001892400_0 .net "select_i", 0 0, v0x600001881b90_0;  alias, 1 drivers
L_0x600001b8b340 .functor MUXZ 5, L_0x600001b8b3e0, L_0x600001b8b480, v0x600001881b90_0, C4<>;
S_0x142705200 .scope module, "ZF" "Zero_Filled" 3 176, 15 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_0x1280081c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001892490_0 .net/2u *"_ivl_0", 15 0, L_0x1280081c0;  1 drivers
v0x600001892520_0 .net "data_i", 15 0, L_0x600001b8ad00;  1 drivers
v0x6000018925b0_0 .net "data_o", 31 0, L_0x600001b8ac60;  alias, 1 drivers
L_0x600001b8ac60 .concat [ 16 16 0 0], L_0x600001b8ad00, L_0x1280081c0;
S_0x142705370 .scope module, "shifter" "Shifter" 3 208, 16 1 0, S_0x1427173b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "leftRight";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 32 "sftSrc";
    .port_info 3 /OUTPUT 32 "result";
v0x600001892640_0 .net *"_ivl_0", 31 0, L_0x600001b8b520;  1 drivers
v0x6000018926d0_0 .net *"_ivl_2", 31 0, L_0x600001b8b5c0;  1 drivers
v0x600001892760_0 .net "leftRight", 0 0, v0x600001881b00_0;  alias, 1 drivers
v0x6000018927f0_0 .net "result", 31 0, L_0x600001b8b660;  alias, 1 drivers
v0x600001892880_0 .net "sftSrc", 31 0, L_0x600001b8ada0;  alias, 1 drivers
v0x600001892910_0 .net "shamt", 4 0, L_0x600001b8b340;  alias, 1 drivers
L_0x600001b8b520 .shift/r 32, L_0x600001b8ada0, L_0x600001b8b340;
L_0x600001b8b5c0 .shift/l 32, L_0x600001b8ada0, L_0x600001b8b340;
L_0x600001b8b660 .functor MUXZ 32, L_0x600001b8b5c0, L_0x600001b8b520, v0x600001881b00_0, C4<>;
S_0x144105a10 .scope generate, "gen_alu[0]" "gen_alu[0]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa2dc0 .param/l "j" 1 2 52, +C4<00>;
v0x600001898240_0 .array/port v0x600001898240, 0;
v0x600001898240_1 .array/port v0x600001898240, 1;
v0x600001898240_2 .array/port v0x600001898240, 2;
v0x600001898240_3 .array/port v0x600001898240, 3;
L_0x600001b88820 .concat [ 8 8 8 8], v0x600001898240_0, v0x600001898240_1, v0x600001898240_2, v0x600001898240_3;
S_0x1441053a0 .scope generate, "gen_alu[1]" "gen_alu[1]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa2e40 .param/l "j" 1 2 52, +C4<01>;
v0x600001898240_4 .array/port v0x600001898240, 4;
v0x600001898240_5 .array/port v0x600001898240, 5;
v0x600001898240_6 .array/port v0x600001898240, 6;
v0x600001898240_7 .array/port v0x600001898240, 7;
L_0x600001b888c0 .concat [ 8 8 8 8], v0x600001898240_4, v0x600001898240_5, v0x600001898240_6, v0x600001898240_7;
S_0x144105d40 .scope generate, "gen_alu[2]" "gen_alu[2]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa2ec0 .param/l "j" 1 2 52, +C4<010>;
v0x600001898240_8 .array/port v0x600001898240, 8;
v0x600001898240_9 .array/port v0x600001898240, 9;
v0x600001898240_10 .array/port v0x600001898240, 10;
v0x600001898240_11 .array/port v0x600001898240, 11;
L_0x600001b88960 .concat [ 8 8 8 8], v0x600001898240_8, v0x600001898240_9, v0x600001898240_10, v0x600001898240_11;
S_0x144105eb0 .scope generate, "gen_alu[3]" "gen_alu[3]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa2f80 .param/l "j" 1 2 52, +C4<011>;
v0x600001898240_12 .array/port v0x600001898240, 12;
v0x600001898240_13 .array/port v0x600001898240, 13;
v0x600001898240_14 .array/port v0x600001898240, 14;
v0x600001898240_15 .array/port v0x600001898240, 15;
L_0x600001b88a00 .concat [ 8 8 8 8], v0x600001898240_12, v0x600001898240_13, v0x600001898240_14, v0x600001898240_15;
S_0x144104d40 .scope generate, "gen_alu[4]" "gen_alu[4]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3000 .param/l "j" 1 2 52, +C4<0100>;
v0x600001898240_16 .array/port v0x600001898240, 16;
v0x600001898240_17 .array/port v0x600001898240, 17;
v0x600001898240_18 .array/port v0x600001898240, 18;
v0x600001898240_19 .array/port v0x600001898240, 19;
L_0x600001b88aa0 .concat [ 8 8 8 8], v0x600001898240_16, v0x600001898240_17, v0x600001898240_18, v0x600001898240_19;
S_0x144104eb0 .scope generate, "gen_alu[5]" "gen_alu[5]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3080 .param/l "j" 1 2 52, +C4<0101>;
v0x600001898240_20 .array/port v0x600001898240, 20;
v0x600001898240_21 .array/port v0x600001898240, 21;
v0x600001898240_22 .array/port v0x600001898240, 22;
v0x600001898240_23 .array/port v0x600001898240, 23;
L_0x600001b88b40 .concat [ 8 8 8 8], v0x600001898240_20, v0x600001898240_21, v0x600001898240_22, v0x600001898240_23;
S_0x1441077d0 .scope generate, "gen_alu[6]" "gen_alu[6]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3100 .param/l "j" 1 2 52, +C4<0110>;
v0x600001898240_24 .array/port v0x600001898240, 24;
v0x600001898240_25 .array/port v0x600001898240, 25;
v0x600001898240_26 .array/port v0x600001898240, 26;
v0x600001898240_27 .array/port v0x600001898240, 27;
L_0x600001b88be0 .concat [ 8 8 8 8], v0x600001898240_24, v0x600001898240_25, v0x600001898240_26, v0x600001898240_27;
S_0x144107940 .scope generate, "gen_alu[7]" "gen_alu[7]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa2f40 .param/l "j" 1 2 52, +C4<0111>;
v0x600001898240_28 .array/port v0x600001898240, 28;
v0x600001898240_29 .array/port v0x600001898240, 29;
v0x600001898240_30 .array/port v0x600001898240, 30;
v0x600001898240_31 .array/port v0x600001898240, 31;
L_0x600001b88c80 .concat [ 8 8 8 8], v0x600001898240_28, v0x600001898240_29, v0x600001898240_30, v0x600001898240_31;
S_0x144104080 .scope generate, "gen_alu[8]" "gen_alu[8]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa31c0 .param/l "j" 1 2 52, +C4<01000>;
v0x600001898240_32 .array/port v0x600001898240, 32;
v0x600001898240_33 .array/port v0x600001898240, 33;
v0x600001898240_34 .array/port v0x600001898240, 34;
v0x600001898240_35 .array/port v0x600001898240, 35;
L_0x600001b88d20 .concat [ 8 8 8 8], v0x600001898240_32, v0x600001898240_33, v0x600001898240_34, v0x600001898240_35;
S_0x1441041f0 .scope generate, "gen_alu[9]" "gen_alu[9]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3240 .param/l "j" 1 2 52, +C4<01001>;
v0x600001898240_36 .array/port v0x600001898240, 36;
v0x600001898240_37 .array/port v0x600001898240, 37;
v0x600001898240_38 .array/port v0x600001898240, 38;
v0x600001898240_39 .array/port v0x600001898240, 39;
L_0x600001b88dc0 .concat [ 8 8 8 8], v0x600001898240_36, v0x600001898240_37, v0x600001898240_38, v0x600001898240_39;
S_0x144104360 .scope generate, "gen_alu[10]" "gen_alu[10]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa32c0 .param/l "j" 1 2 52, +C4<01010>;
v0x600001898240_40 .array/port v0x600001898240, 40;
v0x600001898240_41 .array/port v0x600001898240, 41;
v0x600001898240_42 .array/port v0x600001898240, 42;
v0x600001898240_43 .array/port v0x600001898240, 43;
L_0x600001b88e60 .concat [ 8 8 8 8], v0x600001898240_40, v0x600001898240_41, v0x600001898240_42, v0x600001898240_43;
S_0x144108af0 .scope generate, "gen_alu[11]" "gen_alu[11]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3340 .param/l "j" 1 2 52, +C4<01011>;
v0x600001898240_44 .array/port v0x600001898240, 44;
v0x600001898240_45 .array/port v0x600001898240, 45;
v0x600001898240_46 .array/port v0x600001898240, 46;
v0x600001898240_47 .array/port v0x600001898240, 47;
L_0x600001b88f00 .concat [ 8 8 8 8], v0x600001898240_44, v0x600001898240_45, v0x600001898240_46, v0x600001898240_47;
S_0x144108c60 .scope generate, "gen_alu[12]" "gen_alu[12]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa33c0 .param/l "j" 1 2 52, +C4<01100>;
v0x600001898240_48 .array/port v0x600001898240, 48;
v0x600001898240_49 .array/port v0x600001898240, 49;
v0x600001898240_50 .array/port v0x600001898240, 50;
v0x600001898240_51 .array/port v0x600001898240, 51;
L_0x600001b88fa0 .concat [ 8 8 8 8], v0x600001898240_48, v0x600001898240_49, v0x600001898240_50, v0x600001898240_51;
S_0x144108dd0 .scope generate, "gen_alu[13]" "gen_alu[13]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3440 .param/l "j" 1 2 52, +C4<01101>;
v0x600001898240_52 .array/port v0x600001898240, 52;
v0x600001898240_53 .array/port v0x600001898240, 53;
v0x600001898240_54 .array/port v0x600001898240, 54;
v0x600001898240_55 .array/port v0x600001898240, 55;
L_0x600001b89040 .concat [ 8 8 8 8], v0x600001898240_52, v0x600001898240_53, v0x600001898240_54, v0x600001898240_55;
S_0x144108f40 .scope generate, "gen_alu[14]" "gen_alu[14]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa34c0 .param/l "j" 1 2 52, +C4<01110>;
v0x600001898240_56 .array/port v0x600001898240, 56;
v0x600001898240_57 .array/port v0x600001898240, 57;
v0x600001898240_58 .array/port v0x600001898240, 58;
v0x600001898240_59 .array/port v0x600001898240, 59;
L_0x600001b890e0 .concat [ 8 8 8 8], v0x600001898240_56, v0x600001898240_57, v0x600001898240_58, v0x600001898240_59;
S_0x1441090b0 .scope generate, "gen_alu[15]" "gen_alu[15]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3540 .param/l "j" 1 2 52, +C4<01111>;
v0x600001898240_60 .array/port v0x600001898240, 60;
v0x600001898240_61 .array/port v0x600001898240, 61;
v0x600001898240_62 .array/port v0x600001898240, 62;
v0x600001898240_63 .array/port v0x600001898240, 63;
L_0x600001b89180 .concat [ 8 8 8 8], v0x600001898240_60, v0x600001898240_61, v0x600001898240_62, v0x600001898240_63;
S_0x144109220 .scope generate, "gen_alu[16]" "gen_alu[16]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa35c0 .param/l "j" 1 2 52, +C4<010000>;
v0x600001898240_64 .array/port v0x600001898240, 64;
v0x600001898240_65 .array/port v0x600001898240, 65;
v0x600001898240_66 .array/port v0x600001898240, 66;
v0x600001898240_67 .array/port v0x600001898240, 67;
L_0x600001b89220 .concat [ 8 8 8 8], v0x600001898240_64, v0x600001898240_65, v0x600001898240_66, v0x600001898240_67;
S_0x144109390 .scope generate, "gen_alu[17]" "gen_alu[17]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3640 .param/l "j" 1 2 52, +C4<010001>;
v0x600001898240_68 .array/port v0x600001898240, 68;
v0x600001898240_69 .array/port v0x600001898240, 69;
v0x600001898240_70 .array/port v0x600001898240, 70;
v0x600001898240_71 .array/port v0x600001898240, 71;
L_0x600001b892c0 .concat [ 8 8 8 8], v0x600001898240_68, v0x600001898240_69, v0x600001898240_70, v0x600001898240_71;
S_0x144109500 .scope generate, "gen_alu[18]" "gen_alu[18]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa36c0 .param/l "j" 1 2 52, +C4<010010>;
v0x600001898240_72 .array/port v0x600001898240, 72;
v0x600001898240_73 .array/port v0x600001898240, 73;
v0x600001898240_74 .array/port v0x600001898240, 74;
v0x600001898240_75 .array/port v0x600001898240, 75;
L_0x600001b89360 .concat [ 8 8 8 8], v0x600001898240_72, v0x600001898240_73, v0x600001898240_74, v0x600001898240_75;
S_0x144109670 .scope generate, "gen_alu[19]" "gen_alu[19]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3740 .param/l "j" 1 2 52, +C4<010011>;
v0x600001898240_76 .array/port v0x600001898240, 76;
v0x600001898240_77 .array/port v0x600001898240, 77;
v0x600001898240_78 .array/port v0x600001898240, 78;
v0x600001898240_79 .array/port v0x600001898240, 79;
L_0x600001b89400 .concat [ 8 8 8 8], v0x600001898240_76, v0x600001898240_77, v0x600001898240_78, v0x600001898240_79;
S_0x1441097e0 .scope generate, "gen_alu[20]" "gen_alu[20]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa37c0 .param/l "j" 1 2 52, +C4<010100>;
v0x600001898240_80 .array/port v0x600001898240, 80;
v0x600001898240_81 .array/port v0x600001898240, 81;
v0x600001898240_82 .array/port v0x600001898240, 82;
v0x600001898240_83 .array/port v0x600001898240, 83;
L_0x600001b894a0 .concat [ 8 8 8 8], v0x600001898240_80, v0x600001898240_81, v0x600001898240_82, v0x600001898240_83;
S_0x144109950 .scope generate, "gen_alu[21]" "gen_alu[21]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3840 .param/l "j" 1 2 52, +C4<010101>;
v0x600001898240_84 .array/port v0x600001898240, 84;
v0x600001898240_85 .array/port v0x600001898240, 85;
v0x600001898240_86 .array/port v0x600001898240, 86;
v0x600001898240_87 .array/port v0x600001898240, 87;
L_0x600001b89540 .concat [ 8 8 8 8], v0x600001898240_84, v0x600001898240_85, v0x600001898240_86, v0x600001898240_87;
S_0x144109ac0 .scope generate, "gen_alu[22]" "gen_alu[22]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa38c0 .param/l "j" 1 2 52, +C4<010110>;
v0x600001898240_88 .array/port v0x600001898240, 88;
v0x600001898240_89 .array/port v0x600001898240, 89;
v0x600001898240_90 .array/port v0x600001898240, 90;
v0x600001898240_91 .array/port v0x600001898240, 91;
L_0x600001b895e0 .concat [ 8 8 8 8], v0x600001898240_88, v0x600001898240_89, v0x600001898240_90, v0x600001898240_91;
S_0x144109c30 .scope generate, "gen_alu[23]" "gen_alu[23]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3940 .param/l "j" 1 2 52, +C4<010111>;
v0x600001898240_92 .array/port v0x600001898240, 92;
v0x600001898240_93 .array/port v0x600001898240, 93;
v0x600001898240_94 .array/port v0x600001898240, 94;
v0x600001898240_95 .array/port v0x600001898240, 95;
L_0x600001b89680 .concat [ 8 8 8 8], v0x600001898240_92, v0x600001898240_93, v0x600001898240_94, v0x600001898240_95;
S_0x144109da0 .scope generate, "gen_alu[24]" "gen_alu[24]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa39c0 .param/l "j" 1 2 52, +C4<011000>;
v0x600001898240_96 .array/port v0x600001898240, 96;
v0x600001898240_97 .array/port v0x600001898240, 97;
v0x600001898240_98 .array/port v0x600001898240, 98;
v0x600001898240_99 .array/port v0x600001898240, 99;
L_0x600001b89720 .concat [ 8 8 8 8], v0x600001898240_96, v0x600001898240_97, v0x600001898240_98, v0x600001898240_99;
S_0x144109f10 .scope generate, "gen_alu[25]" "gen_alu[25]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3a40 .param/l "j" 1 2 52, +C4<011001>;
v0x600001898240_100 .array/port v0x600001898240, 100;
v0x600001898240_101 .array/port v0x600001898240, 101;
v0x600001898240_102 .array/port v0x600001898240, 102;
v0x600001898240_103 .array/port v0x600001898240, 103;
L_0x600001b897c0 .concat [ 8 8 8 8], v0x600001898240_100, v0x600001898240_101, v0x600001898240_102, v0x600001898240_103;
S_0x14410a080 .scope generate, "gen_alu[26]" "gen_alu[26]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3ac0 .param/l "j" 1 2 52, +C4<011010>;
v0x600001898240_104 .array/port v0x600001898240, 104;
v0x600001898240_105 .array/port v0x600001898240, 105;
v0x600001898240_106 .array/port v0x600001898240, 106;
v0x600001898240_107 .array/port v0x600001898240, 107;
L_0x600001b89860 .concat [ 8 8 8 8], v0x600001898240_104, v0x600001898240_105, v0x600001898240_106, v0x600001898240_107;
S_0x14410a1f0 .scope generate, "gen_alu[27]" "gen_alu[27]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3b40 .param/l "j" 1 2 52, +C4<011011>;
v0x600001898240_108 .array/port v0x600001898240, 108;
v0x600001898240_109 .array/port v0x600001898240, 109;
v0x600001898240_110 .array/port v0x600001898240, 110;
v0x600001898240_111 .array/port v0x600001898240, 111;
L_0x600001b89900 .concat [ 8 8 8 8], v0x600001898240_108, v0x600001898240_109, v0x600001898240_110, v0x600001898240_111;
S_0x14410a360 .scope generate, "gen_alu[28]" "gen_alu[28]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3bc0 .param/l "j" 1 2 52, +C4<011100>;
v0x600001898240_112 .array/port v0x600001898240, 112;
v0x600001898240_113 .array/port v0x600001898240, 113;
v0x600001898240_114 .array/port v0x600001898240, 114;
v0x600001898240_115 .array/port v0x600001898240, 115;
L_0x600001b899a0 .concat [ 8 8 8 8], v0x600001898240_112, v0x600001898240_113, v0x600001898240_114, v0x600001898240_115;
S_0x14410a4d0 .scope generate, "gen_alu[29]" "gen_alu[29]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3c40 .param/l "j" 1 2 52, +C4<011101>;
v0x600001898240_116 .array/port v0x600001898240, 116;
v0x600001898240_117 .array/port v0x600001898240, 117;
v0x600001898240_118 .array/port v0x600001898240, 118;
v0x600001898240_119 .array/port v0x600001898240, 119;
L_0x600001b89a40 .concat [ 8 8 8 8], v0x600001898240_116, v0x600001898240_117, v0x600001898240_118, v0x600001898240_119;
S_0x14410a640 .scope generate, "gen_alu[30]" "gen_alu[30]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3cc0 .param/l "j" 1 2 52, +C4<011110>;
v0x600001898240_120 .array/port v0x600001898240, 120;
v0x600001898240_121 .array/port v0x600001898240, 121;
v0x600001898240_122 .array/port v0x600001898240, 122;
v0x600001898240_123 .array/port v0x600001898240, 123;
L_0x600001b89ae0 .concat [ 8 8 8 8], v0x600001898240_120, v0x600001898240_121, v0x600001898240_122, v0x600001898240_123;
S_0x14410a7b0 .scope generate, "gen_alu[31]" "gen_alu[31]" 2 52, 2 52 0, S_0x142718350;
 .timescale -9 -12;
P_0x600003fa3d40 .param/l "j" 1 2 52, +C4<011111>;
v0x600001898240_124 .array/port v0x600001898240, 124;
v0x600001898240_125 .array/port v0x600001898240, 125;
v0x600001898240_126 .array/port v0x600001898240, 126;
v0x600001898240_127 .array/port v0x600001898240, 127;
L_0x600001b89b80 .concat [ 8 8 8 8], v0x600001898240_124, v0x600001898240_125, v0x600001898240_126, v0x600001898240_127;
    .scope S_0x1427074b0;
T_0 ;
    %wait E_0x600003fb2fc0;
    %load/vec4 v0x600001890f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001890ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001890e10_0;
    %assign/vec4 v0x600001890ea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142706c70;
T_1 ;
    %wait E_0x600003fb3580;
    %load/vec4 v0x600001883cc0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600001883b10, 4;
    %store/vec4 v0x600001883c30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x142706c70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001883ba0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600001883ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001883ba0_0;
    %store/vec4a v0x600001883b10, 4, 0;
    %load/vec4 v0x600001883ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001883ba0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x142704db0;
T_3 ;
    %wait E_0x600003fb3ac0;
    %load/vec4 v0x600001891f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001891a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000018917a0_0;
    %load/vec4 v0x600001891710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001891710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001891b00, 4;
    %load/vec4 v0x600001891710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001891b00, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142706b00;
T_4 ;
    %wait E_0x600003fb3540;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018839f0_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.15 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.16 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.17 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.21 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000018834e0_0, 0;
    %jmp T_4.23;
T_4.23 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883570_0, 0;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883960_0, 0;
    %jmp T_4.39;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883960_0, 0;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883960_0, 0;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883960_0, 0;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.42 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.44 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.45 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.46 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.48 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883720_0, 0;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.57 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.61 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.63 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883690_0, 0;
    %jmp T_4.65;
T_4.65 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.67 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.69 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.70 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883600_0, 0;
    %jmp T_4.72;
T_4.72 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.73 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.74 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.75 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.76 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.77 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.78 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.79 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.80 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.81 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.82 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.83 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018837b0_0, 0;
    %jmp T_4.85;
T_4.85 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.89, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.86 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.87 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.88 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.89 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001883840_0, 0;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %load/vec4 v0x600001883a80_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018838d0_0, 0;
    %jmp T_4.103;
T_4.99 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018838d0_0, 0;
    %jmp T_4.103;
T_4.100 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018838d0_0, 0;
    %jmp T_4.103;
T_4.101 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018838d0_0, 0;
    %jmp T_4.103;
T_4.103 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142705cb0;
T_5 ;
    %wait E_0x600003fb2c80;
    %load/vec4 v0x600001881830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x600001881a70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000018818c0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x600001881830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v0x600001881a70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.23 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.24 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.26 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.27 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.28 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.29 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.31;
T_5.31 ;
    %pop/vec4 1;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001881950_0, 0;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600001881830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.34;
T_5.32 ;
    %load/vec4 v0x600001881a70_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.40;
T_5.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001881b00_0, 0;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %load/vec4 v0x600001881830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.43;
T_5.41 ;
    %load/vec4 v0x600001881a70_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.49;
T_5.44 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.49;
T_5.45 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.49;
T_5.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001881b90_0, 0;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.43;
T_5.43 ;
    %pop/vec4 1;
    %load/vec4 v0x600001881830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018819e0_0, 0;
    %jmp T_5.52;
T_5.50 ;
    %load/vec4 v0x600001881a70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.53, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018819e0_0, 0;
    %jmp T_5.55;
T_5.53 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018819e0_0, 0;
    %jmp T_5.55;
T_5.55 ;
    %pop/vec4 1;
    %jmp T_5.52;
T_5.52 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x142705e20;
T_6 ;
    %wait E_0x600003fb2e80;
    %load/vec4 v0x600001881cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %add;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %sub;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %and;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %or;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %or;
    %inv;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x6000018826d0_0;
    %load/vec4 v0x600001882760_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x600001882880_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142706990;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018833c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x6000018833c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000018833c0_0;
    %store/vec4a v0x600001882fd0, 4, 0;
    %load/vec4 v0x6000018833c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018833c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x142706990;
T_8 ;
    %wait E_0x600003fb2fc0;
    %load/vec4 v0x6000018830f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6000018832a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x600001883180_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001882fd0, 0, 4;
    %load/vec4 v0x6000018832a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x600001883180_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001882fd0, 0, 4;
    %load/vec4 v0x6000018832a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600001883180_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001882fd0, 0, 4;
    %load/vec4 v0x6000018832a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x600001883180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001882fd0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x142706990;
T_9 ;
    %wait E_0x600003fb2f80;
    %load/vec4 v0x600001883060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600001883180_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001882fd0, 4;
    %load/vec4 v0x600001883180_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001882fd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001883180_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001882fd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x600001883180_0;
    %load/vec4a v0x600001882fd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001883330_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x142718350;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x60000188fc30_0;
    %inv;
    %store/vec4 v0x60000188fc30_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x142718350;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018986c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018987e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001898750_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x600001898750_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x600001898750_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 2 71 "$display", "+++++ R-type & addi +++++" {0 0 0};
T_11.2 ;
    %load/vec4 v0x600001898750_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 2 72 "$display", "+++++ I-type & jump +++++" {0 0 0};
T_11.4 ;
    %vpi_func/s 2 73 "$sformatf", "test %1d", v0x600001898750_0 {0 0 0};
    %vpi_call 2 73 "$display", S<0,str> {0 0 1};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600001898000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001898000_0;
    %store/vec4a v0x600001883b10, 4, 0;
    %load/vec4 v0x600001898000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x600001898000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001898000_0;
    %store/vec4a v0x600001898510, 4, 0;
    %load/vec4 v0x600001898000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %pushi/vec4 128, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001898510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
T_11.10 ;
    %load/vec4 v0x600001898000_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.11, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001898000_0;
    %store/vec4a v0x600001898240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001898000_0;
    %store/vec4a v0x600001882fd0, 4, 0;
    %load/vec4 v0x600001898000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
    %jmp T_11.10;
T_11.11 ;
    %vpi_func/s 2 92 "$sformatf", "testcases/test_%1d.txt", v0x600001898750_0 {0 0 0};
    %vpi_call 2 92 "$readmemb", S<0,str>, v0x600001883b10 {0 0 1};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000188fc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000188fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000188fde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898120_0, 0, 32;
    %wait E_0x600003fb2580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000188fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.12 ;
    %load/vec4 v0x60000188fde0_0;
    %cmpi/ne 600, 0, 32;
    %jmp/0xz T_11.13, 4;
    %load/vec4 v0x600001898360_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600001883b10, 4;
    %store/vec4 v0x600001898120_0, 0, 32;
    %load/vec4 v0x600001898360_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600001898360_0, 0, 32;
    %load/vec4 v0x600001898120_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %vpi_call 2 293 "$display", "ERROR: invalid op code (0b%06b) !!\012Stop simulation", &PV<v0x600001898120_0, 26, 6> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_11.26;
T_11.14 ;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x6000018983f0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %vpi_call 2 204 "$display", "ERROR: invalid function code (0b%06b)!!\012Stop simulation", &PV<v0x600001898120_0, 0, 6> {0 0 0};
    %delay 10000, 0;
    %jmp T_11.39;
T_11.27 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25700, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %add;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.28 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30050, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %sub;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.29 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28260, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %and;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.30 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28530, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %or;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 110, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28530, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %or;
    %inv;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27764, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.41, 8;
T_11.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.41, 8;
 ; End of false expr.
    %blend;
T_11.41;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29548, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27766, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x600001898510, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27756, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29554, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27766, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x600001898510, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29292, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x6000018983f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27250, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %store/vec4 v0x600001898360_0, 0, 32;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.26;
T_11.15 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 24932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25705, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.26;
T_11.16 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25969, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmp/e;
    %jmp/0xz  T_11.42, 4;
    %load/vec4 v0x600001898360_0;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.42 ;
    %jmp T_11.26;
T_11.17 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27767, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x60000188fd50_0, 0, 32;
    %load/vec4 v0x60000188fd50_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001898240, 4;
    %load/vec4 v0x60000188fd50_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001898240, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000188fd50_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001898240, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x60000188fd50_0;
    %load/vec4a v0x600001898240, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001898510, 4, 0;
    %jmp T_11.26;
T_11.18 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29559, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x60000188fd50_0, 0, 32;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %store/vec4 v0x60000188fe70_0, 0, 32;
    %load/vec4 v0x60000188fe70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x60000188fe70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000188fe70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000188fe70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/getv 4, v0x60000188fd50_0;
    %store/vec4a v0x600001898240, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x60000188fd50_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001898240, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x60000188fd50_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001898240, 4, 0;
    %load/vec4 v0x60000188fd50_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001898240, 4, 0;
    %jmp T_11.26;
T_11.19 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28261, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmp/ne;
    %jmp/0xz  T_11.44, 4;
    %load/vec4 v0x600001898360_0;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.44 ;
    %jmp T_11.26;
T_11.20 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27253, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28016, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898360_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x600001898120_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x600001898360_0, 0, 32;
    %jmp T_11.26;
T_11.21 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 106, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 24940, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898360_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001898510, 4, 0;
    %load/vec4 v0x600001898360_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x600001898120_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x600001898360_0, 0, 32;
    %jmp T_11.26;
T_11.22 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27764, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x600001898630_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %load/vec4 v0x600001898630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmp/s;
    %jmp/0xz  T_11.46, 5;
    %load/vec4 v0x600001898360_0;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.46 ;
    %jmp T_11.26;
T_11.23 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 25198, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25978, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.48, 4;
    %load/vec4 v0x600001898360_0;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.48 ;
    %jmp T_11.26;
T_11.24 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 25191, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25978, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600001898090_0, 0, 80;
    %load/vec4 v0x600001898120_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x6000018985a0_0, 0, 5;
    %load/vec4 v0x6000018985a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001898510, 4;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.50, 5;
    %load/vec4 v0x600001898360_0;
    %load/vec4 v0x600001898120_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x600001898120_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x600001898360_0, 0, 32;
T_11.50 ;
    %jmp T_11.26;
T_11.26 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000188ff00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018981b0_0, 0, 32;
    %wait E_0x600003fb2580;
    %load/vec4 v0x600001890ea0_0;
    %load/vec4 v0x600001898360_0;
    %cmp/ne;
    %jmp/0xz  T_11.52, 6;
    %load/vec4 v0x60000188ff00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.54, 4;
    %vpi_call 2 306 "$display", "ERROR: instruction (%1s) fail", v0x600001898090_0 {0 0 0};
    %vpi_call 2 307 "$display", "instruction: %1b", v0x600001898120_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000188ff00_0, 0, 32;
T_11.54 ;
    %vpi_call 2 310 "$display", "(correct value) pc_addr:%1d", v0x600001898360_0 {0 0 0};
    %vpi_call 2 311 "$display", "(your value)    pc_addr:%1d", v0x600001890ea0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001898870_0, 0, 32;
T_11.52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
T_11.56 ;
    %load/vec4 v0x600001898000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.57, 5;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001891b00, 4;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001898510, 4;
    %cmp/ne;
    %jmp/0xz  T_11.58, 4;
    %load/vec4 v0x60000188ff00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.60, 4;
    %vpi_call 2 318 "$display", "ERROR: instruction (%1s) fail", v0x600001898090_0 {0 0 0};
    %vpi_call 2 319 "$display", "instruction: %1b", v0x600001898120_0 {0 0 0};
T_11.60 ;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001891b00, 4;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001898510, 4;
    %cmp/ne;
    %jmp/0xz  T_11.62, 6;
    %load/vec4 v0x600001898480_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.64, 4;
    %vpi_call 2 336 "$display", "(correct value)" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001898510, 4;
    %vpi_call 2 337 "$display", "===== Register =====\012", " r0=%1d,  r1=%1d,  r2=%1d,  r3=%1d,  r4=%1d,  r5=%1d,  r6=%1d,  r7=%1d,\012", S<31,vec4,s32>, S<30,vec4,s32>, S<29,vec4,s32>, S<28,vec4,s32>, S<27,vec4,s32>, S<26,vec4,s32>, S<25,vec4,s32>, S<24,vec4,s32>, " r8=%1d,  r9=%1d, r10=%1d, r11=%1d, r12=%1d, r13=%1d, r14=%1d, r15=%1d,\012", S<23,vec4,s32>, S<22,vec4,s32>, S<21,vec4,s32>, S<20,vec4,s32>, S<19,vec4,s32>, S<18,vec4,s32>, S<17,vec4,s32>, S<16,vec4,s32>, "r16=%1d, r17=%1d, r18=%1d, r19=%1d, r20=%1d, r21=%1d, r22=%1d, r23=%1d,\012", S<15,vec4,s32>, S<14,vec4,s32>, S<13,vec4,s32>, S<12,vec4,s32>, S<11,vec4,s32>, S<10,vec4,s32>, S<9,vec4,s32>, S<8,vec4,s32>, "r24=%1d, r25=%1d, r26=%1d, r27=%1d, r28=%1d, r29=%1d, r30=%1d, r31=%1d,\012", S<7,vec4,s32>, S<6,vec4,s32>, S<5,vec4,s32>, S<4,vec4,s32>, S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, "====================" {32 0 0};
    %vpi_call 2 355 "$display", "\012(Your value)" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001891b00, 4;
    %vpi_call 2 356 "$display", "===== Register =====\012", " r0=%1d,  r1=%1d,  r2=%1d,  r3=%1d,  r4=%1d,  r5=%1d,  r6=%1d,  r7=%1d,\012", S<31,vec4,s32>, S<30,vec4,s32>, S<29,vec4,s32>, S<28,vec4,s32>, S<27,vec4,s32>, S<26,vec4,s32>, S<25,vec4,s32>, S<24,vec4,s32>, " r8=%1d,  r9=%1d, r10=%1d, r11=%1d, r12=%1d, r13=%1d, r14=%1d, r15=%1d,\012", S<23,vec4,s32>, S<22,vec4,s32>, S<21,vec4,s32>, S<20,vec4,s32>, S<19,vec4,s32>, S<18,vec4,s32>, S<17,vec4,s32>, S<16,vec4,s32>, "r16=%1d, r17=%1d, r18=%1d, r19=%1d, r20=%1d, r21=%1d, r22=%1d, r23=%1d,\012", S<15,vec4,s32>, S<14,vec4,s32>, S<13,vec4,s32>, S<12,vec4,s32>, S<11,vec4,s32>, S<10,vec4,s32>, S<9,vec4,s32>, S<8,vec4,s32>, "r24=%1d, r25=%1d, r26=%1d, r27=%1d, r28=%1d, r29=%1d, r30=%1d, r31=%1d,\012", S<7,vec4,s32>, S<6,vec4,s32>, S<5,vec4,s32>, S<4,vec4,s32>, S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, "====================" {32 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001898480_0, 0, 32;
T_11.64 ;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001891b00, 4;
    %vpi_call 2 375 "$display", "(your value)    r%1d:%1d", v0x600001898000_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 376 "$finish" {0 0 0};
T_11.62 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001898870_0, 0, 32;
T_11.58 ;
    %load/vec4 v0x600001898000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
    %jmp T_11.56;
T_11.57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
T_11.66 ;
    %load/vec4 v0x600001898000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.67, 5;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001883450, 4;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x6000018982d0, 4;
    %cmp/ne;
    %jmp/0xz  T_11.68, 4;
    %load/vec4 v0x60000188ff00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.70, 4;
    %vpi_call 2 384 "$display", "ERROR: instruction (%1s) fail", v0x600001898090_0 {0 0 0};
    %vpi_call 2 385 "$display", "instruction: %1b", v0x600001898120_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000188ff00_0, 0, 32;
T_11.70 ;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001883450, 4;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x6000018982d0, 4;
    %cmp/ne;
    %jmp/0xz  T_11.72, 6;
    %load/vec4 v0x6000018981b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.74, 4;
    %vpi_call 2 390 "$display", "(correct value)" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000018982d0, 4;
    %vpi_call 2 391 "$display", "====== Memory ======\012", " m0=%1d,  m1=%1d,  m2=%1d,  m3=%1d,  m4=%1d,  m5=%1d,  m6=%1d,  m7=%1d,\012", S<31,vec4,s32>, S<30,vec4,s32>, S<29,vec4,s32>, S<28,vec4,s32>, S<27,vec4,s32>, S<26,vec4,s32>, S<25,vec4,s32>, S<24,vec4,s32>, " m8=%1d,  m9=%1d, m10=%1d, m11=%1d, m12=%1d, m13=%1d, m14=%1d, m15=%1d,\012", S<23,vec4,s32>, S<22,vec4,s32>, S<21,vec4,s32>, S<20,vec4,s32>, S<19,vec4,s32>, S<18,vec4,s32>, S<17,vec4,s32>, S<16,vec4,s32>, "m16=%1d, m17=%1d, m18=%1d, m19=%1d, m20=%1d, m21=%1d, m22=%1d, m23=%1d,\012", S<15,vec4,s32>, S<14,vec4,s32>, S<13,vec4,s32>, S<12,vec4,s32>, S<11,vec4,s32>, S<10,vec4,s32>, S<9,vec4,s32>, S<8,vec4,s32>, "m24=%1d, m25=%1d, m26=%1d, m27=%1d, m28=%1d, m29=%1d, m30=%1d, m31=%1d,\012", S<7,vec4,s32>, S<6,vec4,s32>, S<5,vec4,s32>, S<4,vec4,s32>, S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, "====================" {32 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000018981b0_0, 0, 32;
T_11.74 ;
    %ix/getv/s 4, v0x600001898000_0;
    %load/vec4a v0x600001883450, 4;
    %vpi_call 2 409 "$display", "(your value)    m%1d:%1d", v0x600001898000_0, S<0,vec4,s32> {1 0 0};
T_11.72 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001898870_0, 0, 32;
    %vpi_call 2 413 "$finish" {0 0 0};
T_11.68 ;
    %load/vec4 v0x600001898000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001898000_0, 0, 32;
    %jmp T_11.66;
T_11.67 ;
    %load/vec4 v0x600001898360_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600001883b10, 4;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_11.78, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001898870_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_11.78;
    %jmp/0xz  T_11.76, 4;
    %load/vec4 v0x600001898870_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.79, 4;
    %vpi_call 2 419 "$display", "Break" {0 0 0};
T_11.79 ;
    %pushi/vec4 600, 0, 32;
    %store/vec4 v0x60000188fde0_0, 0, 32;
    %delay 20000, 0;
    %jmp T_11.77;
T_11.76 ;
    %load/vec4 v0x60000188fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000188fde0_0, 0, 32;
    %vpi_call 2 425 "$display", "YOU PASS Pattern N0. %2d", v0x60000188fde0_0 {0 0 0};
T_11.77 ;
    %jmp T_11.12;
T_11.13 ;
    %load/vec4 v0x600001898750_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.81, 5;
    %load/vec4 v0x600001898870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.83, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000018986c0_0;
    %pushi/vec4 9, 0, 32;
    %add;
    %store/vec4 v0x6000018986c0_0, 0, 32;
T_11.83 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000018987e0_0;
    %pushi/vec4 9, 0, 32;
    %add;
    %store/vec4 v0x6000018987e0_0, 0, 32;
T_11.81 ;
    %load/vec4 v0x600001898750_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.85, 5;
    %load/vec4 v0x600001898870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.87, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000018986c0_0;
    %pushi/vec4 25, 0, 32;
    %add;
    %store/vec4 v0x6000018986c0_0, 0, 32;
T_11.87 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000018987e0_0;
    %pushi/vec4 25, 0, 32;
    %add;
    %store/vec4 v0x6000018987e0_0, 0, 32;
T_11.85 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001898750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001898750_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 439 "$display", "Score: %0d/%0d \012", v0x6000018986c0_0, v0x6000018987e0_0 {0 0 0};
    %vpi_call 2 440 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "./Simple_Single_CPU.v";
    "./ALU_Ctrl.v";
    "./ALU.v";
    "./Mux2to1.v";
    "./Adder.v";
    "./Data_Memory.v";
    "./Decoder.v";
    "./Instr_Memory.v";
    "./Program_Counter.v";
    "./Mux3to1.v";
    "./Reg_File.v";
    "./Sign_Extend.v";
    "./Zero_Filled.v";
    "./Shifter.v";
