#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
6 810 450 1440 900
4 1 0 50 -1 16 12 0.0000 4 165 585 1125 630 CUDA\001
4 1 0 50 -1 16 12 0.0000 4 165 615 1125 885 Kernel\001
-6
6 450 1845 1530 2475
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1530 2475 1530 1845 450 1845 450 2475 1530 2475
4 1 0 50 -1 16 12 0.0000 4 165 1020 990 2115 Harmonica\001
4 1 0 50 -1 16 12 0.0000 4 210 720 990 2370 (CHDL)\001
-6
6 1980 1935 3330 2430
4 1 0 50 -1 16 12 0.0000 4 165 1020 2655 2115 Harmonica\001
4 1 0 50 -1 16 12 0.0000 4 210 1275 2655 2370 (Verilog RTL)\001
-6
6 4635 2025 5715 2250
4 1 0 50 -1 32 12 0.0000 4 135 120 4725 2205 m\001
4 0 0 50 -1 16 12 0.0000 4 165 1020 4680 2205   Arch RTL\001
-6
6 1800 405 2610 900
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2610 900 2610 405 1800 405 1800 900 2610 900
4 1 0 50 -1 16 12 0.0000 4 165 615 2205 720 Ocelot\001
-6
6 5625 1665 6120 2520
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5895 1710 6120 1710
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5895 1980 6120 1980
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5895 2250 6120 2250
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5895 2475 6120 2475
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 4
	 5985 1710 5895 1710 5895 2475 5985 2475
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2
	 5895 2115 5625 2115
-6
6 7695 315 8955 1035
4 1 0 50 -1 16 12 0.0000 4 210 1215 8325 750 PNM System\001
4 1 0 50 -1 16 12 0.0000 4 210 975 8325 495 Integrated\001
4 1 0 50 -1 16 12 0.0000 4 165 585 8325 1005 Model\001
-6
6 225 2790 1665 3240
4 1 0 50 -1 16 12 0.0000 4 210 1440 945 2970 Implementation\001
4 1 0 50 -1 16 12 0.0000 4 165 1095 945 3225 Parameters\001
-6
6 3150 2610 4860 3105
4 1 0 50 -1 16 12 0.0000 4 210 1590 4005 2790 Support Modules\001
4 1 0 50 -1 16 12 0.0000 4 210 1710 4005 3045 (Cache, FPU, etc.)\001
-6
6 5130 3375 5760 3870
4 1 0 50 -1 16 12 0.0000 4 210 465 5445 3555 Harp\001
4 1 0 50 -1 16 12 0.0000 4 210 600 5445 3810 Binary\001
-6
6 3825 3330 4770 3825
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4770 3825 4770 3330 3825 3330 3825 3825 4770 3825
4 1 0 50 -1 16 12 0.0000 4 210 810 4275 3645 Harptool\001
-6
6 2970 3330 3510 3780
4 1 0 50 -1 16 12 0.0000 4 210 465 3240 3525 Harp\001
4 1 0 50 -1 16 12 0.0000 4 165 450 3240 3780 Asm.\001
-6
6 2205 3510 2655 3690
4 1 0 50 -1 16 12 0.0000 4 165 405 2430 3690 PTX\001
-6
6 1215 3375 1845 3825
4 1 0 50 -1 16 12 0.0000 4 165 585 1530 3555 CUDA\001
4 1 0 50 -1 16 12 0.0000 4 165 615 1530 3810 Kernel\001
-6
6 7470 3285 9090 3915
4 1 0 50 -1 16 12 0.0000 4 165 1560 8280 3690 PNM Gate-Level\001
4 1 0 50 -1 16 12 0.0000 4 210 975 8280 3465 Integrated\001
4 1 0 50 -1 16 12 0.0000 4 165 585 8280 3915 Model\001
-6
6 6840 3420 7200 3780
1 4 0 1 0 7 50 -1 -1 4.000 1 0.0000 7020 3600 180 180 6840 3600 7200 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 7020 3510 7020 3690
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6930 3600 7110 3600
-6
6 3780 1980 4140 2340
1 4 0 1 0 7 50 -1 -1 4.000 1 0.0000 3960 2160 180 180 3780 2160 4140 2160
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 3960 2070 3960 2250
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 3870 2160 4050 2160
-6
6 3780 0 6930 1305
6 3780 0 5040 225
4 0 0 50 -1 16 12 0.0000 4 165 1200 3825 180   Arch Model\001
4 1 0 50 -1 32 12 0.0000 4 135 120 3870 180 m\001
-6
6 3780 225 6930 1305
6 5760 270 6840 540
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 6840 540 6840 270 5760 270 5760 540 6840 540
4 1 0 50 -1 16 12 0.0000 4 165 960 6300 495 DRAMSim\001
-6
6 4815 270 5715 540
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5715 540 5715 270 4815 270 4815 540 5715 540
4 1 0 50 -1 16 12 0.0000 4 165 810 5265 495 VaultSim\001
-6
6 3870 270 4770 540
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4770 540 4770 270 3870 270 3870 540 4770 540
4 1 0 50 -1 16 12 0.0000 4 165 810 4320 495 MacSim\001
-6
6 5040 585 6480 855
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5040 585 5040 855 6480 855 6480 585 5040 585
4 1 0 50 -1 16 12 0.0000 4 210 1380 5760 810 MemHierarchy\001
-6
6 4320 585 4950 855
6 4320 585 4950 855
2 4 0 1 0 7 50 -1 -1 4.000 0 0 5 0 0 5
	 4320 855 4320 585 4950 585 4950 855 4320 855
-6
4 1 0 50 -1 16 12 0.0000 4 165 570 4635 810 CHDL\001
-6
2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2
	 3870 900 6885 900
2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 3780 225 6930 225 6930 1305 3780 1305 3780 225
4 1 0 50 -1 18 12 0.0000 4 165 420 5355 1170 SST\001
-6
-6
6 0 1215 9405 1620
2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2
	 0 1440 9405 1440
4 0 0 50 -1 18 12 0.0000 4 165 2025 90 1620 Low-level Toolchain\001
4 0 0 50 -1 18 12 0.0000 4 210 2385 90 1395 System-level Toolchain\001
-6
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1530 2160 2025 2160
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3285 2160 3780 2160
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 945 2745 945 2475
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3960 2610 3960 2340
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 4140 2160 4635 2160
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1485 675 1800 675
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 2610 675 2925 675
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3465 675 3780 675
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6930 720 7695 720
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 4
	 6120 2610 6120 2700 7965 2700 7965 2610
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 7020 2700 7020 3420
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 1 2
	0 0 1.00 60.00 120.00
	0 0 1.00 60.00 120.00
	 8280 1080 8280 3285
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 4770 3600 5085 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3510 3600 3825 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 2655 3600 2970 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1845 3600 2160 3600
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 7200 3600 7515 3600
2 1 0 1 0 7 50 -1 -1 3.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5760 3600 6840 3600
4 0 0 50 -1 16 12 0.0000 4 165 555 6120 1800 FPGA\001
4 0 0 50 -1 16 12 0.0000 4 165 1995 6120 2055 FPGA + Micron HMC\001
4 0 0 50 -1 16 12 0.0000 4 165 1980 6120 2310 Gate-level Simulation\001
4 0 0 50 -1 16 12 0.0000 4 210 1905 6120 2565 Hardware Synthesis\001
4 1 0 50 -1 16 12 0.0000 4 165 555 3195 720 Trace\001
