{
  "module_name": "gaudi_regs.h",
  "hash_id": "c6291f3e58ededff9231518d5764f47db61cf8f226bb12e5565207ae249269d7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/gaudi_regs.h",
  "human_readable_source": " \n\n#ifndef ASIC_REG_GAUDI_REGS_H_\n#define ASIC_REG_GAUDI_REGS_H_\n\n#include \"gaudi_blocks.h\"\n#include \"psoc_global_conf_regs.h\"\n#include \"psoc_timestamp_regs.h\"\n#include \"cpu_if_regs.h\"\n#include \"mmu_up_regs.h\"\n#include \"stlb_regs.h\"\n#include \"dma0_qm_regs.h\"\n#include \"dma1_qm_regs.h\"\n#include \"dma2_qm_regs.h\"\n#include \"dma3_qm_regs.h\"\n#include \"dma4_qm_regs.h\"\n#include \"dma5_qm_regs.h\"\n#include \"dma6_qm_regs.h\"\n#include \"dma7_qm_regs.h\"\n#include \"dma0_core_regs.h\"\n#include \"dma1_core_regs.h\"\n#include \"dma2_core_regs.h\"\n#include \"dma3_core_regs.h\"\n#include \"dma4_core_regs.h\"\n#include \"dma5_core_regs.h\"\n#include \"dma6_core_regs.h\"\n#include \"dma7_core_regs.h\"\n#include \"mme0_ctrl_regs.h\"\n#include \"mme1_ctrl_regs.h\"\n#include \"mme2_ctrl_regs.h\"\n#include \"mme3_ctrl_regs.h\"\n#include \"mme0_qm_regs.h\"\n#include \"mme2_qm_regs.h\"\n#include \"tpc0_cfg_regs.h\"\n#include \"tpc1_cfg_regs.h\"\n#include \"tpc2_cfg_regs.h\"\n#include \"tpc3_cfg_regs.h\"\n#include \"tpc4_cfg_regs.h\"\n#include \"tpc5_cfg_regs.h\"\n#include \"tpc6_cfg_regs.h\"\n#include \"tpc7_cfg_regs.h\"\n#include \"tpc0_qm_regs.h\"\n#include \"tpc1_qm_regs.h\"\n#include \"tpc2_qm_regs.h\"\n#include \"tpc3_qm_regs.h\"\n#include \"tpc4_qm_regs.h\"\n#include \"tpc5_qm_regs.h\"\n#include \"tpc6_qm_regs.h\"\n#include \"tpc7_qm_regs.h\"\n#include \"dma_if_e_n_down_ch0_regs.h\"\n#include \"dma_if_e_n_down_ch1_regs.h\"\n#include \"dma_if_e_s_down_ch0_regs.h\"\n#include \"dma_if_e_s_down_ch1_regs.h\"\n#include \"dma_if_w_n_down_ch0_regs.h\"\n#include \"dma_if_w_n_down_ch1_regs.h\"\n#include \"dma_if_w_s_down_ch0_regs.h\"\n#include \"dma_if_w_s_down_ch1_regs.h\"\n#include \"dma_if_e_n_regs.h\"\n#include \"dma_if_e_s_regs.h\"\n#include \"dma_if_w_n_regs.h\"\n#include \"dma_if_w_s_regs.h\"\n#include \"nif_rtr_ctrl_0_regs.h\"\n#include \"nif_rtr_ctrl_1_regs.h\"\n#include \"nif_rtr_ctrl_2_regs.h\"\n#include \"nif_rtr_ctrl_3_regs.h\"\n#include \"nif_rtr_ctrl_4_regs.h\"\n#include \"nif_rtr_ctrl_5_regs.h\"\n#include \"nif_rtr_ctrl_6_regs.h\"\n#include \"nif_rtr_ctrl_7_regs.h\"\n#include \"sif_rtr_ctrl_0_regs.h\"\n#include \"sif_rtr_ctrl_1_regs.h\"\n#include \"sif_rtr_ctrl_2_regs.h\"\n#include \"sif_rtr_ctrl_3_regs.h\"\n#include \"sif_rtr_ctrl_4_regs.h\"\n#include \"sif_rtr_ctrl_5_regs.h\"\n#include \"sif_rtr_ctrl_6_regs.h\"\n#include \"sif_rtr_ctrl_7_regs.h\"\n#include \"psoc_etr_regs.h\"\n#include \"psoc_cpu_pll_regs.h\"\n\n#include \"dma0_qm_masks.h\"\n#include \"mme0_qm_masks.h\"\n#include \"tpc0_qm_masks.h\"\n#include \"dma0_core_masks.h\"\n#include \"tpc0_cfg_masks.h\"\n#include \"psoc_global_conf_masks.h\"\n\n#include \"nic0_qm0_regs.h\"\n#include \"nic1_qm0_regs.h\"\n#include \"nic2_qm0_regs.h\"\n#include \"nic3_qm0_regs.h\"\n#include \"nic4_qm0_regs.h\"\n#include \"nic0_qm1_regs.h\"\n#include \"nic1_qm1_regs.h\"\n#include \"nic2_qm1_regs.h\"\n#include \"nic3_qm1_regs.h\"\n#include \"nic4_qm1_regs.h\"\n\n#include \"nic0_qm0_masks.h\"\n\n#define GAUDI_ECC_MEM_SEL_OFFSET\t\t0xF18\n#define GAUDI_ECC_ADDRESS_OFFSET\t\t0xF1C\n#define GAUDI_ECC_SYNDROME_OFFSET\t\t0xF20\n#define GAUDI_ECC_MEM_INFO_CLR_OFFSET\t\t0xF28\n#define GAUDI_ECC_MEM_INFO_CLR_SERR_MASK\tBIT(8)\n#define GAUDI_ECC_MEM_INFO_CLR_DERR_MASK\tBIT(9)\n#define GAUDI_ECC_SERR0_OFFSET\t\t\t0xF30\n#define GAUDI_ECC_DERR0_OFFSET\t\t\t0xF40\n\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_SOB_OBJ_0                     0x492000\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_PAY_ADDRL_0               0x494000\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_PAY_ADDRH_0               0x494800\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_PAY_DATA_0                0x495000\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0                     0x495800\n#define mmSYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_STATUS_0                  0x496000\n#define mmSYNC_MNGR_E_S_SYNC_MNGR_OBJS_SOB_OBJ_0                     0x4B2000\n#define mmSYNC_MNGR_E_S_SYNC_MNGR_OBJS_MON_STATUS_0                  0x4B6000\n#define mmSYNC_MNGR_W_N_SYNC_MNGR_OBJS_SOB_OBJ_0                     0x4D2000\n#define mmSYNC_MNGR_W_N_SYNC_MNGR_OBJS_MON_STATUS_0                  0x4D6000\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_SOB_OBJ_0                     0x4F2000\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_SOB_OBJ_1                     0x4F2004\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_SOB_OBJ_2047                  0x4F3FFC\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_PAY_ADDRL_0               0x4F4000\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_PAY_ADDRH_0               0x4F4800\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_PAY_DATA_0                0x4F5000\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_ARM_0                     0x4F5800\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_STATUS_0                  0x4F6000\n#define mmSYNC_MNGR_E_N_SYNC_MNGR_OBJS_MON_STATUS_511                0x4F67FC\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_HIT_AW                            0x300400\n#define mmSIF_RTR_1_LBW_RANGE_PROT_HIT_AW                            0x310400\n#define mmSIF_RTR_2_LBW_RANGE_PROT_HIT_AW                            0x320400\n#define mmSIF_RTR_3_LBW_RANGE_PROT_HIT_AW                            0x330400\n#define mmSIF_RTR_4_LBW_RANGE_PROT_HIT_AW                            0x340400\n#define mmSIF_RTR_5_LBW_RANGE_PROT_HIT_AW                            0x350400\n#define mmSIF_RTR_6_LBW_RANGE_PROT_HIT_AW                            0x360400\n#define mmSIF_RTR_7_LBW_RANGE_PROT_HIT_AW                            0x370400\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_HIT_AR                            0x300490\n#define mmSIF_RTR_1_LBW_RANGE_PROT_HIT_AR                            0x310490\n#define mmSIF_RTR_2_LBW_RANGE_PROT_HIT_AR                            0x320490\n#define mmSIF_RTR_3_LBW_RANGE_PROT_HIT_AR                            0x330490\n#define mmSIF_RTR_4_LBW_RANGE_PROT_HIT_AR                            0x340490\n#define mmSIF_RTR_5_LBW_RANGE_PROT_HIT_AR                            0x350490\n#define mmSIF_RTR_6_LBW_RANGE_PROT_HIT_AR                            0x360490\n#define mmSIF_RTR_7_LBW_RANGE_PROT_HIT_AR                            0x370490\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_MIN_AW_0                          0x300410\n#define mmSIF_RTR_1_LBW_RANGE_PROT_MIN_AW_0                          0x310410\n#define mmSIF_RTR_2_LBW_RANGE_PROT_MIN_AW_0                          0x320410\n#define mmSIF_RTR_3_LBW_RANGE_PROT_MIN_AW_0                          0x330410\n#define mmSIF_RTR_4_LBW_RANGE_PROT_MIN_AW_0                          0x340410\n#define mmSIF_RTR_5_LBW_RANGE_PROT_MIN_AW_0                          0x350410\n#define mmSIF_RTR_6_LBW_RANGE_PROT_MIN_AW_0                          0x360410\n#define mmSIF_RTR_7_LBW_RANGE_PROT_MIN_AW_0                          0x370410\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_MAX_AW_0                          0x300450\n#define mmSIF_RTR_1_LBW_RANGE_PROT_MAX_AW_0                          0x310450\n#define mmSIF_RTR_2_LBW_RANGE_PROT_MAX_AW_0                          0x320450\n#define mmSIF_RTR_3_LBW_RANGE_PROT_MAX_AW_0                          0x330450\n#define mmSIF_RTR_4_LBW_RANGE_PROT_MAX_AW_0                          0x340450\n#define mmSIF_RTR_5_LBW_RANGE_PROT_MAX_AW_0                          0x350450\n#define mmSIF_RTR_6_LBW_RANGE_PROT_MAX_AW_0                          0x360450\n#define mmSIF_RTR_7_LBW_RANGE_PROT_MAX_AW_0                          0x370450\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_MIN_AR_0                          0x3004A0\n#define mmSIF_RTR_1_LBW_RANGE_PROT_MIN_AR_0                          0x3104A0\n#define mmSIF_RTR_2_LBW_RANGE_PROT_MIN_AR_0                          0x3204A0\n#define mmSIF_RTR_3_LBW_RANGE_PROT_MIN_AR_0                          0x3304A0\n#define mmSIF_RTR_4_LBW_RANGE_PROT_MIN_AR_0                          0x3404A0\n#define mmSIF_RTR_5_LBW_RANGE_PROT_MIN_AR_0                          0x3504A0\n#define mmSIF_RTR_6_LBW_RANGE_PROT_MIN_AR_0                          0x3604A0\n#define mmSIF_RTR_7_LBW_RANGE_PROT_MIN_AR_0                          0x3704A0\n\n#define mmSIF_RTR_0_LBW_RANGE_PROT_MAX_AR_0                          0x3004E0\n#define mmSIF_RTR_1_LBW_RANGE_PROT_MAX_AR_0                          0x3104E0\n#define mmSIF_RTR_2_LBW_RANGE_PROT_MAX_AR_0                          0x3204E0\n#define mmSIF_RTR_3_LBW_RANGE_PROT_MAX_AR_0                          0x3304E0\n#define mmSIF_RTR_4_LBW_RANGE_PROT_MAX_AR_0                          0x3404E0\n#define mmSIF_RTR_5_LBW_RANGE_PROT_MAX_AR_0                          0x3504E0\n#define mmSIF_RTR_6_LBW_RANGE_PROT_MAX_AR_0                          0x3604E0\n#define mmSIF_RTR_7_LBW_RANGE_PROT_MAX_AR_0                          0x3704E0\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_HIT_AW                            0x380400\n#define mmNIF_RTR_1_LBW_RANGE_PROT_HIT_AW                            0x390400\n#define mmNIF_RTR_2_LBW_RANGE_PROT_HIT_AW                            0x3A0400\n#define mmNIF_RTR_3_LBW_RANGE_PROT_HIT_AW                            0x3B0400\n#define mmNIF_RTR_4_LBW_RANGE_PROT_HIT_AW                            0x3C0400\n#define mmNIF_RTR_5_LBW_RANGE_PROT_HIT_AW                            0x3D0400\n#define mmNIF_RTR_6_LBW_RANGE_PROT_HIT_AW                            0x3E0400\n#define mmNIF_RTR_7_LBW_RANGE_PROT_HIT_AW                            0x3F0400\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_HIT_AR                            0x380490\n#define mmNIF_RTR_1_LBW_RANGE_PROT_HIT_AR                            0x390490\n#define mmNIF_RTR_2_LBW_RANGE_PROT_HIT_AR                            0x3A0490\n#define mmNIF_RTR_3_LBW_RANGE_PROT_HIT_AR                            0x3B0490\n#define mmNIF_RTR_4_LBW_RANGE_PROT_HIT_AR                            0x3C0490\n#define mmNIF_RTR_5_LBW_RANGE_PROT_HIT_AR                            0x3D0490\n#define mmNIF_RTR_6_LBW_RANGE_PROT_HIT_AR                            0x3E0490\n#define mmNIF_RTR_7_LBW_RANGE_PROT_HIT_AR                            0x3F0490\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_MIN_AW_0                          0x380410\n#define mmNIF_RTR_1_LBW_RANGE_PROT_MIN_AW_0                          0x390410\n#define mmNIF_RTR_2_LBW_RANGE_PROT_MIN_AW_0                          0x3A0410\n#define mmNIF_RTR_3_LBW_RANGE_PROT_MIN_AW_0                          0x3B0410\n#define mmNIF_RTR_4_LBW_RANGE_PROT_MIN_AW_0                          0x3C0410\n#define mmNIF_RTR_5_LBW_RANGE_PROT_MIN_AW_0                          0x3D0410\n#define mmNIF_RTR_6_LBW_RANGE_PROT_MIN_AW_0                          0x3E0410\n#define mmNIF_RTR_7_LBW_RANGE_PROT_MIN_AW_0                          0x3F0410\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_MAX_AW_0                          0x380450\n#define mmNIF_RTR_1_LBW_RANGE_PROT_MAX_AW_0                          0x390450\n#define mmNIF_RTR_2_LBW_RANGE_PROT_MAX_AW_0                          0x3A0450\n#define mmNIF_RTR_3_LBW_RANGE_PROT_MAX_AW_0                          0x3B0450\n#define mmNIF_RTR_4_LBW_RANGE_PROT_MAX_AW_0                          0x3C0450\n#define mmNIF_RTR_5_LBW_RANGE_PROT_MAX_AW_0                          0x3D0450\n#define mmNIF_RTR_6_LBW_RANGE_PROT_MAX_AW_0                          0x3E0450\n#define mmNIF_RTR_7_LBW_RANGE_PROT_MAX_AW_0                          0x3F0450\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_MIN_AR_0                          0x3804A0\n#define mmNIF_RTR_1_LBW_RANGE_PROT_MIN_AR_0                          0x3904A0\n#define mmNIF_RTR_2_LBW_RANGE_PROT_MIN_AR_0                          0x3A04A0\n#define mmNIF_RTR_3_LBW_RANGE_PROT_MIN_AR_0                          0x3B04A0\n#define mmNIF_RTR_4_LBW_RANGE_PROT_MIN_AR_0                          0x3C04A0\n#define mmNIF_RTR_5_LBW_RANGE_PROT_MIN_AR_0                          0x3D04A0\n#define mmNIF_RTR_6_LBW_RANGE_PROT_MIN_AR_0                          0x3E04A0\n#define mmNIF_RTR_7_LBW_RANGE_PROT_MIN_AR_0                          0x3F04A0\n\n#define mmNIF_RTR_0_LBW_RANGE_PROT_MAX_AR_0                          0x3804E0\n#define mmNIF_RTR_1_LBW_RANGE_PROT_MAX_AR_0                          0x3904E0\n#define mmNIF_RTR_2_LBW_RANGE_PROT_MAX_AR_0                          0x3A04E0\n#define mmNIF_RTR_3_LBW_RANGE_PROT_MAX_AR_0                          0x3B04E0\n#define mmNIF_RTR_4_LBW_RANGE_PROT_MAX_AR_0                          0x3C04E0\n#define mmNIF_RTR_5_LBW_RANGE_PROT_MAX_AR_0                          0x3D04E0\n#define mmNIF_RTR_6_LBW_RANGE_PROT_MAX_AR_0                          0x3E04E0\n#define mmNIF_RTR_7_LBW_RANGE_PROT_MAX_AR_0                          0x3F04E0\n\n#define mmDMA_IF_W_S_DOWN_RSP_MID_WGHT_0                             0x489030\n#define mmDMA_IF_W_S_DOWN_RSP_MID_WGHT_1                             0x489034\n\n#define mmDMA_IF_E_S_DOWN_RSP_MID_WGHT_0                             0x4A9030\n#define mmDMA_IF_E_S_DOWN_RSP_MID_WGHT_1                             0x4A9034\n\n#define mmDMA_IF_W_N_DOWN_RSP_MID_WGHT_0                             0x4C9030\n#define mmDMA_IF_W_N_DOWN_RSP_MID_WGHT_1                             0x4C9034\n\n#define mmDMA_IF_E_N_DOWN_RSP_MID_WGHT_0                             0x4E9030\n#define mmDMA_IF_E_N_DOWN_RSP_MID_WGHT_1                             0x4E9034\n\n#define mmMME1_QM_GLBL_CFG0                                          0xE8000\n#define mmMME1_QM_GLBL_STS0                                          0xE8038\n\n#define mmMME0_SBAB_SB_STALL                                         0x4002C\n#define mmMME0_SBAB_ARUSER0                                          0x40034\n#define mmMME0_SBAB_ARUSER1                                          0x40038\n#define mmMME0_SBAB_PROT                                             0x40050\n\n#define mmMME1_SBAB_SB_STALL                                         0xC002C\n#define mmMME1_SBAB_ARUSER0                                          0xC0034\n#define mmMME1_SBAB_ARUSER1                                          0xC0038\n#define mmMME1_SBAB_PROT                                             0xC0050\n\n#define mmMME2_SBAB_SB_STALL                                         0x14002C\n#define mmMME2_SBAB_ARUSER0                                          0x140034\n#define mmMME2_SBAB_ARUSER1                                          0x140038\n#define mmMME2_SBAB_PROT                                             0x140050\n\n#define mmMME3_SBAB_SB_STALL                                         0x1C002C\n#define mmMME3_SBAB_ARUSER0                                          0x1C0034\n#define mmMME3_SBAB_ARUSER1                                          0x1C0038\n#define mmMME3_SBAB_PROT                                             0x1C0050\n\n#define mmMME0_ACC_ACC_STALL                                         0x20028\n#define mmMME0_ACC_WBC                                               0x20038\n#define mmMME0_ACC_PROT                                              0x20050\n\n#define mmMME1_ACC_ACC_STALL                                         0xA0028\n#define mmMME1_ACC_WBC                                               0xA0038\n#define mmMME1_ACC_PROT                                              0xA0050\n\n#define mmMME2_ACC_ACC_STALL                                         0x120028\n#define mmMME2_ACC_WBC                                               0x120038\n#define mmMME2_ACC_PROT                                              0x120050\n\n#define mmMME3_ACC_ACC_STALL                                         0x1A0028\n#define mmMME3_ACC_WBC                                               0x1A0038\n#define mmMME3_ACC_PROT                                              0x1A0050\n\n#define mmGIC_DISTRIBUTOR__5_GICD_SETSPI_NSR                         0x800040\n\n#define mmPSOC_EFUSE_READ                                            0xC4A000\n#define mmPSOC_EFUSE_DATA_0                                          0xC4A080\n\n#define mmPCIE_WRAP_MAX_OUTSTAND                                     0xC01B20\n#define mmPCIE_WRAP_LBW_PROT_OVR                                     0xC01B48\n#define mmPCIE_WRAP_HBW_DRAIN_CFG                                    0xC01D54\n#define mmPCIE_WRAP_LBW_DRAIN_CFG                                    0xC01D5C\n\n#define mmPCIE_MSI_INTR_0                                            0xC13000\n\n#define mmPCIE_DBI_DEVICE_ID_VENDOR_ID_REG                           0xC02000\n\n#define mmPCIE_AUX_FLR_CTRL                                          0xC07394\n#define mmPCIE_AUX_DBI                                               0xC07490\n\n#define mmPCIE_CORE_MSI_REQ                                          0xC04100\n\n#define mmPSOC_PCI_PLL_NR                                            0xC72100\n#define mmSRAM_W_PLL_NR                                              0x4C8100\n#define mmPSOC_HBM_PLL_NR                                            0xC74100\n#define mmNIC0_PLL_NR                                                0xCF9100\n#define mmDMA_W_PLL_NR                                               0x487100\n#define mmMESH_W_PLL_NR                                              0x4C7100\n#define mmPSOC_MME_PLL_NR                                            0xC71100\n#define mmPSOC_TPC_PLL_NR                                            0xC73100\n#define mmIF_W_PLL_NR                                                0x488100\n\n#define mmPCIE_WRAP_RR_ELBI_RD_SEC_REG_CTRL                          0xC01208\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}