OPT_DESIGN_PATH=D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/sim_fixo/work/@_opt
