# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_4/design_1_processing_system7_0_4.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_4 || ORIG_REF_NAME==design_1_processing_system7_0_4} -quiet] -quiet

# IP: bd/design_1/ip/design_1_filter_kernel_0_4/design_1_filter_kernel_0_4.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_filter_kernel_0_4 || ORIG_REF_NAME==design_1_filter_kernel_0_4} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_dma_0_0 || ORIG_REF_NAME==design_1_axi_dma_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_6/design_1_axi_interconnect_0_imp_xbar_6.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_xbar_6 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_xbar_6} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_6/design_1_axi_interconnect_0_6.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_6 || ORIG_REF_NAME==design_1_axi_interconnect_0_6} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_1_imp_xbar_0/design_1_axi_interconnect_1_imp_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_1_imp_xbar_0 || ORIG_REF_NAME==design_1_axi_interconnect_1_imp_xbar_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_7/design_1_axi_interconnect_0_7.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_7 || ORIG_REF_NAME==design_1_axi_interconnect_0_7} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_8/design_1_axi_interconnect_0_8.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_8 || ORIG_REF_NAME==design_1_axi_interconnect_0_8} -quiet] -quiet

# IP: bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_proc_sys_reset_0_2 || ORIG_REF_NAME==design_1_proc_sys_reset_0_2} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_auto_pc_8/design_1_axi_interconnect_0_imp_auto_pc_8.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_8 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_8} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_us_0/design_1_axi_interconnect_1_imp_auto_us_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_1_imp_auto_us_0 || ORIG_REF_NAME==design_1_axi_interconnect_1_imp_auto_us_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_ds_0/design_1_axi_interconnect_1_imp_auto_ds_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_1_imp_auto_ds_0 || ORIG_REF_NAME==design_1_axi_interconnect_1_imp_auto_ds_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_1_imp_auto_pc_0/design_1_axi_interconnect_1_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_1_imp_auto_pc_0 || ORIG_REF_NAME==design_1_axi_interconnect_1_imp_auto_pc_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_ds_0/design_1_axi_interconnect_2_imp_auto_ds_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_2_imp_auto_ds_0 || ORIG_REF_NAME==design_1_axi_interconnect_2_imp_auto_ds_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_2_imp_auto_pc_0/design_1_axi_interconnect_2_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_2_imp_auto_pc_0 || ORIG_REF_NAME==design_1_axi_interconnect_2_imp_auto_pc_0} -quiet] -quiet

# XDC: d:/cse_462/filter_kernel_hardware/filter_kernel_hardware.gen/sources_1/bd/design_1/design_1_ooc.xdc
