Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 17 16:21:34 2022
| Host         : HAMMER-PC-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 105 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6218 register/latch pins with no clock driven by root clock pin: receiver/enSig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.304        0.000                      0                  129        0.248        0.000                      0                  129        3.000        0.000                       0                  6222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Pre0/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Pre0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_Prescaler25         14.304        0.000                      0                  129        0.248        0.000                      0                  129       19.500        0.000                       0                  6218  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Pre0/inst/clk_in1
  To Clock:  Pre0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pre0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       14.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.304ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/red_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        25.549ns  (logic 6.077ns (23.785%)  route 19.472ns (76.215%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.567     1.567    VGA0/clk_25
    SLICE_X13Y40         FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456     2.023 f  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          1.896     3.920    VGA0/hcount_reg[1]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.150     4.070 r  VGA0/red_i_2233/O
                         net (fo=1, routed)           0.433     4.503    VGA0/red_i_2233_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.326     4.829 r  VGA0/red_i_1441/O
                         net (fo=16, routed)          1.056     5.885    VGA0/arrayIn[0,0]3__0[5]
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.009 r  VGA0/red_i_1433/O
                         net (fo=2, routed)           0.319     6.328    VGA0/red_i_1433_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  VGA0/red_i_1437/O
                         net (fo=1, routed)           0.000     6.452    VGA0/red_i_1437_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.965 r  VGA0/red_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000     6.965    VGA0/red_reg_i_702_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.184 r  VGA0/red_reg_i_269/O[0]
                         net (fo=16, routed)          0.742     7.926    VGA0/red_reg_i_269_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.221 r  VGA0/red_i_2243/O
                         net (fo=1, routed)           0.000     8.221    VGA0/red_i_2243_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.861 r  VGA0/red_reg_i_1452/O[3]
                         net (fo=3, routed)           0.814     9.675    VGA0/red_reg_i_1452_n_4
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.306     9.981 r  VGA0/red_i_1450/O
                         net (fo=1, routed)           0.000     9.981    VGA0/red_i_1450_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  VGA0/red_reg_i_710/CO[3]
                         net (fo=22, routed)          1.262    11.776    VGA0/red_reg_i_710_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.150    11.926 r  VGA0/red_i_271/O
                         net (fo=28, routed)          0.581    12.507    VGA0/red_i_271_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.326    12.833 r  VGA0/red_i_1790/O
                         net (fo=160, routed)         5.525    18.357    SP0/red_reg_i_388_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    18.481 r  SP0/red_i_1662/O
                         net (fo=1, routed)           1.284    19.765    SP0/red_i_1662_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.889 r  SP0/red_i_863/O
                         net (fo=1, routed)           0.000    19.889    SP0/red_i_863_n_0
    SLICE_X53Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    20.101 r  SP0/red_reg_i_357/O
                         net (fo=1, routed)           2.406    22.507    SP0/red_reg_i_357_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.299    22.806 r  SP0/red_i_128/O
                         net (fo=1, routed)           0.000    22.806    SP0/red_i_128_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    23.023 r  SP0/red_reg_i_41/O
                         net (fo=21, routed)          1.522    24.545    VGA0/red_i_19_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.299    24.844 r  VGA0/red_i_64/O
                         net (fo=1, routed)           0.804    25.648    VGA0/red_i_64_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124    25.772 r  VGA0/red_i_20/O
                         net (fo=1, routed)           0.000    25.772    VGA0/red_i_20_n_0
    SLICE_X7Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    25.989 r  VGA0/red_reg_i_5/O
                         net (fo=1, routed)           0.829    26.818    SP0/red_reg
    SLICE_X10Y51         LUT5 (Prop_lut5_I4_O)        0.299    27.117 r  SP0/red_i_1/O
                         net (fo=1, routed)           0.000    27.117    VGA0/red_reg_0
    SLICE_X10Y51         FDCE                                         r  VGA0/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.442    41.442    VGA0/clk_25
    SLICE_X10Y51         FDCE                                         r  VGA0/red_reg/C
                         clock pessimism              0.000    41.442    
                         clock uncertainty           -0.098    41.344    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    41.421    VGA0/red_reg
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                         -27.117    
  -------------------------------------------------------------------
                         slack                                 14.304    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/green_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        25.415ns  (logic 6.077ns (23.911%)  route 19.338ns (76.089%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.567     1.567    VGA0/clk_25
    SLICE_X13Y40         FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456     2.023 f  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          1.896     3.920    VGA0/hcount_reg[1]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.150     4.070 r  VGA0/red_i_2233/O
                         net (fo=1, routed)           0.433     4.503    VGA0/red_i_2233_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.326     4.829 r  VGA0/red_i_1441/O
                         net (fo=16, routed)          1.056     5.885    VGA0/arrayIn[0,0]3__0[5]
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.009 r  VGA0/red_i_1433/O
                         net (fo=2, routed)           0.319     6.328    VGA0/red_i_1433_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  VGA0/red_i_1437/O
                         net (fo=1, routed)           0.000     6.452    VGA0/red_i_1437_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.965 r  VGA0/red_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000     6.965    VGA0/red_reg_i_702_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.184 r  VGA0/red_reg_i_269/O[0]
                         net (fo=16, routed)          0.742     7.926    VGA0/red_reg_i_269_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.221 r  VGA0/red_i_2243/O
                         net (fo=1, routed)           0.000     8.221    VGA0/red_i_2243_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.861 r  VGA0/red_reg_i_1452/O[3]
                         net (fo=3, routed)           0.814     9.675    VGA0/red_reg_i_1452_n_4
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.306     9.981 r  VGA0/red_i_1450/O
                         net (fo=1, routed)           0.000     9.981    VGA0/red_i_1450_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  VGA0/red_reg_i_710/CO[3]
                         net (fo=22, routed)          1.262    11.776    VGA0/red_reg_i_710_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.150    11.926 r  VGA0/red_i_271/O
                         net (fo=28, routed)          0.581    12.507    VGA0/red_i_271_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.326    12.833 r  VGA0/red_i_1790/O
                         net (fo=160, routed)         5.525    18.357    SP0/red_reg_i_388_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    18.481 r  SP0/red_i_1662/O
                         net (fo=1, routed)           1.284    19.765    SP0/red_i_1662_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.889 r  SP0/red_i_863/O
                         net (fo=1, routed)           0.000    19.889    SP0/red_i_863_n_0
    SLICE_X53Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    20.101 r  SP0/red_reg_i_357/O
                         net (fo=1, routed)           2.406    22.507    SP0/red_reg_i_357_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.299    22.806 r  SP0/red_i_128/O
                         net (fo=1, routed)           0.000    22.806    SP0/red_i_128_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    23.023 r  SP0/red_reg_i_41/O
                         net (fo=21, routed)          1.688    24.711    VGA0/red_i_19_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.299    25.010 r  VGA0/red_i_50/O
                         net (fo=1, routed)           0.000    25.010    VGA0/red_i_50_n_0
    SLICE_X3Y52          MUXF7 (Prop_muxf7_I1_O)      0.217    25.227 r  VGA0/red_reg_i_16/O
                         net (fo=3, routed)           0.743    25.970    VGA0/red_i_50_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.299    26.269 r  VGA0/green_i_2/O
                         net (fo=1, routed)           0.590    26.859    VGA0/green_i_2_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124    26.983 r  VGA0/green_i_1/O
                         net (fo=1, routed)           0.000    26.983    VGA0/green_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  VGA0/green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.442    41.442    VGA0/clk_25
    SLICE_X10Y51         FDCE                                         r  VGA0/green_reg/C
                         clock pessimism              0.000    41.442    
                         clock uncertainty           -0.098    41.344    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    41.423    VGA0/green_reg
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -26.983    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.567ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/blue_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        25.290ns  (logic 6.077ns (24.029%)  route 19.213ns (75.971%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.567     1.567    VGA0/clk_25
    SLICE_X13Y40         FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456     2.023 f  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          1.896     3.920    VGA0/hcount_reg[1]
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.150     4.070 r  VGA0/red_i_2233/O
                         net (fo=1, routed)           0.433     4.503    VGA0/red_i_2233_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.326     4.829 r  VGA0/red_i_1441/O
                         net (fo=16, routed)          1.056     5.885    VGA0/arrayIn[0,0]3__0[5]
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.009 r  VGA0/red_i_1433/O
                         net (fo=2, routed)           0.319     6.328    VGA0/red_i_1433_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  VGA0/red_i_1437/O
                         net (fo=1, routed)           0.000     6.452    VGA0/red_i_1437_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.965 r  VGA0/red_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000     6.965    VGA0/red_reg_i_702_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.184 r  VGA0/red_reg_i_269/O[0]
                         net (fo=16, routed)          0.742     7.926    VGA0/red_reg_i_269_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.221 r  VGA0/red_i_2243/O
                         net (fo=1, routed)           0.000     8.221    VGA0/red_i_2243_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.861 r  VGA0/red_reg_i_1452/O[3]
                         net (fo=3, routed)           0.814     9.675    VGA0/red_reg_i_1452_n_4
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.306     9.981 r  VGA0/red_i_1450/O
                         net (fo=1, routed)           0.000     9.981    VGA0/red_i_1450_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  VGA0/red_reg_i_710/CO[3]
                         net (fo=22, routed)          1.262    11.776    VGA0/red_reg_i_710_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.150    11.926 r  VGA0/red_i_271/O
                         net (fo=28, routed)          0.581    12.507    VGA0/red_i_271_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.326    12.833 r  VGA0/red_i_1790/O
                         net (fo=160, routed)         5.525    18.357    SP0/red_reg_i_388_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    18.481 r  SP0/red_i_1662/O
                         net (fo=1, routed)           1.284    19.765    SP0/red_i_1662_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.889 r  SP0/red_i_863/O
                         net (fo=1, routed)           0.000    19.889    SP0/red_i_863_n_0
    SLICE_X53Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    20.101 r  SP0/red_reg_i_357/O
                         net (fo=1, routed)           2.406    22.507    SP0/red_reg_i_357_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.299    22.806 r  SP0/red_i_128/O
                         net (fo=1, routed)           0.000    22.806    SP0/red_i_128_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    23.023 r  SP0/red_reg_i_41/O
                         net (fo=21, routed)          1.688    24.711    VGA0/red_i_19_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.299    25.010 r  VGA0/red_i_50/O
                         net (fo=1, routed)           0.000    25.010    VGA0/red_i_50_n_0
    SLICE_X3Y52          MUXF7 (Prop_muxf7_I1_O)      0.217    25.227 r  VGA0/red_reg_i_16/O
                         net (fo=3, routed)           0.733    25.960    VGA0/red_i_50_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.299    26.259 r  VGA0/blue_i_2/O
                         net (fo=1, routed)           0.475    26.734    VGA0/blue_i_2_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124    26.858 r  VGA0/blue_i_1/O
                         net (fo=1, routed)           0.000    26.858    VGA0/blue_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  VGA0/blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.442    41.442    VGA0/clk_25
    SLICE_X10Y51         FDCE                                         r  VGA0/blue_reg/C
                         clock pessimism              0.000    41.442    
                         clock uncertainty           -0.098    41.344    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.081    41.425    VGA0/blue_reg
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                         -26.858    
  -------------------------------------------------------------------
                         slack                                 14.567    

Slack (MET) :             24.439ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 6.231ns (41.109%)  route 8.926ns (58.891%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.693 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.693    VGA0/location_reg[8]_i_12_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.456    14.371    VGA0/location_reg[8]_i_11_n_7
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.248 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.501    15.749    VGA0/location_reg[8]_i_5_n_5
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.329    16.078 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.716    16.794    VGA0/location[8]
    SLICE_X5Y46          FDCE                                         r  VGA0/location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.517    41.517    VGA0/clk_25
    SLICE_X5Y46          FDCE                                         r  VGA0/location_reg[8]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y46          FDCE (Setup_fdce_C_D)       -0.266    41.234    VGA0/location_reg[8]
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 24.439    

Slack (MET) :             24.480ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 6.231ns (41.184%)  route 8.899ns (58.816%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.693 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.693    VGA0/location_reg[8]_i_12_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.456    14.371    VGA0/location_reg[8]_i_11_n_7
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.248 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.501    15.749    VGA0/location_reg[8]_i_5_n_5
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.329    16.078 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.689    16.767    VGA0/location[8]
    SLICE_X3Y45          FDCE                                         r  VGA0/location_reg_rep[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.519    41.519    VGA0/clk_25
    SLICE_X3Y45          FDCE                                         r  VGA0/location_reg_rep[8]__0/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)       -0.269    41.247    VGA0/location_reg_rep[8]__0
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                 24.480    

Slack (MET) :             24.527ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 6.231ns (41.224%)  route 8.884ns (58.776%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.693 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.693    VGA0/location_reg[8]_i_12_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.456    14.371    VGA0/location_reg[8]_i_11_n_7
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.248 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.501    15.749    VGA0/location_reg[8]_i_5_n_5
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.329    16.078 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.674    16.752    VGA0/location[8]
    SLICE_X2Y44          FDCE                                         r  VGA0/location_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.519    41.519    VGA0/clk_25
    SLICE_X2Y44          FDCE                                         r  VGA0/location_reg_rep[8]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y44          FDCE (Setup_fdce_C_D)       -0.236    41.280    VGA0/location_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -16.752    
  -------------------------------------------------------------------
                         slack                                 24.527    

Slack (MET) :             24.579ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__1/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        15.054ns  (logic 5.767ns (38.308%)  route 9.287ns (61.692%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.543 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.526    14.069    VGA0/location_reg[8]_i_12_n_5
    SLICE_X6Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574    14.643 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.643    VGA0/location_reg[5]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.862 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.685    15.547    VGA0/location_reg[8]_i_5_n_7
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.321    15.868 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           0.824    16.692    VGA0/location[6]
    SLICE_X6Y47          FDCE                                         r  VGA0/location_reg_rep[6]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.518    41.518    VGA0/clk_25
    SLICE_X6Y47          FDCE                                         r  VGA0/location_reg_rep[6]__1/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X6Y47          FDCE (Setup_fdce_C_D)       -0.230    41.271    VGA0/location_reg_rep[6]__1
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                 24.579    

Slack (MET) :             24.626ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 6.231ns (41.621%)  route 8.740ns (58.379%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.693 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.693    VGA0/location_reg[8]_i_12_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.456    14.371    VGA0/location_reg[8]_i_11_n_7
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.248 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.501    15.749    VGA0/location_reg[8]_i_5_n_5
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.329    16.078 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.530    16.608    VGA0/location[8]
    SLICE_X4Y46          FDCE                                         r  VGA0/location_reg_rep[8]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.517    41.517    VGA0/clk_25
    SLICE_X4Y46          FDCE                                         r  VGA0/location_reg_rep[8]__2/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)       -0.266    41.234    VGA0/location_reg_rep[8]__2
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 24.626    

Slack (MET) :             24.662ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__1/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        14.951ns  (logic 6.231ns (41.677%)  route 8.720ns (58.323%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.693 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.693    VGA0/location_reg[8]_i_12_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.456    14.371    VGA0/location_reg[8]_i_11_n_7
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.248 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.501    15.749    VGA0/location_reg[8]_i_5_n_5
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.329    16.078 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.510    16.588    VGA0/location[8]
    SLICE_X7Y47          FDCE                                         r  VGA0/location_reg_rep[8]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.518    41.518    VGA0/clk_25
    SLICE_X7Y47          FDCE                                         r  VGA0/location_reg_rep[8]__1/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)       -0.251    41.250    VGA0/location_reg_rep[8]__1
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 24.662    

Slack (MET) :             24.708ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 5.767ns (38.675%)  route 9.144ns (61.325%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.637     1.637    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     2.056 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.232     3.288    VGA0/vcount_reg[3]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.327     3.615 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.450     4.065    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.332     4.397 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.553     4.949    VGA0/location[5]_i_10_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.073 r  VGA0/red_i_256/O
                         net (fo=19, routed)          0.682     5.755    VGA0/location6__0[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  VGA0/red_i_294/O
                         net (fo=4, routed)           0.617     6.496    VGA0/red_i_294_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  VGA0/red_i_283/O
                         net (fo=2, routed)           0.927     7.547    VGA0/red_i_283_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.943 r  VGA0/location_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.943    VGA0/location_reg[5]_i_26_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.258 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.605     8.863    VGA0/location_reg[5]_i_22_n_4
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     9.422 r  VGA0/location_reg[5]_i_21/O[0]
                         net (fo=1, routed)           0.578    10.000    VGA0/location_reg[5]_i_21_n_7
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.295    10.295 r  VGA0/location[5]_i_17/O
                         net (fo=1, routed)           0.000    10.295    VGA0/location[5]_i_17_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.696 r  VGA0/location_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.696    VGA0/location_reg[5]_i_9_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           0.801    11.830    VGA0/location_reg[8]_i_29_n_6
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.329    12.159 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.810    12.969    VGA0/location5__0[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326    13.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    13.295    VGA0/location[8]_i_25_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.543 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.526    14.069    VGA0/location_reg[8]_i_12_n_5
    SLICE_X6Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574    14.643 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.643    VGA0/location_reg[5]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.862 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.685    15.547    VGA0/location_reg[8]_i_5_n_7
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.321    15.868 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           0.681    16.549    VGA0/location[6]
    SLICE_X3Y47          FDCE                                         r  VGA0/location_reg_rep[6]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        1.520    41.520    VGA0/clk_25
    SLICE_X3Y47          FDCE                                         r  VGA0/location_reg_rep[6]__2/C
                         clock pessimism              0.094    41.614    
                         clock uncertainty           -0.098    41.517    
    SLICE_X3Y47          FDCE (Setup_fdce_C_D)       -0.260    41.257    VGA0/location_reg_rep[6]__2
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                         -16.549    
  -------------------------------------------------------------------
                         slack                                 24.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.565     0.565    VGA0/clk_25
    SLICE_X11Y42         FDCE                                         r  VGA0/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  VGA0/hcount_reg[2]/Q
                         net (fo=41, routed)          0.195     0.900    VGA0/hcount_reg[2]
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.945 r  VGA0/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.945    VGA0/hcount[4]_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  VGA0/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.835     0.835    VGA0/clk_25
    SLICE_X10Y42         FDCE                                         r  VGA0/hcount_reg[4]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120     0.698    VGA0/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.594     0.594    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.128     0.722 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          0.115     0.836    VGA0/vcount_reg[3]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.099     0.935 r  VGA0/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.935    VGA0/vcount[4]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.865     0.865    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[4]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.092     0.686    VGA0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.127%)  route 0.209ns (52.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.565     0.565    VGA0/clk_25
    SLICE_X11Y40         FDCE                                         r  VGA0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  VGA0/hcount_reg[7]/Q
                         net (fo=16, routed)          0.209     0.914    VGA0/hcount_reg[7]
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.959 r  VGA0/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.959    VGA0/hcount[9]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  VGA0/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.835     0.835    VGA0/clk_25
    SLICE_X10Y40         FDCE                                         r  VGA0/hcount_reg[9]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.121     0.699    VGA0/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.008%)  route 0.210ns (52.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.565     0.565    VGA0/clk_25
    SLICE_X11Y40         FDCE                                         r  VGA0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  VGA0/hcount_reg[7]/Q
                         net (fo=16, routed)          0.210     0.915    VGA0/hcount_reg[7]
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.960 r  VGA0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.960    VGA0/hcount[8]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  VGA0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.835     0.835    VGA0/clk_25
    SLICE_X10Y40         FDCE                                         r  VGA0/hcount_reg[8]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120     0.698    VGA0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.055%)  route 0.206ns (52.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.594     0.594    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.206     0.941    VGA0/vcount_reg[2]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.042     0.983 r  VGA0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.983    VGA0/vcount[3]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.865     0.865    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.107     0.701    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.226ns (57.781%)  route 0.165ns (42.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  VGA0/vcount_reg[7]/Q
                         net (fo=12, routed)          0.165     0.885    VGA0/vcount_reg[7]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.098     0.983 r  VGA0/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.983    VGA0/vcount[8]_i_1_n_0
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[8]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.092     0.684    VGA0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.594     0.594    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.206     0.941    VGA0/vcount_reg[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.045     0.986 r  VGA0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    VGA0/vcount[2]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.865     0.865    VGA0/clk_25
    SLICE_X1Y41          FDCE                                         r  VGA0/vcount_reg[2]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.091     0.685    VGA0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.227ns (56.456%)  route 0.175ns (43.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.565     0.565    VGA0/clk_25
    SLICE_X11Y40         FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.175     0.868    VGA0/hcount_reg[6]
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.099     0.967 r  VGA0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.967    VGA0/hcount[7]_i_1_n_0
    SLICE_X11Y40         FDCE                                         r  VGA0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.835     0.835    VGA0/clk_25
    SLICE_X11Y40         FDCE                                         r  VGA0/hcount_reg[7]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.092     0.657    VGA0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.184ns (41.479%)  route 0.260ns (58.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.591     0.591    VGA0/clk_25
    SLICE_X4Y38          FDCE                                         r  VGA0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VGA0/vcount_reg[5]/Q
                         net (fo=14, routed)          0.260     0.991    VGA0/vcount_reg[5]
    SLICE_X5Y40          LUT5 (Prop_lut5_I3_O)        0.043     1.034 r  VGA0/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.034    VGA0/vcount[7]_i_1_n_0
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[7]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.107     0.715    VGA0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.763%)  route 0.247ns (52.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X5Y40          FDCE                                         r  VGA0/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  VGA0/vcount_reg[7]/Q
                         net (fo=12, routed)          0.247     0.967    VGA0/vcount_reg[7]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.098     1.065 r  VGA0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     1.065    VGA0/vcount[9]_i_2_n_0
    SLICE_X6Y41          FDCE                                         r  VGA0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=6216, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X6Y41          FDCE                                         r  VGA0/vcount_reg[9]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.121     0.729    VGA0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y15     SP0/arrayOut_reg[0,0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y64     SP0/arrayOut_reg[13,12][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y62     SP0/arrayOut_reg[13,12][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y51     SP0/arrayOut_reg[13,13][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y51     SP0/arrayOut_reg[13,13][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y56     SP0/arrayOut_reg[13,13][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y52     SP0/arrayOut_reg[13,13][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y54     SP0/arrayOut_reg[13,13][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y51     SP0/arrayOut_reg[13,13][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y56     SP0/arrayOut_reg[13,13][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y56     SP0/arrayOut_reg[13,13][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     SP0/arrayOut_reg[13,13][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     SP0/arrayOut_reg[13,13][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y61     SP0/arrayOut_reg[13,14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y61     SP0/arrayOut_reg[13,14][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     SP0/arrayOut_reg[13,14][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y66     SP0/arrayOut_reg[13,14][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y66     SP0/arrayOut_reg[13,14][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y37      SP0/arrayOut_reg[22,4][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38      SP0/arrayOut_reg[22,4][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y30     SP0/arrayOut_reg[28,11][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y30     SP0/arrayOut_reg[28,11][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y71     SP0/arrayOut_reg[4,17][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y82     SP0/arrayOut_reg[4,18][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     SP0/arrayOut_reg[0,10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y43     SP0/arrayOut_reg[0,10][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y37     SP0/arrayOut_reg[0,10][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     SP0/arrayOut_reg[18,21][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



