LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY PIPE_EXE_TO_MEM_REGISTER IS

	PORT (
			ALU_RES  : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			RD_ADDR  : IN STD_LOGIC_VECTOR(4  DOWNTO 0);
			RS2_VAL  : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			OP_MEM_WB: IN STD_LOGIC_VECTOR(4  DOWNTO 0);