{
	"author": ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2005",
	"dblpkey": "conf/dac/AdirABPS05",
	"doi": "10.1145/1065579.1065785",
	"ee": "http://doi.acm.org/10.1145/1065579.1065785",
	"pages": "769-774",
	"publisher": "ACM",
	"stemmed": ["a", "generic", "micro", "architectur", "test", "plan", "approach", "for", "microprocessor", "verif"],
	"tag": ["approach", "architecture", "testing", "verification"],
	"title": "A generic micro-architectural test plan approach for microprocessor verification",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2005
}