

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Thu Aug 18 12:36:11 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.671 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    7|    7| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [9 x i128]* %output_V, i64 0, i64 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 8 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.23ns)   --->   "%output_V_load = load i128* %output_V_addr, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 9 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [9 x i128]* %output_V, i64 0, i64 0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 10 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.23ns)   --->   "%output_V_load_1 = load i128* %output_V_addr_1, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 11 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:98]   --->   Operation 12 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i128 %data_V_read_1 to i16" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 13 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%DataIn_V_assign_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 14 'partselect' 'DataIn_V_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%DataIn_V_assign_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 32, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 15 'partselect' 'DataIn_V_assign_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%DataIn_V_assign_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 48, i32 63)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 16 'partselect' 'DataIn_V_assign_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%DataOut_V_7 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_3, i64 0, i64 4), i16 %DataIn_V_assign_6, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 17 'memshiftread' 'DataOut_V_7' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%DataOut_V_6 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_3, i64 0, i64 4), i16 %DataOut_V_7, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 18 'memshiftread' 'DataOut_V_6' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%DataIn_V_assign_8 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 64, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 19 'partselect' 'DataIn_V_assign_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 80, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 20 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%DataIn_V_assign_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 96, i32 111)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 21 'partselect' 'DataIn_V_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_6, i64 0, i64 4), i16 %DataIn_V_assign_1, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 22 'memshiftread' 'DataOut_V_12' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%DataIn_V_assign_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 112, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 23 'partselect' 'DataIn_V_assign_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%output_V_load = load i128* %output_V_addr, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 24 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%output_V_load_1 = load i128* %output_V_addr_1, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 25 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [9 x i128]* %output_V, i64 0, i64 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 26 'getelementptr' 'output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%output_V_load_2 = load i128* %output_V_addr_2, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 27 'load' 'output_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [9 x i128]* %output_V, i64 0, i64 2" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 28 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%output_V_load_3 = load i128* %output_V_addr_3, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 29 'load' 'output_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_1, i32 112, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 30 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load, i32 48, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i128 %output_V_load to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 33 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_1, i32 64, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_1, i32 16, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_24 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i32.i16.i32(i16 %trunc_ln203, i16 %tmp_19, i16 %DataOut_V_12, i32 %tmp_3, i16 %DataOut_V_6, i32 %tmp_4)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 36 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "store i128 %tmp_24, i128* %output_V_addr_2, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 38 [1/1] (0.71ns)   --->   "%DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_5, i64 0, i64 4), i16 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 38 'memshiftread' 'DataOut_V_10' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_3 : Operation 39 [1/1] (0.71ns)   --->   "%DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_5, i64 0, i64 4), i16 %DataOut_V_10, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 39 'memshiftread' 'DataOut_V_11' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_3 : Operation 40 [1/2] (1.23ns)   --->   "%output_V_load_2 = load i128* %output_V_addr_2, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 40 'load' 'output_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%output_V_load_3 = load i128* %output_V_addr_3, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 41 'load' 'output_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [9 x i128]* %output_V, i64 0, i64 3" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 42 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.23ns)   --->   "%output_V_load_4 = load i128* %output_V_addr_4, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 43 'load' 'output_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [9 x i128]* %output_V, i64 0, i64 4" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 44 'getelementptr' 'output_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.23ns)   --->   "%output_V_load_5 = load i128* %output_V_addr_5, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 45 'load' 'output_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_2, i32 112, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 46 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_2, i32 64, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_2, i32 16, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %output_V_load_3, i32 64, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_3, i32 16, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 50 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_26 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i64.i16.i32(i16 %DataIn_V_assign_4, i64 %tmp_7, i16 %DataOut_V_11, i32 %tmp_8)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 51 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "store i128 %tmp_26, i128* %output_V_addr_4, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.67>
ST_4 : Operation 53 [1/1] (0.71ns)   --->   "%DataOut_V_3 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_1, i64 0, i64 4), i16 %DataIn_V_assign_2, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 53 'memshiftread' 'DataOut_V_3' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_4 : Operation 54 [1/1] (0.71ns)   --->   "%DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_7, i64 0, i64 4), i16 %DataIn_V_assign_3, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 54 'memshiftread' 'DataOut_V_14' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_4 : Operation 55 [1/1] (0.71ns)   --->   "%DataOut_V14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_7, i64 0, i64 4), i16 %DataOut_V_14, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 55 'memshiftread' 'DataOut_V14' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_4 : Operation 56 [1/2] (1.23ns)   --->   "%output_V_load_4 = load i128* %output_V_addr_4, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 56 'load' 'output_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%output_V_load_5 = load i128* %output_V_addr_5, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 57 'load' 'output_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [9 x i128]* %output_V, i64 0, i64 5" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 58 'getelementptr' 'output_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.23ns)   --->   "%output_V_load_6 = load i128* %output_V_addr_6, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 59 'load' 'output_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [9 x i128]* %output_V, i64 0, i64 6" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 60 'getelementptr' 'output_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.23ns)   --->   "%output_V_load_7 = load i128* %output_V_addr_7, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 61 'load' 'output_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_4, i32 64, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 62 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_5, i32 64, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 63 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_4, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 64 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_4, i32 16, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 65 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_5, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 66 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_5, i32 16, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 67 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_28 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i16.i16.i32(i16 %DataIn_V_assign_8, i32 %tmp_11, i16 %DataOut_V_3, i16 %tmp_21, i16 %DataOut_V14, i32 %tmp_12)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 68 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.23ns)   --->   "store i128 %tmp_28, i128* %output_V_addr_6, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 69 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.67>
ST_5 : Operation 70 [1/1] (0.71ns)   --->   "%DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_0, i64 0, i64 4), i16 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 70 'memshiftread' 'DataOut_V_1' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_5 : Operation 71 [1/1] (0.71ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_0, i64 0, i64 4), i16 %DataOut_V_1, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 71 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_5 : Operation 72 [1/1] (0.71ns)   --->   "%DataOut_V_5 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_2, i64 0, i64 4), i16 %DataIn_V_assign_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 72 'memshiftread' 'DataOut_V_5' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_5 : Operation 73 [1/1] (0.71ns)   --->   "%DataOut_V_4 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_2, i64 0, i64 4), i16 %DataOut_V_5, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 73 'memshiftread' 'DataOut_V_4' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_5 : Operation 74 [1/2] (1.23ns)   --->   "%output_V_load_6 = load i128* %output_V_addr_6, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 74 'load' 'output_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/2] (1.23ns)   --->   "%output_V_load_7 = load i128* %output_V_addr_7, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 75 'load' 'output_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_7, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 76 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr [9 x i128]* %output_V, i64 0, i64 7" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 77 'getelementptr' 'output_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.23ns)   --->   "%output_V_load_8 = load i128* %output_V_addr_8, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 78 'load' 'output_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_23 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i32.i16.i32(i32 %tmp, i16 %DataOut_V_10, i32 %tmp_1, i16 %DataOut_V_4, i32 %trunc_ln203_1)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 79 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.23ns)   --->   "store i128 %tmp_23, i128* %output_V_addr_1, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_6, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 81 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %output_V_load_6, i32 16, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 82 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_7, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 83 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_7, i32 48, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 84 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_30 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i32.i16.i16(i16 %DataIn_V_assign_1, i32 %tmp_15, i16 %DataOut_V_7, i32 %tmp_16, i16 %DataOut_V, i16 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 85 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.23ns)   --->   "store i128 %tmp_30, i128* %output_V_addr_8, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 87 [1/1] (0.71ns)   --->   "%DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_4, i64 0, i64 4), i16 %DataIn_V_assign_8, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 87 'memshiftread' 'DataOut_V_9' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_6 : Operation 88 [1/1] (0.71ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_4, i64 0, i64 4), i16 %DataOut_V_9, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 88 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_6 : Operation 89 [1/1] (0.71ns)   --->   "%DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_6, i64 0, i64 4), i16 %DataOut_V_12, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 89 'memshiftread' 'DataOut_V_13' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_6 : Operation 90 [1/2] (1.23ns)   --->   "%output_V_load_8 = load i128* %output_V_addr_8, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 90 'load' 'output_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_8, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 91 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_25 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i32.i16.i32(i16 %DataIn_V_assign_2, i16 %tmp_22, i16 %DataOut_V_14, i32 %tmp_5, i16 %DataOut_V_8, i32 %tmp_6)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 92 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.23ns)   --->   "store i128 %tmp_25, i128* %output_V_addr_3, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_27 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i16.i16.i32(i16 %DataIn_V_assign_6, i32 %tmp_9, i16 %DataOut_V_1, i16 %tmp_18, i16 %DataOut_V_13, i32 %tmp_10)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 94 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.23ns)   --->   "store i128 %tmp_27, i128* %output_V_addr_5, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_8, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_8, i32 48, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 97 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.95>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:102]   --->   Operation 98 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.71ns)   --->   "%DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_1, i64 0, i64 4), i16 %DataOut_V_3, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 99 'memshiftread' 'DataOut_V_2' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_29 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i64(i16 %DataIn_V_assign_s, i32 %tmp_13, i16 %DataOut_V_5, i64 %tmp_14)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 100 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.23ns)   --->   "store i128 %tmp_29, i128* %output_V_addr_7, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_32 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i32.i16.i16(i16 %DataIn_V_assign_3, i32 %tmp_17, i16 %DataOut_V_9, i32 %tmp_31, i16 %DataOut_V_2, i16 %tmp_20)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 102 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.23ns)   --->   "store i128 %tmp_32, i128* %output_V_addr, align 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 9> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:119]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr', firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118) [29]  (0 ns)
	'load' operation ('output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:118) on array 'output_V' [30]  (1.24 ns)

 <State 2>: 2.67ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_conv2d_stream.h:98) [3]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [15]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [16]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_24', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [61]  (1.24 ns)

 <State 3>: 2.67ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [21]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [22]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_26', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [69]  (1.24 ns)

 <State 4>: 2.67ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [27]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [28]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_28', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [77]  (1.24 ns)

 <State 5>: 2.67ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [6]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [7]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_30', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [85]  (1.24 ns)

 <State 6>: 2.67ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [18]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [19]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_25', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [65]  (1.24 ns)

 <State 7>: 1.95ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [10]  (0.717 ns)
	'store' operation ('store_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118) of variable 'tmp_32', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118 on array 'output_V' [89]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
