m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/simulation/modelsim
vCTRL
Z1 !s110 1558565889
!i10b 1
!s100 Jk2<:HL:RSZ7`SJDD>7zo2
IVn?@XPCZlZ[QiMLZjUbDJ0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1491014033
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v
Z3 L0 11
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1558565889.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl
Z8 tCvgOpt 0
n@c@t@r@l
vdpram
R1
!i10b 1
!s100 _m[[=BdRB3Rjk8jmkAW]e1
IzRMkT`QW>FWS[Hbkh^Kc13
R2
R0
w1558565022
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v
L0 39
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip
R8
vkey_filter
R1
!i10b 1
!s100 4I7zI:TMh_<bf>@J=ge`c3
IPl4ncK3eeR`BzJ]J3Rn`@1
R2
R0
w1491013818
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v
R3
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v|
!i113 1
R6
R7
R8
vkey_model
!s110 1558565890
!i10b 1
!s100 =^<h8MjF60M@DlYHI6_@M3
I2HE5PEPQVXfUn>hj=M:ND1
R2
R0
w1440855868
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v
L0 3
R4
r1
!s85 0
31
!s108 1558565890.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v|
!i113 1
R6
Z9 !s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench
R8
vuart_byte_rx
R1
!i10b 1
!s100 _el4@5dhH5gbgfjB_]B5S2
I7>UB;GXzZD_zIXY=6Mo[?2
R2
R0
w1491013784
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v
R3
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v|
!i113 1
R6
R7
R8
vuart_byte_tx
R1
!i10b 1
!s100 mf<K]G8G99d2DSfWoVNAk0
IEMc^Yd[jl^LWaf<9CJQnY1
R2
R0
w1491013796
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v
R3
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v|
!i113 1
R6
R7
R8
vUART_DPRAM
R1
!i10b 1
!s100 CUK@[oLK_hcWX6@=RaT;g3
I;[cNkX7T7^X@=1>?2zQoE1
R2
R0
w1491013937
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v
R3
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v|
!i113 1
R6
R7
R8
n@u@a@r@t_@d@p@r@a@m
vUART_DPRAM_tb
R1
!i10b 1
!s100 =Ad_^R4Hk>^]4TnRK_T4T0
IUDV0LFLTEP2>Nj;WNLhLU3
R2
R0
w1444831384
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v
L0 5
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v|
!i113 1
R6
R9
R8
n@u@a@r@t_@d@p@r@a@m_tb
