// Seed: 424522154
module module_0 ();
  wire id_1;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4
);
  wire id_6;
  supply0 id_7 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  always @(posedge id_1 == 1) begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_3 (
    input  logic id_0,
    output logic id_1
);
  always_latch @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 <= id_0;
  end
  module_0 modCall_1 ();
endmodule
