Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Thu Dec 10 14:42:00 2020
| Host              : thelio running 64-bit Pop!_OS 20.10
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.933        0.000                      0                23135        0.044        0.000                      0                23135        3.225        0.000                       0                 11361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.933        0.000                      0                23135        0.044        0.000                      0                23135        3.225        0.000                       0                 11361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.827ns (30.218%)  route 4.219ns (69.782%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.784     6.083    D0_0/D[31]
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[4][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[4][6][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X33Y40         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[4][6][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.827ns (30.293%)  route 4.204ns (69.707%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.769     6.068    D0_0/D[31]
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[6][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[6][6][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X33Y40         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[6][6][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 1.827ns (30.624%)  route 4.139ns (69.376%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.704     6.003    D0_0/D[31]
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[0][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[0][4][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y38         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[0][4][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.827ns (30.706%)  route 4.123ns (69.294%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.688     5.987    D0_0/D[31]
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[2][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[2][4][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y38         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[2][4][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 1.827ns (30.773%)  route 4.110ns (69.227%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.675     5.974    D0_0/D[31]
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[5][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[5][6][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y40         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[5][6][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[7][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.827ns (30.903%)  route 4.085ns (69.097%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.650     5.949    D0_0/D[31]
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[7][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X33Y40         FDRE                                         r  D0_0/mem_reg[7][6][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y40         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[7][6][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.827ns (30.940%)  route 4.078ns (69.060%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.643     5.942    D0_0/D[31]
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[3][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X32Y38         FDRE                                         r  D0_0/mem_reg[3][4][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y38         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[3][4][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.827ns (30.940%)  route 4.078ns (69.060%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.876 r  add2/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=2, routed)           0.307     5.183    bin_read2_0/out[31]
    SLICE_X26Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.299 r  bin_read2_0/mem[7][7][31]_i_2__2/O
                         net (fo=64, routed)          0.643     5.942    D0_0/D[31]
    SLICE_X32Y40         FDRE                                         r  D0_0/mem_reg[4][5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X32Y40         FDRE                                         r  D0_0/mem_reg[4][5][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y40         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[4][5][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.810ns (30.662%)  route 4.093ns (69.338%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.875 r  add2/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=2, routed)           0.358     5.233    bin_read2_0/out[29]
    SLICE_X25Y42         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     5.333 r  bin_read2_0/mem[7][7][29]_i_1__0/O
                         net (fo=64, routed)          0.607     5.940    D0_0/D[29]
    SLICE_X24Y34         FDRE                                         r  D0_0/mem_reg[5][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X24Y34         FDRE                                         r  D0_0/mem_reg[5][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y34         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[5][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.810ns (30.714%)  route 4.083ns (69.286%))
  Logic Levels:           15  (CARRY8=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm9/clk
    SLICE_X19Y79         FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm9/out_reg[3]/Q
                         net (fo=14, routed)          0.201     0.333    fsm9/fsm9_out[3]
    SLICE_X19Y78         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     0.512 f  fsm9/out[0]_i_2__12/O
                         net (fo=10, routed)          0.319     0.831    fsm0/out_reg[0]_4
    SLICE_X22Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.870 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.246     1.116    par_done_reg/done_reg
    SLICE_X23Y75         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.214 r  par_done_reg/done_i_1__3/O
                         net (fo=85, routed)          0.227     1.441    fsm7/A0_0_write_en
    SLICE_X22Y74         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.505 f  fsm7/mem[7][7][31]_i_18/O
                         net (fo=8, routed)           0.306     1.811    fsm7/mem[7][7][31]_i_18_n_0
    SLICE_X23Y70         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.990 r  fsm7/mem[7][7][31]_i_6__2/O
                         net (fo=144, routed)         0.827     2.817    D0_0/out[31]_i_4_0
    SLICE_X17Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.966 r  D0_0/out[0]_i_8__2/O
                         net (fo=1, routed)           0.237     3.203    D0_0/out[0]_i_8__2_n_0
    SLICE_X18Y39         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.377 r  D0_0/out[0]_i_2/O
                         net (fo=2, routed)           0.018     3.395    D0_0/out[0]_i_2_n_0
    SLICE_X18Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.478 r  D0_0/mem_reg[7][7][7]_i_58/O
                         net (fo=1, routed)           0.189     3.667    D0_0/mem_reg[7][7][7]_i_58_n_0
    SLICE_X19Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.849 r  D0_0/mem[7][7][7]_i_49/O
                         net (fo=1, routed)           0.463     4.312    add2/mem_reg[7][7][7]_i_2_2
    SLICE_X25Y50         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.351 r  add2/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.011     4.362    add2/mem[7][7][7]_i_18_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.600 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.628    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.651 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.679    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.702 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.875 r  add2/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=2, routed)           0.358     5.233    bin_read2_0/out[29]
    SLICE_X25Y42         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     5.333 r  bin_read2_0/mem[7][7][29]_i_1__0/O
                         net (fo=64, routed)          0.597     5.930    D0_0/D[29]
    SLICE_X26Y34         FDRE                                         r  D0_0/mem_reg[1][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X26Y34         FDRE                                         r  D0_0/mem_reg[1][0][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y34         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[1][0][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    bin_read1_0/clk
    SLICE_X27Y72         FDRE                                         r  bin_read1_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read1_0/out_reg[19]/Q
                         net (fo=1, routed)           0.056     0.109    v_0/out_reg[19]_1
    SLICE_X26Y72         FDRE                                         r  v_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    v_0/clk
    SLICE_X26Y72         FDRE                                         r  v_0/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y72         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg8/clk
    SLICE_X22Y82         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm1/par_done_reg8_out
    SLICE_X22Y82         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm1/out[0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg8/out_reg[0]_0
    SLICE_X22Y82         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg8/clk
    SLICE_X22Y82         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y82         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    cond_computed4/clk
    SLICE_X18Y74         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.080    fsm4/cond_computed4_out
    SLICE_X18Y74         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.095 r  fsm4/out[0]_i_1__41/O
                         net (fo=1, routed)           0.015     0.110    cond_computed4/out_reg[0]_0
    SLICE_X18Y74         FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    cond_computed4/clk
    SLICE_X18Y74         FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y74         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    fsm6/clk
    SLICE_X17Y77         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.030     0.081    fsm6/out_reg_n_0_[1]
    SLICE_X17Y77         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  fsm6/out[1]_i_2__4/O
                         net (fo=1, routed)           0.017     0.112    fsm6/fsm6_in[1]
    SLICE_X17Y77         FDRE                                         r  fsm6/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    fsm6/clk
    SLICE_X17Y77         FDRE                                         r  fsm6/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y77         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm6/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    bin_read1_0/clk
    SLICE_X28Y70         FDRE                                         r  bin_read1_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read1_0/out_reg[7]/Q
                         net (fo=1, routed)           0.063     0.114    v_0/out_reg[7]_1
    SLICE_X28Y70         FDRE                                         r  v_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    v_0/clk
    SLICE_X28Y70         FDRE                                         r  v_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y70         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    v_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    bin_read1_0/clk
    SLICE_X29Y72         FDRE                                         r  bin_read1_0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read1_0/out_reg[8]/Q
                         net (fo=1, routed)           0.063     0.114    v_0/out_reg[8]_1
    SLICE_X29Y72         FDRE                                         r  v_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    v_0/clk
    SLICE_X29Y72         FDRE                                         r  v_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y72         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    v_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][2][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y104        FDRE                                         r  A_int_read0_0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[22]/Q
                         net (fo=64, routed)          0.063     0.115    A0_0/mem_reg[7][7][22]_0
    SLICE_X22Y104        FDRE                                         r  A0_0/mem_reg[3][2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    A0_0/clk
    SLICE_X22Y104        FDRE                                         r  A0_0/mem_reg[3][2][22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y104        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[3][2][22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X28Y71         FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read1_0/Q[14]
    SLICE_X28Y71         FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read1_0/clk
    SLICE_X28Y71         FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y71         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe2/clk
    SLICE_X28Y38         FDRE                                         r  mult_pipe2/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[17]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read2_0/Q[17]
    SLICE_X28Y40         FDRE                                         r  bin_read2_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X28Y40         FDRE                                         r  bin_read2_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y40         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe2/clk
    SLICE_X28Y39         FDRE                                         r  mult_pipe2/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[31]/Q
                         net (fo=1, routed)           0.065     0.117    bin_read2_0/Q[31]
    SLICE_X28Y40         FDRE                                         r  bin_read2_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X28Y40         FDRE                                         r  bin_read2_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y40         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y22  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y33  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y75   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y106  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y106  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y117  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y117  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y114  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y111  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y106  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y116  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y116  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y106  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y106  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y117  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y117  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y114  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y114  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y111  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y111  A0_0/mem_reg[0][0][12]/C



