

================================================================
== Vitis HLS Report for 'matrixmul_3'
================================================================
* Date:           Thu May 22 15:58:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      281|      281|  2.810 us|  2.810 us|  282|  282|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104    |matrixmul_3_Pipeline_loop_input_A1_loop_input_A2    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118    |matrixmul_3_Pipeline_loop_input_B1_loop_input_B2    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matrixmul_3_Pipeline_loop1_loop2_fu_132                    |matrixmul_3_Pipeline_loop1_loop2                    |       72|       72|  0.720 us|  0.720 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153  |matrixmul_3_Pipeline_loop_output_C1_loop_output_C2  |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   24|    2326|   1294|    -|
|Memory           |        1|    -|     512|     64|    0|
|Multiplexer      |        -|    -|       0|    711|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   24|    2916|   2071|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   10|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+-----+-----+
    |grp_matrixmul_3_Pipeline_loop1_loop2_fu_132                    |matrixmul_3_Pipeline_loop1_loop2                    |        0|  24|  2260|  823|    0|
    |grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104    |matrixmul_3_Pipeline_loop_input_A1_loop_input_A2    |        0|   0|    18|  143|    0|
    |grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118    |matrixmul_3_Pipeline_loop_input_B1_loop_input_B2    |        0|   0|    18|  143|    0|
    |grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153  |matrixmul_3_Pipeline_loop_output_C1_loop_output_C2  |        0|   0|    30|  185|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                          |                                                    |        0|  24|  2326| 1294|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |input_A_U    |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_1_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_2_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_3_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_4_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_5_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_6_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_A_7_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_U    |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_1_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_2_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_3_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_4_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_5_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_6_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |input_B_7_U  |input_A_RAM_AUTO_1R1W   |        0|  32|   4|    0|     8|   32|     1|          256|
    |output_C_U   |output_C_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   32|     1|         2048|
    +-------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                        |        1| 512|  64|    0|   192|  544|    17|         6144|
    +-------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                       |          |   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         11|    1|         11|
    |in_A_TREADY_int_regslice  |  14|          3|    1|          3|
    |input_A_1_address0        |  14|          3|    3|          9|
    |input_A_1_ce0             |  14|          3|    1|          3|
    |input_A_1_we0             |   9|          2|    1|          2|
    |input_A_2_address0        |  14|          3|    3|          9|
    |input_A_2_ce0             |  14|          3|    1|          3|
    |input_A_2_we0             |   9|          2|    1|          2|
    |input_A_3_address0        |  14|          3|    3|          9|
    |input_A_3_ce0             |  14|          3|    1|          3|
    |input_A_3_we0             |   9|          2|    1|          2|
    |input_A_4_address0        |  14|          3|    3|          9|
    |input_A_4_ce0             |  14|          3|    1|          3|
    |input_A_4_we0             |   9|          2|    1|          2|
    |input_A_5_address0        |  14|          3|    3|          9|
    |input_A_5_ce0             |  14|          3|    1|          3|
    |input_A_5_we0             |   9|          2|    1|          2|
    |input_A_6_address0        |  14|          3|    3|          9|
    |input_A_6_ce0             |  14|          3|    1|          3|
    |input_A_6_we0             |   9|          2|    1|          2|
    |input_A_7_address0        |  14|          3|    3|          9|
    |input_A_7_ce0             |  14|          3|    1|          3|
    |input_A_7_we0             |   9|          2|    1|          2|
    |input_A_address0          |  14|          3|    3|          9|
    |input_A_ce0               |  14|          3|    1|          3|
    |input_A_we0               |   9|          2|    1|          2|
    |input_B_1_address0        |  14|          3|    3|          9|
    |input_B_1_ce0             |  14|          3|    1|          3|
    |input_B_1_we0             |   9|          2|    1|          2|
    |input_B_2_address0        |  14|          3|    3|          9|
    |input_B_2_ce0             |  14|          3|    1|          3|
    |input_B_2_we0             |   9|          2|    1|          2|
    |input_B_3_address0        |  14|          3|    3|          9|
    |input_B_3_ce0             |  14|          3|    1|          3|
    |input_B_3_we0             |   9|          2|    1|          2|
    |input_B_4_address0        |  14|          3|    3|          9|
    |input_B_4_ce0             |  14|          3|    1|          3|
    |input_B_4_we0             |   9|          2|    1|          2|
    |input_B_5_address0        |  14|          3|    3|          9|
    |input_B_5_ce0             |  14|          3|    1|          3|
    |input_B_5_we0             |   9|          2|    1|          2|
    |input_B_6_address0        |  14|          3|    3|          9|
    |input_B_6_ce0             |  14|          3|    1|          3|
    |input_B_6_we0             |   9|          2|    1|          2|
    |input_B_7_address0        |  14|          3|    3|          9|
    |input_B_7_ce0             |  14|          3|    1|          3|
    |input_B_7_we0             |   9|          2|    1|          2|
    |input_B_address0          |  14|          3|    3|          9|
    |input_B_ce0               |  14|          3|    1|          3|
    |input_B_we0               |   9|          2|    1|          2|
    |out_C_TDATA_int_regslice  |   9|          2|   64|        128|
    |output_C_address0         |  14|          3|    6|         18|
    |output_C_ce0              |  14|          3|    1|          3|
    |output_C_we0              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 711|        152|  154|        389|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  10|   0|   10|          0|
    |grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg                    |   1|   0|    1|          0|
    |grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg    |   1|   0|    1|          0|
    |grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg    |   1|   0|    1|          0|
    |grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg  |   1|   0|    1|          0|
    |out_C_TDATA_reg                                                             |  64|   0|   64|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |  78|   0|   78|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|   matrixmul_3|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|   matrixmul_3|  return value|
|in_A_TDATA    |   in|   64|          axis|          in_A|       pointer|
|in_A_TVALID   |   in|    1|          axis|          in_A|       pointer|
|in_A_TREADY   |  out|    1|          axis|          in_A|       pointer|
|out_C_TDATA   |  out|   64|          axis|         out_C|       pointer|
|out_C_TVALID  |  out|    1|          axis|         out_C|       pointer|
|out_C_TREADY  |   in|    1|          axis|         out_C|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

