
---------- Begin Simulation Statistics ----------
final_tick                                18725314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 802228                       # Number of bytes of host memory used
host_op_rate                                   157386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   143.37                       # Real time elapsed on the host
host_tick_rate                              130607709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11330188                       # Number of instructions simulated
sim_ops                                      22564572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018725                       # Number of seconds simulated
sim_ticks                                 18725314000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1661056                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25352                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1685674                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1658268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1661056                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2788                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1687110                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     607                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          528                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8141236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6624347                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25367                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1619766                       # Number of branches committed
system.cpu.commit.bw_lim_events               2388171                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          338001                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11330188                       # Number of instructions committed
system.cpu.commit.committedOps               22564572                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     74798519                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.301671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.452910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     70796372     94.65%     94.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1000182      1.34%     95.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       115470      0.15%     96.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67469      0.09%     96.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       211046      0.28%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       143249      0.19%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70674      0.09%     96.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5886      0.01%     96.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2388171      3.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74798519                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    9537592                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.int_insts                  16214421                       # Number of committed integer instructions.
system.cpu.commit.loads                       4781692                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11456249     50.77%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3138134     13.91%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              44      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1593642      7.06%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1569066      6.95%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1618956      7.17%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            862      0.00%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3162736     14.02%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24728      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22564572                       # Class of committed instruction
system.cpu.commit.refs                        4807282                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11330188                       # Number of Instructions Simulated
system.cpu.committedOps                      22564572                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.610769                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.610769                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              70107918                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               23178826                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1606644                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1944007                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25374                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1165004                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4925785                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        128129                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26158                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.fetch.Branches                     1687110                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3345765                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      71444214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5496                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11867274                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            93                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.022524                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3379234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1658875                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.158439                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           74848947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.315774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.425807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 71011720     94.87%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      376      0.00%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   402657      0.54%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      354      0.00%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   404177      0.54%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      752      0.00%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1511442      2.02%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      262      0.00%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1517207      2.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74848947                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   9612864                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9551386                       # number of floating regfile writes
system.cpu.idleCycles                           52310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25555                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1624025                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.409090                       # Inst execution rate
system.cpu.iew.exec_refs                     12769950                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26157                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8986510                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4859323                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             35132                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26842                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22899847                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12743793                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             66056                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30641325                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  93617                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9114729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25374                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9276833                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1121654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        77631                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1252                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24002                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22762671                       # num instructions consuming a value
system.cpu.iew.wb_count                      22681208                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.735712                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16746781                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.302815                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22682958                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 37087798                       # number of integer regfile reads
system.cpu.int_regfile_writes                11481150                       # number of integer regfile writes
system.cpu.ipc                               0.151268                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.151268                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               305      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11559392     37.64%     37.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     37.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3201640     10.43%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   77      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1593644      5.19%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569072      5.11%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4114523     13.40%     71.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1553      0.01%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8642294     28.14%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24731      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30707381                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16520756                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31614434                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9575032                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9807618                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2600682                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.084692                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   86834      3.34%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            26481      1.02%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1074494     41.32%     45.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     45.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1412860     54.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16787002                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          107276624                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13106176                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13427510                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22899774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30707381                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  73                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          335274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26667                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       456544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      74848947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.410258                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.198111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            63549068     84.90%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4440798      5.93%     90.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1705429      2.28%     93.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1196598      1.60%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1906999      2.55%     97.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1075650      1.44%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              638840      0.85%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              257875      0.34%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               77690      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74848947                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.409972                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3345783                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1014                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              993                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4859323                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26842                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                16024398                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         74901257                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                19761330                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              27489800                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5931104                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2000230                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               49114278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                676304                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47752824                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23031801                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28078839                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2645604                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6839                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25374                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              50413649                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   589039                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           9756950                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21553023                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2760                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6917932                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     95312921                       # The number of ROB reads
system.cpu.rob.rob_writes                    45855604                       # The number of ROB writes
system.cpu.timesIdled                             221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       536047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1499455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3000157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            231                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534399                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1616733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1616733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1616733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            540343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  540343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              540343                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1236560250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2797737000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1500600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2032081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1500265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4500074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4500858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96143680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96172352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          536266                       # Total snoops (count)
system.tol2bus.snoopTraffic                    105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2036968                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2036736     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    232      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2036968                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          751035250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125274500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            251250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960336                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              960336                       # number of overall hits
system.l2.overall_hits::total                  960358                       # number of overall hits
system.l2.demand_misses::.cpu.inst                314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             540030                       # number of demand (read+write) misses
system.l2.demand_misses::total                 540344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               314                       # number of overall misses
system.l2.overall_misses::.cpu.data            540030                       # number of overall misses
system.l2.overall_misses::total                540344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  53373521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53398985000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25464000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  53373521000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53398985000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1500366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1500702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1500366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1500702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360061                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360061                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81095.541401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98834.362906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98824.054676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81095.541401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98834.362906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98824.054676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        540030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            540344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       540030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           540344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  50673371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50697270000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  50673371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50697270000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.359932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.359932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360061                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76111.464968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93834.362906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93824.063930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76111.464968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93834.362906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93824.063930                       # average overall mshr miss latency
system.l2.replacements                         536266                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  91                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7097750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7097750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77997.252747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77997.252747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6642750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6642750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72997.252747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72997.252747                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81095.541401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81095.541401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76111.464968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76111.464968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        960326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            960326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       539939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          539939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  53366423250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53366423250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1500265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1500265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.359896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98837.874741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98837.874741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       539939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       539939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  50666728250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50666728250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.359896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93837.874741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93837.874741                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.838732                       # Cycle average of tags in use
system.l2.tags.total_refs                     3000143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.552098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     84000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.028793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.695880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4080.114058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996543                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24541610                       # Number of tag accesses
system.l2.tags.data_accesses                 24541610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       34561920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34581952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          540030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              540343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1069782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1845732467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1846802249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1069782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1069782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5632589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5632589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5632589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1069782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1845732467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1852434838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1080060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570950500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1455609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      540343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1080686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             68040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             68130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            67146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            67968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39749934500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4322744000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60282968500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36782.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55782.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   698724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1080686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 3296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  168526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  184720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  185765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  134002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       382312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.723556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.940271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.664807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          1104      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       318335     83.27%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        30423      7.96%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         9685      2.53%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         6394      1.67%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         4785      1.25%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         3348      0.88%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2528      0.66%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         5710      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       382312                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5371.373134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4684.996648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1660.013622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            10      4.98%      4.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.50%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.50%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            4      1.99%      7.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.50%      8.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           11      5.47%     13.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           11      5.47%     19.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           32     15.92%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           25     12.44%     47.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           40     19.90%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           30     14.93%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           19      9.45%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           10      4.98%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      1.49%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      1.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.293532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.278098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              172     85.57%     85.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.00%     86.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     11.94%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34581952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34581952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1846.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1846.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18725235750                       # Total gap between requests
system.mem_ctrls.avgGap                      34548.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     34561920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1069781.793779265834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1845732466.755964756012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5596701.876401111484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1080060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24161500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  60258807000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 441037246250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38596.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55792.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 133809844.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        45250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1252940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17472328750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3345295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3345295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3345295                       # number of overall hits
system.cpu.icache.overall_hits::total         3345295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          470                       # number of overall misses
system.cpu.icache.overall_misses::total           470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34178500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34178500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3345765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3345765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3345765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3345765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000140                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72720.212766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72720.212766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72720.212766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72720.212766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   243.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76883.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76883.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76883.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76883.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3345295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3345295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3345765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3345765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72720.212766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72720.212766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76883.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76883.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.895015                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3345630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9986.955224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             89250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.895015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6691865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6691865                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1620451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1620451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1620451                       # number of overall hits
system.cpu.dcache.overall_hits::total         1620451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3305083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3305083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3305083                       # number of overall misses
system.cpu.dcache.overall_misses::total       3305083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 164338436241                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 164338436241                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 164338436241                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 164338436241                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4925534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4925534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4925534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4925534                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.671010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.671010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.671010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.671010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49722.937742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49722.937742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49722.937742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49722.937742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36256966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1163473                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.162705                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          253                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1879                       # number of writebacks
system.cpu.dcache.writebacks::total              1879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1804717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1804717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1804717                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1804717                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  59675809991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59675809991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  59675809991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59675809991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.304610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.304610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.304610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.304610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39774.168430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39774.168430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39774.168430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39774.168430                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1594962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1594962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3304981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3304981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 164331073750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 164331073750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4899943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4899943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.674494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.674494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49722.244621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49722.244621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1804716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1804716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  59668581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59668581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.306180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.306180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39772.027942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39772.027942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7362491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7362491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72181.284314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72181.284314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7228491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7228491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71569.217822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71569.217822                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18725314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.157301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3120817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.080037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.157301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11351434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11351434                       # Number of data accesses

---------- End Simulation Statistics   ----------
