Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_transmitter_behav xil_defaultlib.tb_async_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" Line 11. Module async_transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.tb_async_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_transmitter_behav
