1. Flag --> O0

04:21:48 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
   1920	      0	    136	   2056	    808	test.elf

04:21:48 Build Finished. 0 errors, 0 warnings. (took 686ms)

Simulation Output : Did not run (Failed)


2. Flag  --> O

04:22:52 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    712	      0	    136	    848	    350	test.elf

04:22:53 Build Finished. 0 errors, 0 warnings. (took 734ms)

Simulation Output : got output till E3 (Failed)(All test cases not passed)


3. Flag  --> O1

04:24:54 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    712	      0	    136	    848	    350	test.elf

04:24:55 Build Finished. 0 errors, 0 warnings. (took 734ms)

Simulation Output : got output till E3 (Failed)(All test cases not passed)


4. Flag  --> O2

04:26:44 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    472	      0	    136	    608	    260	test.elf

04:26:45 Build Finished. 0 errors, 0 warnings. (took 734ms)


Simulation Output : got output till 0A (Passed)(All test cases passed)


5. Flag --> O3

04:28:11 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    440	      0	     72	    512	    200	test.elf

04:28:12 Build Finished. 0 errors, 0 warnings. (took 734ms)


Simulation Output : got output till 0A (Passed)(All test cases passed)


6. Flag --> Os

04:31:12 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    480	      0	    136	    616	    268	test.elf

04:31:12 Build Finished. 0 errors, 0 warnings. (took 734ms)


Simulation Output : got output till 0A (Passed)(All test cases passed)

7. Flag --> Ofast

04:32:54 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    440	      0	     72	    512	    200	test.elf

04:32:55 Build Finished. 0 errors, 0 warnings. (took 734ms)

Simulation Output : got output till 0A (Passed)(All test cases passed)

