digraph "CFG for 'simple_round_ceiling' function" {
	label="CFG for 'simple_round_ceiling' function";

	Node0xac1890 [shape=record,label="{%1:\l  %2 = alloca x86_fp80, align 16\l  %3 = alloca i64, align 8\l  store x86_fp80 %0, x86_fp80* %2, align 16, !tbaa !845\l  call void @llvm.dbg.declare(metadata x86_fp80* %2, metadata !843, metadata\l... !DIExpression()), !dbg !849\l  %4 = bitcast i64* %3 to i8*, !dbg !850\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %4) #13, !dbg !850\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !844, metadata\l... !DIExpression()), !dbg !851\l  %5 = load x86_fp80, x86_fp80* %2, align 16, !dbg !852, !tbaa !845\l  %6 = fptosi x86_fp80 %5 to i64, !dbg !852\l  store i64 %6, i64* %3, align 8, !dbg !851, !tbaa !853\l  %7 = load i64, i64* %3, align 8, !dbg !855, !tbaa !853\l  %8 = sitofp i64 %7 to x86_fp80, !dbg !855\l  %9 = load x86_fp80, x86_fp80* %2, align 16, !dbg !857, !tbaa !845\l  %10 = fcmp olt x86_fp80 %8, %9, !dbg !858\l  br i1 %10, label %11, label %14, !dbg !859\l|{<s0>T|<s1>F}}"];
	Node0xac1890:s0 -> Node0xac1910;
	Node0xac1890:s1 -> Node0xac1960;
	Node0xac1910 [shape=record,label="{%11:\l\l  %12 = load i64, i64* %3, align 8, !dbg !860, !tbaa !853\l  %13 = add nsw i64 %12, 1, !dbg !860\l  store i64 %13, i64* %3, align 8, !dbg !860, !tbaa !853\l  br label %14, !dbg !861\l}"];
	Node0xac1910 -> Node0xac1960;
	Node0xac1960 [shape=record,label="{%14:\l\l  %15 = load i64, i64* %3, align 8, !dbg !862, !tbaa !853\l  %16 = bitcast i64* %3 to i8*, !dbg !863\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %16) #13, !dbg !863\l  ret i64 %15, !dbg !864\l}"];
}
