// Seed: 1965422595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_17;
  assign id_1 = 1'b0;
  uwire id_18 = 1;
  id_19(
      1, id_7
  );
endmodule
module module_1 #(
    parameter id_18 = 32'd68,
    parameter id_19 = 32'd5
) (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    inout wire id_5,
    input supply0 id_6,
    input tri0 id_7
    , id_13,
    input wire id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11
);
  assign id_5  = 1;
  assign id_13 = id_8 * id_7;
  wor id_14;
  id_15 :
  assert property (@(posedge 1) 1)
  else $display(1, 1'b0 == 1);
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_13,
      id_13,
      id_15,
      id_15,
      id_15,
      id_13,
      id_15,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15
  );
  assign id_0 = id_5 - 1'b0;
  wire id_16;
  assign id_14 = id_10;
  always @(1'b0 or negedge id_8) $display(id_15, 1 - 1);
  assign id_4 = 1;
  wire id_17;
  generate
    defparam id_18.id_19 = 1;
  endgenerate
endmodule
