multiline_comment|/*&n; * linux/arch/ia64/kernel/irq.c&n; *&n; * Copyright (C) 1998-2000 Hewlett-Packard Co&n; * Copyright (C) 1998, 1999 Stephane Eranian &lt;eranian@hpl.hp.com&gt;&n; * Copyright (C) 1999-2000 David Mosberger-Tang &lt;davidm@hpl.hp.com&gt;&n; *&n; *  6/10/99: Updated to bring in sync with x86 version to facilitate&n; *&t;     support for SMP and different interrupt controllers.&n; *&n; * 09/15/00 Goutham Rao &lt;goutham.rao@intel.com&gt; Implemented pci_irq_to_vector&n; *                      PCI to vector allocation routine.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/random.h&gt;&t;/* for rand_initialize_irq() */
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/threads.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/hw_irq.h&gt;
macro_line|#include &lt;asm/machvec.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/system.h&gt;
DECL|macro|IRQ_DEBUG
mdefine_line|#define IRQ_DEBUG&t;0
multiline_comment|/* default base addr of IPI table */
DECL|variable|ipi_base_addr
r_int
r_int
id|ipi_base_addr
op_assign
(paren
id|__IA64_UNCACHED_OFFSET
op_or
id|IPI_DEFAULT_BASE_ADDR
)paren
suffix:semicolon
multiline_comment|/*&n; * Legacy IRQ to IA-64 vector translation table.&n; */
DECL|variable|isa_irq_to_vector_map
id|__u8
id|isa_irq_to_vector_map
(braket
l_int|16
)braket
op_assign
(brace
multiline_comment|/* 8259 IRQ translation, first 16 entries */
l_int|0x2f
comma
l_int|0x20
comma
l_int|0x2e
comma
l_int|0x2d
comma
l_int|0x2c
comma
l_int|0x2b
comma
l_int|0x2a
comma
l_int|0x29
comma
l_int|0x28
comma
l_int|0x27
comma
l_int|0x26
comma
l_int|0x25
comma
l_int|0x24
comma
l_int|0x23
comma
l_int|0x22
comma
l_int|0x21
)brace
suffix:semicolon
r_int
DECL|function|ia64_alloc_irq
id|ia64_alloc_irq
(paren
r_void
)paren
(brace
r_static
r_int
id|next_irq
op_assign
id|FIRST_DEVICE_IRQ
suffix:semicolon
r_if
c_cond
(paren
id|next_irq
OG
id|LAST_DEVICE_IRQ
)paren
multiline_comment|/* XXX could look for sharable vectors instead of panic&squot;ing... */
id|panic
c_func
(paren
l_string|&quot;ia64_alloc_irq: out of interrupt vectors!&quot;
)paren
suffix:semicolon
r_return
id|next_irq
op_increment
suffix:semicolon
)brace
multiline_comment|/*&n; * That&squot;s where the IVT branches when we get an external&n; * interrupt. This branches to the correct hardware IRQ handler via&n; * function ptr.&n; */
r_void
DECL|function|ia64_handle_irq
id|ia64_handle_irq
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|saved_tpr
suffix:semicolon
macro_line|#if IRQ_DEBUG
(brace
r_int
r_int
id|bsp
comma
id|sp
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Note: if the interrupt happened while executing in&n;&t;&t; * the context switch routine (ia64_switch_to), we may&n;&t;&t; * get a spurious stack overflow here.  This is&n;&t;&t; * because the register and the memory stack are not&n;&t;&t; * switched atomically.&n;&t;&t; */
id|asm
(paren
l_string|&quot;mov %0=ar.bsp&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|bsp
)paren
)paren
suffix:semicolon
id|asm
(paren
l_string|&quot;mov %0=sp&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|sp
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|sp
op_minus
id|bsp
)paren
OL
l_int|1024
)paren
(brace
r_static
r_int
r_char
id|count
suffix:semicolon
r_static
r_int
id|last_time
suffix:semicolon
r_if
c_cond
(paren
id|count
OG
l_int|5
op_logical_and
id|jiffies
op_minus
id|last_time
OG
l_int|5
op_star
id|HZ
)paren
id|count
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_increment
id|count
OL
l_int|5
)paren
(brace
id|last_time
op_assign
id|jiffies
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;ia64_handle_irq: DANGER: less than &quot;
l_string|&quot;1KB of free stack space!!&bslash;n&quot;
l_string|&quot;(bsp=0x%lx, sp=%lx)&bslash;n&quot;
comma
id|bsp
comma
id|sp
)paren
suffix:semicolon
)brace
)brace
)brace
macro_line|#endif /* IRQ_DEBUG */
multiline_comment|/*&n;&t; * Always set TPR to limit maximum interrupt nesting depth to&n;&t; * 16 (without this, it would be ~240, which could easily lead&n;&t; * to kernel stack overflows).&n;&t; */
id|saved_tpr
op_assign
id|ia64_get_tpr
c_func
(paren
)paren
suffix:semicolon
id|ia64_srlz_d
c_func
(paren
)paren
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
id|vector
op_ge
id|NR_IRQS
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;handle_irq: invalid vector %lu&bslash;n&quot;
comma
id|vector
)paren
suffix:semicolon
id|ia64_set_tpr
c_func
(paren
id|saved_tpr
)paren
suffix:semicolon
id|ia64_srlz_d
c_func
(paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|ia64_set_tpr
c_func
(paren
id|vector
)paren
suffix:semicolon
id|ia64_srlz_d
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|irq_desc
(braket
id|vector
)braket
dot
id|status
op_amp
id|IRQ_PER_CPU
)paren
op_ne
l_int|0
)paren
id|do_IRQ_per_cpu
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
r_else
id|do_IRQ
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Disable interrupts and send EOI:&n;&t;&t; */
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
id|ia64_set_tpr
c_func
(paren
id|saved_tpr
)paren
suffix:semicolon
id|ia64_eoi
c_func
(paren
)paren
suffix:semicolon
id|vector
op_assign
id|ia64_get_ivr
c_func
(paren
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|vector
op_ne
id|IA64_SPURIOUS_INT
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
r_extern
r_void
id|handle_IPI
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
DECL|variable|ipi_irqaction
r_static
r_struct
id|irqaction
id|ipi_irqaction
op_assign
(brace
id|handler
suffix:colon
id|handle_IPI
comma
id|flags
suffix:colon
id|SA_INTERRUPT
comma
id|name
suffix:colon
l_string|&quot;IPI&quot;
)brace
suffix:semicolon
macro_line|#endif
r_void
id|__init
DECL|function|init_IRQ
id|init_IRQ
(paren
r_void
)paren
(brace
multiline_comment|/*&n;&t; * Disable all local interrupts&n;&t; */
id|ia64_set_itv
c_func
(paren
l_int|0
comma
l_int|1
)paren
suffix:semicolon
id|ia64_set_lrr0
c_func
(paren
l_int|0
comma
l_int|1
)paren
suffix:semicolon
id|ia64_set_lrr1
c_func
(paren
l_int|0
comma
l_int|1
)paren
suffix:semicolon
id|irq_desc
(braket
id|IA64_SPURIOUS_INT
)braket
dot
id|handler
op_assign
op_amp
id|irq_type_ia64_sapic
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
multiline_comment|/* &n;&t; * Configure the IPI vector and handler&n;&t; */
id|irq_desc
(braket
id|IPI_IRQ
)braket
dot
id|status
op_or_assign
id|IRQ_PER_CPU
suffix:semicolon
id|irq_desc
(braket
id|IPI_IRQ
)braket
dot
id|handler
op_assign
op_amp
id|irq_type_ia64_sapic
suffix:semicolon
id|setup_irq
c_func
(paren
id|IPI_IRQ
comma
op_amp
id|ipi_irqaction
)paren
suffix:semicolon
macro_line|#endif
id|ia64_set_pmv
c_func
(paren
l_int|1
op_lshift
l_int|16
)paren
suffix:semicolon
id|ia64_set_cmcv
c_func
(paren
id|CMC_IRQ
)paren
suffix:semicolon
multiline_comment|/* XXX fix me */
id|platform_irq_init
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* clear TPR to enable all interrupt classes: */
id|ia64_set_tpr
c_func
(paren
l_int|0
)paren
suffix:semicolon
)brace
r_void
DECL|function|ia64_send_ipi
id|ia64_send_ipi
(paren
r_int
id|cpu
comma
r_int
id|vector
comma
r_int
id|delivery_mode
comma
r_int
id|redirect
)paren
(brace
r_int
r_int
id|ipi_addr
suffix:semicolon
r_int
r_int
id|ipi_data
suffix:semicolon
r_int
r_int
id|phys_cpu_id
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
id|phys_cpu_id
op_assign
id|cpu_physical_id
c_func
(paren
id|cpu
)paren
suffix:semicolon
macro_line|#else
id|phys_cpu_id
op_assign
(paren
id|ia64_get_lid
c_func
(paren
)paren
op_rshift
l_int|16
)paren
op_amp
l_int|0xffff
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * cpu number is in 8bit ID and 8bit EID&n;&t; */
id|ipi_data
op_assign
(paren
id|delivery_mode
op_lshift
l_int|8
)paren
op_or
(paren
id|vector
op_amp
l_int|0xff
)paren
suffix:semicolon
id|ipi_addr
op_assign
id|ipi_base_addr
op_or
(paren
id|phys_cpu_id
op_lshift
l_int|4
)paren
op_or
(paren
(paren
id|redirect
op_amp
l_int|1
)paren
op_lshift
l_int|3
)paren
suffix:semicolon
id|writeq
c_func
(paren
id|ipi_data
comma
id|ipi_addr
)paren
suffix:semicolon
)brace
eof
