
BNIRS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08005b98  08005b98  00015b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cf4  08005cf4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005cf4  08005cf4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005cf4  08005cf4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cf4  08005cf4  00015cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cf8  08005cf8  00015cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000848  20000070  08005d6c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b8  08005d6c  000208b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010411  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000226e  00000000  00000000  000304b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f48  00000000  00000000  00032720  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e30  00000000  00000000  00033668  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f32d  00000000  00000000  00034498  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c5ad  00000000  00000000  000537c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b9ed4  00000000  00000000  0005fd72  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00119c46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004750  00000000  00000000  00119cc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005b80 	.word	0x08005b80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08005b80 	.word	0x08005b80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b0a0      	sub	sp, #128	; 0x80
 8000284:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fd31 	bl	8000cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f8cb 	bl	8000424 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 fa75 	bl	800077c <MX_GPIO_Init>
  MX_DMA_Init();
 8000292:	f000 fa41 	bl	8000718 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000296:	f000 fa0f 	bl	80006b8 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800029a:	f000 f9d7 	bl	800064c <MX_TIM6_Init>
  MX_ADC2_Init();
 800029e:	f000 f927 	bl	80004f0 <MX_ADC2_Init>
  MX_TIM3_Init();
 80002a2:	f000 f985 	bl	80005b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //binary sequence to be written in the BSRR register of the GPIOA port pin PA0
  uint32_t DIBS_sequence[] =
 80002a6:	4a40      	ldr	r2, [pc, #256]	; (80003a8 <main+0x128>)
 80002a8:	463b      	mov	r3, r7
 80002aa:	4611      	mov	r1, r2
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	4618      	mov	r0, r3
 80002b0:	f004 fd6e 	bl	8004d90 <memcpy>
  {1,1,1,65536,65536,65536,65536,65536,1,1,65536,1,1,65536,1,65536,1,1,1,65536,65536,65536,65536,65536,1,1,65536,1,1,65536,1,65536}; // 1 -> High & 65536 -> Low

  HAL_TIM_Base_Init(&htim6);
 80002b4:	483d      	ldr	r0, [pc, #244]	; (80003ac <main+0x12c>)
 80002b6:	f003 fe0f 	bl	8003ed8 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim6);
 80002ba:	483c      	ldr	r0, [pc, #240]	; (80003ac <main+0x12c>)
 80002bc:	f003 fe38 	bl	8003f30 <HAL_TIM_Base_Start>

  hdma_tim6_up.Instance = DMA1_Channel3;
 80002c0:	4b3b      	ldr	r3, [pc, #236]	; (80003b0 <main+0x130>)
 80002c2:	4a3c      	ldr	r2, [pc, #240]	; (80003b4 <main+0x134>)
 80002c4:	601a      	str	r2, [r3, #0]
  hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80002c6:	4b3a      	ldr	r3, [pc, #232]	; (80003b0 <main+0x130>)
 80002c8:	2210      	movs	r2, #16
 80002ca:	605a      	str	r2, [r3, #4]
  hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80002cc:	4b38      	ldr	r3, [pc, #224]	; (80003b0 <main+0x130>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	609a      	str	r2, [r3, #8]
  hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 80002d2:	4b37      	ldr	r3, [pc, #220]	; (80003b0 <main+0x130>)
 80002d4:	2280      	movs	r2, #128	; 0x80
 80002d6:	60da      	str	r2, [r3, #12]
  hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80002d8:	4b35      	ldr	r3, [pc, #212]	; (80003b0 <main+0x130>)
 80002da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002de:	611a      	str	r2, [r3, #16]
  hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80002e0:	4b33      	ldr	r3, [pc, #204]	; (80003b0 <main+0x130>)
 80002e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80002e6:	615a      	str	r2, [r3, #20]
  hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 80002e8:	4b31      	ldr	r3, [pc, #196]	; (80003b0 <main+0x130>)
 80002ea:	2220      	movs	r2, #32
 80002ec:	619a      	str	r2, [r3, #24]
  hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 80002ee:	4b30      	ldr	r3, [pc, #192]	; (80003b0 <main+0x130>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	61da      	str	r2, [r3, #28]
  HAL_DMA_Init(&hdma_tim6_up);
 80002f4:	482e      	ldr	r0, [pc, #184]	; (80003b0 <main+0x130>)
 80002f6:	f001 feb4 	bl	8002062 <HAL_DMA_Init>

  HAL_DMA_Start(&hdma_tim6_up, (uint32_t)DIBS_sequence, (uint32_t)&GPIOA->BSRR, 32); //initialization of data transfer in the DIBS_sequence buffer to the GPIOA periphery
 80002fa:	4639      	mov	r1, r7
 80002fc:	2320      	movs	r3, #32
 80002fe:	4a2e      	ldr	r2, [pc, #184]	; (80003b8 <main+0x138>)
 8000300:	482b      	ldr	r0, [pc, #172]	; (80003b0 <main+0x130>)
 8000302:	f001 fef5 	bl	80020f0 <HAL_DMA_Start>
  __HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8000306:	4b29      	ldr	r3, [pc, #164]	; (80003ac <main+0x12c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	68da      	ldr	r2, [r3, #12]
 800030c:	4b27      	ldr	r3, [pc, #156]	; (80003ac <main+0x12c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000314:	60da      	str	r2, [r3, #12]

  printf("Data:");
 8000316:	4829      	ldr	r0, [pc, #164]	; (80003bc <main+0x13c>)
 8000318:	f004 fd4e 	bl	8004db8 <iprintf>
  printf("Data:");
 800031c:	4827      	ldr	r0, [pc, #156]	; (80003bc <main+0x13c>)
 800031e:	f004 fd4b 	bl	8004db8 <iprintf>
  printf("Data:");
 8000322:	4826      	ldr	r0, [pc, #152]	; (80003bc <main+0x13c>)
 8000324:	f004 fd48 	bl	8004db8 <iprintf>
  printf("Data:");
 8000328:	4824      	ldr	r0, [pc, #144]	; (80003bc <main+0x13c>)
 800032a:	f004 fd45 	bl	8004db8 <iprintf>
  printf("Data:");
 800032e:	4823      	ldr	r0, [pc, #140]	; (80003bc <main+0x13c>)
 8000330:	f004 fd42 	bl	8004db8 <iprintf>
  printf("Data:");
 8000334:	4821      	ldr	r0, [pc, #132]	; (80003bc <main+0x13c>)
 8000336:	f004 fd3f 	bl	8004db8 <iprintf>
  printf("Data:");
 800033a:	4820      	ldr	r0, [pc, #128]	; (80003bc <main+0x13c>)
 800033c:	f004 fd3c 	bl	8004db8 <iprintf>
  printf("Data:");
 8000340:	481e      	ldr	r0, [pc, #120]	; (80003bc <main+0x13c>)
 8000342:	f004 fd39 	bl	8004db8 <iprintf>
  printf("Data:");
 8000346:	481d      	ldr	r0, [pc, #116]	; (80003bc <main+0x13c>)
 8000348:	f004 fd36 	bl	8004db8 <iprintf>
  printf("Data:");
 800034c:	481b      	ldr	r0, [pc, #108]	; (80003bc <main+0x13c>)
 800034e:	f004 fd33 	bl	8004db8 <iprintf>
  printf("Data:");
 8000352:	481a      	ldr	r0, [pc, #104]	; (80003bc <main+0x13c>)
 8000354:	f004 fd30 	bl	8004db8 <iprintf>
  HAL_TIM_Base_Start(&htim3);
 8000358:	4819      	ldr	r0, [pc, #100]	; (80003c0 <main+0x140>)
 800035a:	f003 fde9 	bl	8003f30 <HAL_TIM_Base_Start>

  hdma_adc2.Instance = DMA2_Channel1;
 800035e:	4b19      	ldr	r3, [pc, #100]	; (80003c4 <main+0x144>)
 8000360:	4a19      	ldr	r2, [pc, #100]	; (80003c8 <main+0x148>)
 8000362:	601a      	str	r2, [r3, #0]
  hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000364:	4b17      	ldr	r3, [pc, #92]	; (80003c4 <main+0x144>)
 8000366:	2200      	movs	r2, #0
 8000368:	605a      	str	r2, [r3, #4]
  hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800036a:	4b16      	ldr	r3, [pc, #88]	; (80003c4 <main+0x144>)
 800036c:	2200      	movs	r2, #0
 800036e:	609a      	str	r2, [r3, #8]
  hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000370:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <main+0x144>)
 8000372:	2280      	movs	r2, #128	; 0x80
 8000374:	60da      	str	r2, [r3, #12]
  hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000376:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <main+0x144>)
 8000378:	f44f 7280 	mov.w	r2, #256	; 0x100
 800037c:	611a      	str	r2, [r3, #16]
  hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800037e:	4b11      	ldr	r3, [pc, #68]	; (80003c4 <main+0x144>)
 8000380:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000384:	615a      	str	r2, [r3, #20]
  hdma_adc2.Init.Mode = DMA_NORMAL;
 8000386:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <main+0x144>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800038c:	4b0d      	ldr	r3, [pc, #52]	; (80003c4 <main+0x144>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  HAL_DMA_Init(&hdma_adc2);
 8000392:	480c      	ldr	r0, [pc, #48]	; (80003c4 <main+0x144>)
 8000394:	f001 fe65 	bl	8002062 <HAL_DMA_Init>

  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)ADC_BIA, 800);
 8000398:	f44f 7248 	mov.w	r2, #800	; 0x320
 800039c:	490b      	ldr	r1, [pc, #44]	; (80003cc <main+0x14c>)
 800039e:	480c      	ldr	r0, [pc, #48]	; (80003d0 <main+0x150>)
 80003a0:	f000 ff18 	bl	80011d4 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <main+0x124>
 80003a6:	bf00      	nop
 80003a8:	08005ba0 	.word	0x08005ba0
 80003ac:	2000082c 	.word	0x2000082c
 80003b0:	200007e8 	.word	0x200007e8
 80003b4:	40020030 	.word	0x40020030
 80003b8:	48000018 	.word	0x48000018
 80003bc:	08005b98 	.word	0x08005b98
 80003c0:	20000168 	.word	0x20000168
 80003c4:	2000086c 	.word	0x2000086c
 80003c8:	40020408 	.word	0x40020408
 80003cc:	200001a8 	.word	0x200001a8
 80003d0:	20000118 	.word	0x20000118

080003d4 <HAL_ADC_ConvCpltCallback>:
  }
  /* USER CODE END 3 */
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b084      	sub	sp, #16
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(&hadc2);
 80003dc:	480d      	ldr	r0, [pc, #52]	; (8000414 <HAL_ADC_ConvCpltCallback+0x40>)
 80003de:	f001 f815 	bl	800140c <HAL_ADC_Stop_DMA>
	HAL_DMA_Abort(&hdma_tim6_up);
 80003e2:	480d      	ldr	r0, [pc, #52]	; (8000418 <HAL_ADC_ConvCpltCallback+0x44>)
 80003e4:	f001 ff25 	bl	8002232 <HAL_DMA_Abort>
	for(int i = 0;i < 800;i++)
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	e00a      	b.n	8000404 <HAL_ADC_ConvCpltCallback+0x30>
		{
			printf("%i,",ADC_BIA[i]);
 80003ee:	4a0b      	ldr	r2, [pc, #44]	; (800041c <HAL_ADC_ConvCpltCallback+0x48>)
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003f6:	4619      	mov	r1, r3
 80003f8:	4809      	ldr	r0, [pc, #36]	; (8000420 <HAL_ADC_ConvCpltCallback+0x4c>)
 80003fa:	f004 fcdd 	bl	8004db8 <iprintf>
	for(int i = 0;i < 800;i++)
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	3301      	adds	r3, #1
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800040a:	dbf0      	blt.n	80003ee <HAL_ADC_ConvCpltCallback+0x1a>
		}
}
 800040c:	bf00      	nop
 800040e:	3710      	adds	r7, #16
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	20000118 	.word	0x20000118
 8000418:	200007e8 	.word	0x200007e8
 800041c:	200001a8 	.word	0x200001a8
 8000420:	08005c20 	.word	0x08005c20

08000424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b0a6      	sub	sp, #152	; 0x98
 8000428:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800042a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800042e:	2228      	movs	r2, #40	; 0x28
 8000430:	2100      	movs	r1, #0
 8000432:	4618      	mov	r0, r3
 8000434:	f004 fcb7 	bl	8004da6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000438:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
 8000446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2258      	movs	r2, #88	; 0x58
 800044c:	2100      	movs	r1, #0
 800044e:	4618      	mov	r0, r3
 8000450:	f004 fca9 	bl	8004da6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000454:	2302      	movs	r3, #2
 8000456:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000458:	2301      	movs	r3, #1
 800045a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045c:	2310      	movs	r3, #16
 800045e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000462:	2302      	movs	r3, #2
 8000464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000468:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800046c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000470:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000474:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800047e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000482:	4618      	mov	r0, r3
 8000484:	f002 f9be 	bl	8002804 <HAL_RCC_OscConfig>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800048e:	f000 f9d1 	bl	8000834 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000492:	230f      	movs	r3, #15
 8000494:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000496:	2302      	movs	r3, #2
 8000498:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800049a:	2300      	movs	r3, #0
 800049c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800049e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004a2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80004ac:	2102      	movs	r1, #2
 80004ae:	4618      	mov	r0, r3
 80004b0:	f003 f8be 	bl	8003630 <HAL_RCC_ClockConfig>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80004ba:	f000 f9bb 	bl	8000834 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_ADC12
 80004be:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <SystemClock_Config+0xc8>)
 80004c0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80004c2:	2300      	movs	r3, #0
 80004c4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80004c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80004cc:	2300      	movs	r3, #0
 80004ce:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	4618      	mov	r0, r3
 80004d4:	f003 fae2 	bl	8003a9c <HAL_RCCEx_PeriphCLKConfig>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80004de:	f000 f9a9 	bl	8000834 <Error_Handler>
  }
}
 80004e2:	bf00      	nop
 80004e4:	3798      	adds	r7, #152	; 0x98
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	00200084 	.word	0x00200084

080004f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f6:	463b      	mov	r3, r7
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	605a      	str	r2, [r3, #4]
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	60da      	str	r2, [r3, #12]
 8000502:	611a      	str	r2, [r3, #16]
 8000504:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 8000506:	4b28      	ldr	r3, [pc, #160]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000508:	4a28      	ldr	r2, [pc, #160]	; (80005ac <MX_ADC2_Init+0xbc>)
 800050a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800050c:	4b26      	ldr	r3, [pc, #152]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000512:	4b25      	ldr	r3, [pc, #148]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000518:	4b23      	ldr	r3, [pc, #140]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800051e:	4b22      	ldr	r3, [pc, #136]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000520:	2200      	movs	r2, #0
 8000522:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000524:	4b20      	ldr	r3, [pc, #128]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000526:	2200      	movs	r2, #0
 8000528:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800052c:	4b1e      	ldr	r3, [pc, #120]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800052e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000532:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000534:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000536:	f44f 7280 	mov.w	r2, #256	; 0x100
 800053a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800053c:	4b1a      	ldr	r3, [pc, #104]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000542:	4b19      	ldr	r3, [pc, #100]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000544:	2201      	movs	r2, #1
 8000546:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000548:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800054a:	2201      	movs	r2, #1
 800054c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000550:	4b15      	ldr	r3, [pc, #84]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000552:	2204      	movs	r2, #4
 8000554:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000556:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000558:	2200      	movs	r2, #0
 800055a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800055c:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <MX_ADC2_Init+0xb8>)
 800055e:	2200      	movs	r2, #0
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000562:	4811      	ldr	r0, [pc, #68]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000564:	f000 fc3c 	bl	8000de0 <HAL_ADC_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_ADC2_Init+0x82>
  {
    Error_Handler();
 800056e:	f000 f961 	bl	8000834 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000572:	2303      	movs	r3, #3
 8000574:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000576:	2301      	movs	r3, #1
 8000578:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800057a:	2300      	movs	r3, #0
 800057c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800057e:	2300      	movs	r3, #0
 8000580:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000586:	2300      	movs	r3, #0
 8000588:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800058a:	463b      	mov	r3, r7
 800058c:	4619      	mov	r1, r3
 800058e:	4806      	ldr	r0, [pc, #24]	; (80005a8 <MX_ADC2_Init+0xb8>)
 8000590:	f000 ff98 	bl	80014c4 <HAL_ADC_ConfigChannel>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_ADC2_Init+0xae>
  {
    Error_Handler();
 800059a:	f000 f94b 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800059e:	bf00      	nop
 80005a0:	3718      	adds	r7, #24
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000118 	.word	0x20000118
 80005ac:	50000100 	.word	0x50000100

080005b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005b6:	f107 0310 	add.w	r3, r7, #16
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
 80005c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005ce:	4b1d      	ldr	r3, [pc, #116]	; (8000644 <MX_TIM3_Init+0x94>)
 80005d0:	4a1d      	ldr	r2, [pc, #116]	; (8000648 <MX_TIM3_Init+0x98>)
 80005d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1799;
 80005d4:	4b1b      	ldr	r3, [pc, #108]	; (8000644 <MX_TIM3_Init+0x94>)
 80005d6:	f240 7207 	movw	r2, #1799	; 0x707
 80005da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005dc:	4b19      	ldr	r3, [pc, #100]	; (8000644 <MX_TIM3_Init+0x94>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80005e2:	4b18      	ldr	r3, [pc, #96]	; (8000644 <MX_TIM3_Init+0x94>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e8:	4b16      	ldr	r3, [pc, #88]	; (8000644 <MX_TIM3_Init+0x94>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ee:	4b15      	ldr	r3, [pc, #84]	; (8000644 <MX_TIM3_Init+0x94>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005f4:	4813      	ldr	r0, [pc, #76]	; (8000644 <MX_TIM3_Init+0x94>)
 80005f6:	f003 fc6f 	bl	8003ed8 <HAL_TIM_Base_Init>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000600:	f000 f918 	bl	8000834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000608:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800060a:	f107 0310 	add.w	r3, r7, #16
 800060e:	4619      	mov	r1, r3
 8000610:	480c      	ldr	r0, [pc, #48]	; (8000644 <MX_TIM3_Init+0x94>)
 8000612:	f003 fcb7 	bl	8003f84 <HAL_TIM_ConfigClockSource>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800061c:	f000 f90a 	bl	8000834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000620:	2320      	movs	r3, #32
 8000622:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	4619      	mov	r1, r3
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <MX_TIM3_Init+0x94>)
 800062e:	f003 fe9b 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000638:	f000 f8fc 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	3720      	adds	r7, #32
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000168 	.word	0x20000168
 8000648:	40000400 	.word	0x40000400

0800064c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800065c:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <MX_TIM6_Init+0x64>)
 800065e:	4a15      	ldr	r2, [pc, #84]	; (80006b4 <MX_TIM6_Init+0x68>)
 8000660:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17999;
 8000662:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_TIM6_Init+0x64>)
 8000664:	f244 624f 	movw	r2, #17999	; 0x464f
 8000668:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800066a:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <MX_TIM6_Init+0x64>)
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 8000670:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <MX_TIM6_Init+0x64>)
 8000672:	2201      	movs	r2, #1
 8000674:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000676:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <MX_TIM6_Init+0x64>)
 8000678:	2200      	movs	r2, #0
 800067a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800067c:	480c      	ldr	r0, [pc, #48]	; (80006b0 <MX_TIM6_Init+0x64>)
 800067e:	f003 fc2b 	bl	8003ed8 <HAL_TIM_Base_Init>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000688:	f000 f8d4 	bl	8000834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800068c:	2300      	movs	r3, #0
 800068e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000690:	2300      	movs	r3, #0
 8000692:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	4619      	mov	r1, r3
 8000698:	4805      	ldr	r0, [pc, #20]	; (80006b0 <MX_TIM6_Init+0x64>)
 800069a:	f003 fe65 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80006a4:	f000 f8c6 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80006a8:	bf00      	nop
 80006aa:	3710      	adds	r7, #16
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	2000082c 	.word	0x2000082c
 80006b4:	40001000 	.word	0x40001000

080006b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006be:	4a15      	ldr	r2, [pc, #84]	; (8000714 <MX_USART3_UART_Init+0x5c>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80006c2:	4b13      	ldr	r3, [pc, #76]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006c4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80006c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b09      	ldr	r3, [pc, #36]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	; (8000710 <MX_USART3_UART_Init+0x58>)
 80006fc:	f003 fec0 	bl	8004480 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000706:	f000 f895 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000098 	.word	0x20000098
 8000714:	40004800 	.word	0x40004800

08000718 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800071e:	4b16      	ldr	r3, [pc, #88]	; (8000778 <MX_DMA_Init+0x60>)
 8000720:	695b      	ldr	r3, [r3, #20]
 8000722:	4a15      	ldr	r2, [pc, #84]	; (8000778 <MX_DMA_Init+0x60>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6153      	str	r3, [r2, #20]
 800072a:	4b13      	ldr	r3, [pc, #76]	; (8000778 <MX_DMA_Init+0x60>)
 800072c:	695b      	ldr	r3, [r3, #20]
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000736:	4b10      	ldr	r3, [pc, #64]	; (8000778 <MX_DMA_Init+0x60>)
 8000738:	695b      	ldr	r3, [r3, #20]
 800073a:	4a0f      	ldr	r2, [pc, #60]	; (8000778 <MX_DMA_Init+0x60>)
 800073c:	f043 0302 	orr.w	r3, r3, #2
 8000740:	6153      	str	r3, [r2, #20]
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <MX_DMA_Init+0x60>)
 8000744:	695b      	ldr	r3, [r3, #20]
 8000746:	f003 0302 	and.w	r3, r3, #2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800074e:	2200      	movs	r2, #0
 8000750:	2100      	movs	r1, #0
 8000752:	200d      	movs	r0, #13
 8000754:	f001 fc4f 	bl	8001ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000758:	200d      	movs	r0, #13
 800075a:	f001 fc68 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2100      	movs	r1, #0
 8000762:	2038      	movs	r0, #56	; 0x38
 8000764:	f001 fc47 	bl	8001ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000768:	2038      	movs	r0, #56	; 0x38
 800076a:	f001 fc60 	bl	800202e <HAL_NVIC_EnableIRQ>

}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000792:	4b1e      	ldr	r3, [pc, #120]	; (800080c <MX_GPIO_Init+0x90>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a1d      	ldr	r2, [pc, #116]	; (800080c <MX_GPIO_Init+0x90>)
 8000798:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800079c:	6153      	str	r3, [r2, #20]
 800079e:	4b1b      	ldr	r3, [pc, #108]	; (800080c <MX_GPIO_Init+0x90>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_GPIO_Init+0x90>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	4a17      	ldr	r2, [pc, #92]	; (800080c <MX_GPIO_Init+0x90>)
 80007b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b4:	6153      	str	r3, [r2, #20]
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_GPIO_Init+0x90>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_GPIO_Init+0x90>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	4a11      	ldr	r2, [pc, #68]	; (800080c <MX_GPIO_Init+0x90>)
 80007c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80007cc:	6153      	str	r3, [r2, #20]
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_GPIO_Init+0x90>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2101      	movs	r1, #1
 80007de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e2:	f001 fff7 	bl	80027d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007e6:	2301      	movs	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f6:	f107 030c 	add.w	r3, r7, #12
 80007fa:	4619      	mov	r1, r3
 80007fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000800:	f001 fe5e 	bl	80024c0 <HAL_GPIO_Init>

}
 8000804:	bf00      	nop
 8000806:	3720      	adds	r7, #32
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40021000 	.word	0x40021000

08000810 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000818:	1d39      	adds	r1, r7, #4
 800081a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800081e:	2201      	movs	r2, #1
 8000820:	4803      	ldr	r0, [pc, #12]	; (8000830 <__io_putchar+0x20>)
 8000822:	f003 fe7b 	bl	800451c <HAL_UART_Transmit>

  return ch;
 8000826:	687b      	ldr	r3, [r7, #4]
}
 8000828:	4618      	mov	r0, r3
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20000098 	.word	0x20000098

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
	...

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <HAL_MspInit+0x44>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	4a0e      	ldr	r2, [pc, #56]	; (8000888 <HAL_MspInit+0x44>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6193      	str	r3, [r2, #24]
 8000856:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <HAL_MspInit+0x44>)
 8000858:	699b      	ldr	r3, [r3, #24]
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_MspInit+0x44>)
 8000864:	69db      	ldr	r3, [r3, #28]
 8000866:	4a08      	ldr	r2, [pc, #32]	; (8000888 <HAL_MspInit+0x44>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086c:	61d3      	str	r3, [r2, #28]
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_MspInit+0x44>)
 8000870:	69db      	ldr	r3, [r3, #28]
 8000872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	bf00      	nop
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40021000 	.word	0x40021000

0800088c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	; 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a29      	ldr	r2, [pc, #164]	; (8000950 <HAL_ADC_MspInit+0xc4>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d14c      	bne.n	8000948 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008ae:	4b29      	ldr	r3, [pc, #164]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008b0:	695b      	ldr	r3, [r3, #20]
 80008b2:	4a28      	ldr	r2, [pc, #160]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b8:	6153      	str	r3, [r2, #20]
 80008ba:	4b26      	ldr	r3, [pc, #152]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	4b23      	ldr	r3, [pc, #140]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	4a22      	ldr	r2, [pc, #136]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d0:	6153      	str	r3, [r2, #20]
 80008d2:	4b20      	ldr	r3, [pc, #128]	; (8000954 <HAL_ADC_MspInit+0xc8>)
 80008d4:	695b      	ldr	r3, [r3, #20]
 80008d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA6     ------> ADC2_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008de:	2340      	movs	r3, #64	; 0x40
 80008e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e2:	2303      	movs	r3, #3
 80008e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f4:	f001 fde4 	bl	80024c0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 80008fa:	4a18      	ldr	r2, [pc, #96]	; (800095c <HAL_ADC_MspInit+0xd0>)
 80008fc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000910:	4b11      	ldr	r3, [pc, #68]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000912:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000916:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 800091a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800091e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000920:	4b0d      	ldr	r3, [pc, #52]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000922:	2220      	movs	r2, #32
 8000924:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000926:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000928:	2200      	movs	r2, #0
 800092a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800092c:	480a      	ldr	r0, [pc, #40]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 800092e:	f001 fb98 	bl	8002062 <HAL_DMA_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000938:	f7ff ff7c 	bl	8000834 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4a06      	ldr	r2, [pc, #24]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000940:	639a      	str	r2, [r3, #56]	; 0x38
 8000942:	4a05      	ldr	r2, [pc, #20]	; (8000958 <HAL_ADC_MspInit+0xcc>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000948:	bf00      	nop
 800094a:	3728      	adds	r7, #40	; 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	50000100 	.word	0x50000100
 8000954:	40021000 	.word	0x40021000
 8000958:	2000086c 	.word	0x2000086c
 800095c:	40020408 	.word	0x40020408

08000960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a29      	ldr	r2, [pc, #164]	; (8000a14 <HAL_TIM_Base_MspInit+0xb4>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d10c      	bne.n	800098c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000972:	4b29      	ldr	r3, [pc, #164]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	4a28      	ldr	r2, [pc, #160]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	61d3      	str	r3, [r2, #28]
 800097e:	4b26      	ldr	r3, [pc, #152]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 8000980:	69db      	ldr	r3, [r3, #28]
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800098a:	e03e      	b.n	8000a0a <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM6)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a22      	ldr	r2, [pc, #136]	; (8000a1c <HAL_TIM_Base_MspInit+0xbc>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d139      	bne.n	8000a0a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000996:	4b20      	ldr	r3, [pc, #128]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	4a1f      	ldr	r2, [pc, #124]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 800099c:	f043 0310 	orr.w	r3, r3, #16
 80009a0:	61d3      	str	r3, [r2, #28]
 80009a2:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <HAL_TIM_Base_MspInit+0xb8>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	f003 0310 	and.w	r3, r3, #16
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
    hdma_tim6_up.Instance = DMA1_Channel3;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009b0:	4a1c      	ldr	r2, [pc, #112]	; (8000a24 <HAL_TIM_Base_MspInit+0xc4>)
 80009b2:	601a      	str	r2, [r3, #0]
    hdma_tim6_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	605a      	str	r2, [r3, #4]
    hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ba:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
    hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009c2:	2280      	movs	r2, #128	; 0x80
 80009c4:	60da      	str	r2, [r3, #12]
    hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009cc:	611a      	str	r2, [r3, #16]
    hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009d4:	615a      	str	r2, [r3, #20]
    hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 80009d6:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009d8:	2220      	movs	r2, #32
 80009da:	619a      	str	r2, [r3, #24]
    hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 80009dc:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 80009e2:	480f      	ldr	r0, [pc, #60]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 80009e4:	f001 fb3d 	bl	8002062 <HAL_DMA_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <HAL_TIM_Base_MspInit+0x92>
      Error_Handler();
 80009ee:	f7ff ff21 	bl	8000834 <Error_Handler>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 80009f2:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <HAL_TIM_Base_MspInit+0xc8>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a0c      	ldr	r2, [pc, #48]	; (8000a28 <HAL_TIM_Base_MspInit+0xc8>)
 80009f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009fc:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a07      	ldr	r2, [pc, #28]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 8000a02:	621a      	str	r2, [r3, #32]
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <HAL_TIM_Base_MspInit+0xc0>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000a0a:	bf00      	nop
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40000400 	.word	0x40000400
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40001000 	.word	0x40001000
 8000a20:	200007e8 	.word	0x200007e8
 8000a24:	40020030 	.word	0x40020030
 8000a28:	40010000 	.word	0x40010000

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	; 0x28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a17      	ldr	r2, [pc, #92]	; (8000aa8 <HAL_UART_MspInit+0x7c>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d128      	bne.n	8000aa0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a50:	69db      	ldr	r3, [r3, #28]
 8000a52:	4a16      	ldr	r2, [pc, #88]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a58:	61d3      	str	r3, [r2, #28]
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a66:	4b11      	ldr	r3, [pc, #68]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a68:	695b      	ldr	r3, [r3, #20]
 8000a6a:	4a10      	ldr	r2, [pc, #64]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a70:	6153      	str	r3, [r2, #20]
 8000a72:	4b0e      	ldr	r3, [pc, #56]	; (8000aac <HAL_UART_MspInit+0x80>)
 8000a74:	695b      	ldr	r3, [r3, #20]
 8000a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	2302      	movs	r3, #2
 8000a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a90:	2307      	movs	r3, #7
 8000a92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <HAL_UART_MspInit+0x84>)
 8000a9c:	f001 fd10 	bl	80024c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3728      	adds	r7, #40	; 0x28
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40004800 	.word	0x40004800
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	48000c00 	.word	0x48000c00

08000ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <HardFault_Handler+0x4>

08000ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <MemManage_Handler+0x4>

08000ace <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad2:	e7fe      	b.n	8000ad2 <BusFault_Handler+0x4>

08000ad4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <UsageFault_Handler+0x4>

08000ada <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr

08000af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b08:	f000 f936 	bl	8000d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim6_up);
 8000b14:	4802      	ldr	r0, [pc, #8]	; (8000b20 <DMA1_Channel3_IRQHandler+0x10>)
 8000b16:	f001 fbc5 	bl	80022a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200007e8 	.word	0x200007e8

08000b24 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000b28:	4802      	ldr	r0, [pc, #8]	; (8000b34 <DMA2_Channel1_IRQHandler+0x10>)
 8000b2a:	f001 fbbb 	bl	80022a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	2000086c 	.word	0x2000086c

08000b38 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	e00a      	b.n	8000b60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b4a:	f3af 8000 	nop.w
 8000b4e:	4601      	mov	r1, r0
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	1c5a      	adds	r2, r3, #1
 8000b54:	60ba      	str	r2, [r7, #8]
 8000b56:	b2ca      	uxtb	r2, r1
 8000b58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
 8000b60:	697a      	ldr	r2, [r7, #20]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	dbf0      	blt.n	8000b4a <_read+0x12>
	}

return len;
 8000b68:	687b      	ldr	r3, [r7, #4]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b086      	sub	sp, #24
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	60f8      	str	r0, [r7, #12]
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7e:	2300      	movs	r3, #0
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	e009      	b.n	8000b98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	60ba      	str	r2, [r7, #8]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff fe3f 	bl	8000810 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	3301      	adds	r3, #1
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	697a      	ldr	r2, [r7, #20]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	dbf1      	blt.n	8000b84 <_write+0x12>
	}
	return len;
 8000ba0:	687b      	ldr	r3, [r7, #4]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <_close>:

int _close(int file)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
	return -1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
 8000bca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bd2:	605a      	str	r2, [r3, #4]
	return 0;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <_isatty>:

int _isatty(int file)
{
 8000be2:	b480      	push	{r7}
 8000be4:	b083      	sub	sp, #12
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
	return 1;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
	return 0;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3714      	adds	r7, #20
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
	...

08000c14 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <_sbrk+0x50>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <_sbrk+0x16>
		heap_end = &end;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <_sbrk+0x50>)
 8000c26:	4a10      	ldr	r2, [pc, #64]	; (8000c68 <_sbrk+0x54>)
 8000c28:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <_sbrk+0x50>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <_sbrk+0x50>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	466a      	mov	r2, sp
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d907      	bls.n	8000c4e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000c3e:	f004 f87d 	bl	8004d3c <__errno>
 8000c42:	4602      	mov	r2, r0
 8000c44:	230c      	movs	r3, #12
 8000c46:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000c48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c4c:	e006      	b.n	8000c5c <_sbrk+0x48>
	}

	heap_end += incr;
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <_sbrk+0x50>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	4a03      	ldr	r2, [pc, #12]	; (8000c64 <_sbrk+0x50>)
 8000c58:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	2000008c 	.word	0x2000008c
 8000c68:	200008b8 	.word	0x200008b8

08000c6c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <SystemInit+0x28>)
 8000c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c76:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <SystemInit+0x28>)
 8000c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c80:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <SystemInit+0x28>)
 8000c82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c86:	609a      	str	r2, [r3, #8]
#endif
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cd0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c9e:	e003      	b.n	8000ca8 <LoopCopyDataInit>

08000ca0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ca2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ca4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ca6:	3104      	adds	r1, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ca8:	480b      	ldr	r0, [pc, #44]	; (8000cd8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000caa:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000cac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000cae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000cb0:	d3f6      	bcc.n	8000ca0 <CopyDataInit>
	ldr	r2, =_sbss
 8000cb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000cb4:	e002      	b.n	8000cbc <LoopFillZerobss>

08000cb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000cb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000cb8:	f842 3b04 	str.w	r3, [r2], #4

08000cbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000cbc:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <LoopForever+0x16>)
	cmp	r2, r3
 8000cbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000cc0:	d3f9      	bcc.n	8000cb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cc2:	f7ff ffd3 	bl	8000c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cc6:	f004 f83f 	bl	8004d48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cca:	f7ff fad9 	bl	8000280 <main>

08000cce <LoopForever>:

LoopForever:
    b LoopForever
 8000cce:	e7fe      	b.n	8000cce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cd0:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000cd4:	08005cfc 	.word	0x08005cfc
	ldr	r0, =_sdata
 8000cd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000cdc:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000ce0:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000ce4:	200008b8 	.word	0x200008b8

08000ce8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ce8:	e7fe      	b.n	8000ce8 <ADC1_2_IRQHandler>
	...

08000cec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <HAL_Init+0x28>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a07      	ldr	r2, [pc, #28]	; (8000d14 <HAL_Init+0x28>)
 8000cf6:	f043 0310 	orr.w	r3, r3, #16
 8000cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cfc:	2003      	movs	r0, #3
 8000cfe:	f001 f96f 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f000 f808 	bl	8000d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d08:	f7ff fd9c 	bl	8000844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40022000 	.word	0x40022000

08000d18 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_InitTick+0x54>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <HAL_InitTick+0x58>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d36:	4618      	mov	r0, r3
 8000d38:	f001 f987 	bl	800204a <HAL_SYSTICK_Config>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e00e      	b.n	8000d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2b0f      	cmp	r3, #15
 8000d4a:	d80a      	bhi.n	8000d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d54:	f001 f94f 	bl	8001ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d58:	4a06      	ldr	r2, [pc, #24]	; (8000d74 <HAL_InitTick+0x5c>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e000      	b.n	8000d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000000 	.word	0x20000000
 8000d70:	20000008 	.word	0x20000008
 8000d74:	20000004 	.word	0x20000004

08000d78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x20>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_IncTick+0x24>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4413      	add	r3, r2
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <HAL_IncTick+0x24>)
 8000d8a:	6013      	str	r3, [r2, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	200008b0 	.word	0x200008b0

08000da0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return uwTick;  
 8000da4:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <HAL_GetTick+0x14>)
 8000da6:	681b      	ldr	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	200008b0 	.word	0x200008b0

08000db8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b09a      	sub	sp, #104	; 0x68
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d101      	bne.n	8000e00 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e1e3      	b.n	80011c8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	691b      	ldr	r3, [r3, #16]
 8000e04:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0a:	f003 0310 	and.w	r3, r3, #16
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d176      	bne.n	8000f00 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d152      	bne.n	8000ec0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2200      	movs	r2, #0
 8000e24:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fd29 	bl	800088c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d13b      	bne.n	8000ec0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f000 feeb 	bl	8001c24 <ADC_Disable>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d12f      	bne.n	8000ec0 <HAL_ADC_Init+0xe0>
 8000e60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d12b      	bne.n	8000ec0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e70:	f023 0302 	bic.w	r3, r3, #2
 8000e74:	f043 0202 	orr.w	r2, r3, #2
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	689a      	ldr	r2, [r3, #8]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000e8a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e9a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e9c:	4b92      	ldr	r3, [pc, #584]	; (80010e8 <HAL_ADC_Init+0x308>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a92      	ldr	r2, [pc, #584]	; (80010ec <HAL_ADC_Init+0x30c>)
 8000ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea6:	0c9a      	lsrs	r2, r3, #18
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	4413      	add	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000eb2:	e002      	b.n	8000eba <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f9      	bne.n	8000eb4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d007      	beq.n	8000ede <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ed8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000edc:	d110      	bne.n	8000f00 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	f023 0312 	bic.w	r3, r3, #18
 8000ee6:	f043 0210 	orr.w	r2, r3, #16
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	f043 0201 	orr.w	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	f003 0310 	and.w	r3, r3, #16
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f040 8150 	bne.w	80011ae <HAL_ADC_Init+0x3ce>
 8000f0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f040 814b 	bne.w	80011ae <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	f040 8143 	bne.w	80011ae <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000f30:	f043 0202 	orr.w	r2, r3, #2
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f40:	d004      	beq.n	8000f4c <HAL_ADC_Init+0x16c>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a6a      	ldr	r2, [pc, #424]	; (80010f0 <HAL_ADC_Init+0x310>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d101      	bne.n	8000f50 <HAL_ADC_Init+0x170>
 8000f4c:	4b69      	ldr	r3, [pc, #420]	; (80010f4 <HAL_ADC_Init+0x314>)
 8000f4e:	e000      	b.n	8000f52 <HAL_ADC_Init+0x172>
 8000f50:	4b69      	ldr	r3, [pc, #420]	; (80010f8 <HAL_ADC_Init+0x318>)
 8000f52:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f5c:	d102      	bne.n	8000f64 <HAL_ADC_Init+0x184>
 8000f5e:	4b64      	ldr	r3, [pc, #400]	; (80010f0 <HAL_ADC_Init+0x310>)
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	e01a      	b.n	8000f9a <HAL_ADC_Init+0x1ba>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a61      	ldr	r2, [pc, #388]	; (80010f0 <HAL_ADC_Init+0x310>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d103      	bne.n	8000f76 <HAL_ADC_Init+0x196>
 8000f6e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	e011      	b.n	8000f9a <HAL_ADC_Init+0x1ba>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a60      	ldr	r2, [pc, #384]	; (80010fc <HAL_ADC_Init+0x31c>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d102      	bne.n	8000f86 <HAL_ADC_Init+0x1a6>
 8000f80:	4b5f      	ldr	r3, [pc, #380]	; (8001100 <HAL_ADC_Init+0x320>)
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	e009      	b.n	8000f9a <HAL_ADC_Init+0x1ba>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a5d      	ldr	r2, [pc, #372]	; (8001100 <HAL_ADC_Init+0x320>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d102      	bne.n	8000f96 <HAL_ADC_Init+0x1b6>
 8000f90:	4b5a      	ldr	r3, [pc, #360]	; (80010fc <HAL_ADC_Init+0x31c>)
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e001      	b.n	8000f9a <HAL_ADC_Init+0x1ba>
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f003 0303 	and.w	r3, r3, #3
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d108      	bne.n	8000fba <HAL_ADC_Init+0x1da>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d101      	bne.n	8000fba <HAL_ADC_Init+0x1da>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e000      	b.n	8000fbc <HAL_ADC_Init+0x1dc>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d11c      	bne.n	8000ffa <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000fc0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d010      	beq.n	8000fe8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d107      	bne.n	8000fe2 <HAL_ADC_Init+0x202>
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d101      	bne.n	8000fe2 <HAL_ADC_Init+0x202>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <HAL_ADC_Init+0x204>
 8000fe2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d108      	bne.n	8000ffa <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000fe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ff8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7e5b      	ldrb	r3, [r3, #25]
 8000ffe:	035b      	lsls	r3, r3, #13
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001004:	2a01      	cmp	r2, #1
 8001006:	d002      	beq.n	800100e <HAL_ADC_Init+0x22e>
 8001008:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800100c:	e000      	b.n	8001010 <HAL_ADC_Init+0x230>
 800100e:	2200      	movs	r2, #0
 8001010:	431a      	orrs	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	4313      	orrs	r3, r2
 800101e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001020:	4313      	orrs	r3, r2
 8001022:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f893 3020 	ldrb.w	r3, [r3, #32]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d11b      	bne.n	8001066 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	7e5b      	ldrb	r3, [r3, #25]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d109      	bne.n	800104a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103a:	3b01      	subs	r3, #1
 800103c:	045a      	lsls	r2, r3, #17
 800103e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001040:	4313      	orrs	r3, r2
 8001042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001046:	663b      	str	r3, [r7, #96]	; 0x60
 8001048:	e00d      	b.n	8001066 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001052:	f043 0220 	orr.w	r2, r3, #32
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	f043 0201 	orr.w	r2, r3, #1
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800106a:	2b01      	cmp	r3, #1
 800106c:	d054      	beq.n	8001118 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a22      	ldr	r2, [pc, #136]	; (80010fc <HAL_ADC_Init+0x31c>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d004      	beq.n	8001082 <HAL_ADC_Init+0x2a2>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a20      	ldr	r2, [pc, #128]	; (8001100 <HAL_ADC_Init+0x320>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d140      	bne.n	8001104 <HAL_ADC_Init+0x324>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800108a:	d02a      	beq.n	80010e2 <HAL_ADC_Init+0x302>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001090:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001094:	d022      	beq.n	80010dc <HAL_ADC_Init+0x2fc>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800109e:	d01a      	beq.n	80010d6 <HAL_ADC_Init+0x2f6>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a4:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80010a8:	d012      	beq.n	80010d0 <HAL_ADC_Init+0x2f0>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ae:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80010b2:	d00a      	beq.n	80010ca <HAL_ADC_Init+0x2ea>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010b8:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80010bc:	d002      	beq.n	80010c4 <HAL_ADC_Init+0x2e4>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010c2:	e023      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010c4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80010c8:	e020      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010ca:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010ce:	e01d      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010d0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80010d4:	e01a      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010da:	e017      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010dc:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80010e0:	e014      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010e2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80010e6:	e011      	b.n	800110c <HAL_ADC_Init+0x32c>
 80010e8:	20000000 	.word	0x20000000
 80010ec:	431bde83 	.word	0x431bde83
 80010f0:	50000100 	.word	0x50000100
 80010f4:	50000300 	.word	0x50000300
 80010f8:	50000700 	.word	0x50000700
 80010fc:	50000400 	.word	0x50000400
 8001100:	50000500 	.word	0x50000500
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001108:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001110:	4313      	orrs	r3, r2
 8001112:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001114:	4313      	orrs	r3, r2
 8001116:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 030c 	and.w	r3, r3, #12
 8001122:	2b00      	cmp	r3, #0
 8001124:	d114      	bne.n	8001150 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6812      	ldr	r2, [r2, #0]
 8001130:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001134:	f023 0302 	bic.w	r3, r3, #2
 8001138:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7e1b      	ldrb	r3, [r3, #24]
 800113e:	039a      	lsls	r2, r3, #14
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	4313      	orrs	r3, r2
 800114a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800114c:	4313      	orrs	r3, r2
 800114e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	68da      	ldr	r2, [r3, #12]
 8001156:	4b1e      	ldr	r3, [pc, #120]	; (80011d0 <HAL_ADC_Init+0x3f0>)
 8001158:	4013      	ands	r3, r2
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001160:	430b      	orrs	r3, r1
 8001162:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	691b      	ldr	r3, [r3, #16]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d10c      	bne.n	8001186 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f023 010f 	bic.w	r1, r3, #15
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	1e5a      	subs	r2, r3, #1
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	430a      	orrs	r2, r1
 8001182:	631a      	str	r2, [r3, #48]	; 0x30
 8001184:	e007      	b.n	8001196 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f022 020f 	bic.w	r2, r2, #15
 8001194:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a0:	f023 0303 	bic.w	r3, r3, #3
 80011a4:	f043 0201 	orr.w	r2, r3, #1
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	641a      	str	r2, [r3, #64]	; 0x40
 80011ac:	e00a      	b.n	80011c4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f023 0312 	bic.w	r3, r3, #18
 80011b6:	f043 0210 	orr.w	r2, r3, #16
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80011be:	2301      	movs	r3, #1
 80011c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80011c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3768      	adds	r7, #104	; 0x68
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	fff0c007 	.word	0xfff0c007

080011d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011e0:	2300      	movs	r3, #0
 80011e2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f003 0304 	and.w	r3, r3, #4
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f040 80f7 	bne.w	80013e2 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d101      	bne.n	8001202 <HAL_ADC_Start_DMA+0x2e>
 80011fe:	2302      	movs	r3, #2
 8001200:	e0f2      	b.n	80013e8 <HAL_ADC_Start_DMA+0x214>
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2201      	movs	r2, #1
 8001206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001212:	d004      	beq.n	800121e <HAL_ADC_Start_DMA+0x4a>
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a75      	ldr	r2, [pc, #468]	; (80013f0 <HAL_ADC_Start_DMA+0x21c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d109      	bne.n	8001232 <HAL_ADC_Start_DMA+0x5e>
 800121e:	4b75      	ldr	r3, [pc, #468]	; (80013f4 <HAL_ADC_Start_DMA+0x220>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 031f 	and.w	r3, r3, #31
 8001226:	2b00      	cmp	r3, #0
 8001228:	bf0c      	ite	eq
 800122a:	2301      	moveq	r3, #1
 800122c:	2300      	movne	r3, #0
 800122e:	b2db      	uxtb	r3, r3
 8001230:	e008      	b.n	8001244 <HAL_ADC_Start_DMA+0x70>
 8001232:	4b71      	ldr	r3, [pc, #452]	; (80013f8 <HAL_ADC_Start_DMA+0x224>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	f003 031f 	and.w	r3, r3, #31
 800123a:	2b00      	cmp	r3, #0
 800123c:	bf0c      	ite	eq
 800123e:	2301      	moveq	r3, #1
 8001240:	2300      	movne	r3, #0
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 80c5 	beq.w	80013d4 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f000 fc8c 	bl	8001b68 <ADC_Enable>
 8001250:	4603      	mov	r3, r0
 8001252:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001254:	7dfb      	ldrb	r3, [r7, #23]
 8001256:	2b00      	cmp	r3, #0
 8001258:	f040 80b7 	bne.w	80013ca <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001264:	f023 0301 	bic.w	r3, r3, #1
 8001268:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001278:	d004      	beq.n	8001284 <HAL_ADC_Start_DMA+0xb0>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a5c      	ldr	r2, [pc, #368]	; (80013f0 <HAL_ADC_Start_DMA+0x21c>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d106      	bne.n	8001292 <HAL_ADC_Start_DMA+0xbe>
 8001284:	4b5b      	ldr	r3, [pc, #364]	; (80013f4 <HAL_ADC_Start_DMA+0x220>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f003 031f 	and.w	r3, r3, #31
 800128c:	2b00      	cmp	r3, #0
 800128e:	d010      	beq.n	80012b2 <HAL_ADC_Start_DMA+0xde>
 8001290:	e005      	b.n	800129e <HAL_ADC_Start_DMA+0xca>
 8001292:	4b59      	ldr	r3, [pc, #356]	; (80013f8 <HAL_ADC_Start_DMA+0x224>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 031f 	and.w	r3, r3, #31
 800129a:	2b00      	cmp	r3, #0
 800129c:	d009      	beq.n	80012b2 <HAL_ADC_Start_DMA+0xde>
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012a6:	d004      	beq.n	80012b2 <HAL_ADC_Start_DMA+0xde>
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a53      	ldr	r2, [pc, #332]	; (80013fc <HAL_ADC_Start_DMA+0x228>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d115      	bne.n	80012de <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d036      	beq.n	800133a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80012dc:	e02d      	b.n	800133a <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012f2:	d004      	beq.n	80012fe <HAL_ADC_Start_DMA+0x12a>
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a3d      	ldr	r2, [pc, #244]	; (80013f0 <HAL_ADC_Start_DMA+0x21c>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d10a      	bne.n	8001314 <HAL_ADC_Start_DMA+0x140>
 80012fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	bf14      	ite	ne
 800130c:	2301      	movne	r3, #1
 800130e:	2300      	moveq	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	e008      	b.n	8001326 <HAL_ADC_Start_DMA+0x152>
 8001314:	4b39      	ldr	r3, [pc, #228]	; (80013fc <HAL_ADC_Start_DMA+0x228>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800131c:	2b00      	cmp	r3, #0
 800131e:	bf14      	ite	ne
 8001320:	2301      	movne	r3, #1
 8001322:	2300      	moveq	r3, #0
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d007      	beq.n	800133a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001332:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001346:	d106      	bne.n	8001356 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134c:	f023 0206 	bic.w	r2, r3, #6
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	645a      	str	r2, [r3, #68]	; 0x44
 8001354:	e002      	b.n	800135c <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2200      	movs	r2, #0
 800135a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2200      	movs	r2, #0
 8001360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001368:	4a25      	ldr	r2, [pc, #148]	; (8001400 <HAL_ADC_Start_DMA+0x22c>)
 800136a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001370:	4a24      	ldr	r2, [pc, #144]	; (8001404 <HAL_ADC_Start_DMA+0x230>)
 8001372:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001378:	4a23      	ldr	r2, [pc, #140]	; (8001408 <HAL_ADC_Start_DMA+0x234>)
 800137a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	221c      	movs	r2, #28
 8001382:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f042 0210 	orr.w	r2, r2, #16
 8001392:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	68da      	ldr	r2, [r3, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f042 0201 	orr.w	r2, r2, #1
 80013a2:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	3340      	adds	r3, #64	; 0x40
 80013ae:	4619      	mov	r1, r3
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f000 fede 	bl	8002174 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f042 0204 	orr.w	r2, r2, #4
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	e00d      	b.n	80013e6 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80013d2:	e008      	b.n	80013e6 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80013e0:	e001      	b.n	80013e6 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013e2:	2302      	movs	r3, #2
 80013e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	50000100 	.word	0x50000100
 80013f4:	50000300 	.word	0x50000300
 80013f8:	50000700 	.word	0x50000700
 80013fc:	50000400 	.word	0x50000400
 8001400:	08001a9d 	.word	0x08001a9d
 8001404:	08001b17 	.word	0x08001b17
 8001408:	08001b33 	.word	0x08001b33

0800140c <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800141e:	2b01      	cmp	r3, #1
 8001420:	d101      	bne.n	8001426 <HAL_ADC_Stop_DMA+0x1a>
 8001422:	2302      	movs	r3, #2
 8001424:	e04a      	b.n	80014bc <HAL_ADC_Stop_DMA+0xb0>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2201      	movs	r2, #1
 800142a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800142e:	216c      	movs	r1, #108	; 0x6c
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f000 fc57 	bl	8001ce4 <ADC_ConversionStop>
 8001436:	4603      	mov	r3, r0
 8001438:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d138      	bne.n	80014b2 <HAL_ADC_Stop_DMA+0xa6>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f022 0201 	bic.w	r2, r2, #1
 800144e:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001454:	4618      	mov	r0, r3
 8001456:	f000 feec 	bl	8002232 <HAL_DMA_Abort>
 800145a:	4603      	mov	r3, r0
 800145c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status != HAL_OK)
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d005      	beq.n	8001470 <HAL_ADC_Stop_DMA+0x64>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001468:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 0210 	bic.w	r2, r2, #16
 800147e:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d105      	bne.n	8001492 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 fbcc 	bl	8001c24 <ADC_Disable>
 800148c:	4603      	mov	r3, r0
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e002      	b.n	8001498 <HAL_ADC_Stop_DMA+0x8c>
    }
    else
    {
      ADC_Disable(hadc);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 fbc6 	bl	8001c24 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d109      	bne.n	80014b2 <HAL_ADC_Stop_DMA+0xa6>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014a6:	f023 0301 	bic.w	r3, r3, #1
 80014aa:	f043 0201 	orr.w	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b09b      	sub	sp, #108	; 0x6c
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d101      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x22>
 80014e2:	2302      	movs	r3, #2
 80014e4:	e2cb      	b.n	8001a7e <HAL_ADC_ConfigChannel+0x5ba>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 0304 	and.w	r3, r3, #4
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f040 82af 	bne.w	8001a5c <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b04      	cmp	r3, #4
 8001504:	d81c      	bhi.n	8001540 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	461a      	mov	r2, r3
 800151a:	231f      	movs	r3, #31
 800151c:	4093      	lsls	r3, r2
 800151e:	43db      	mvns	r3, r3
 8001520:	4019      	ands	r1, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	6818      	ldr	r0, [r3, #0]
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	fa00 f203 	lsl.w	r2, r0, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	631a      	str	r2, [r3, #48]	; 0x30
 800153e:	e063      	b.n	8001608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b09      	cmp	r3, #9
 8001546:	d81e      	bhi.n	8001586 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	3b1e      	subs	r3, #30
 800155c:	221f      	movs	r2, #31
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	4019      	ands	r1, r3
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	6818      	ldr	r0, [r3, #0]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	4613      	mov	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	3b1e      	subs	r3, #30
 8001578:	fa00 f203 	lsl.w	r2, r0, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	430a      	orrs	r2, r1
 8001582:	635a      	str	r2, [r3, #52]	; 0x34
 8001584:	e040      	b.n	8001608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2b0e      	cmp	r3, #14
 800158c:	d81e      	bhi.n	80015cc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	3b3c      	subs	r3, #60	; 0x3c
 80015a2:	221f      	movs	r2, #31
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	4019      	ands	r1, r3
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	3b3c      	subs	r3, #60	; 0x3c
 80015be:	fa00 f203 	lsl.w	r2, r0, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	430a      	orrs	r2, r1
 80015c8:	639a      	str	r2, [r3, #56]	; 0x38
 80015ca:	e01d      	b.n	8001608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685a      	ldr	r2, [r3, #4]
 80015d6:	4613      	mov	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	4413      	add	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	3b5a      	subs	r3, #90	; 0x5a
 80015e0:	221f      	movs	r2, #31
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	4019      	ands	r1, r3
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	6818      	ldr	r0, [r3, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	3b5a      	subs	r3, #90	; 0x5a
 80015fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	430a      	orrs	r2, r1
 8001606:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 030c 	and.w	r3, r3, #12
 8001612:	2b00      	cmp	r3, #0
 8001614:	f040 80e5 	bne.w	80017e2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b09      	cmp	r3, #9
 800161e:	d91c      	bls.n	800165a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6999      	ldr	r1, [r3, #24]
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4613      	mov	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	3b1e      	subs	r3, #30
 8001632:	2207      	movs	r2, #7
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	4019      	ands	r1, r3
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	6898      	ldr	r0, [r3, #8]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	3b1e      	subs	r3, #30
 800164c:	fa00 f203 	lsl.w	r2, r0, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	619a      	str	r2, [r3, #24]
 8001658:	e019      	b.n	800168e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6959      	ldr	r1, [r3, #20]
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4613      	mov	r3, r2
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4413      	add	r3, r2
 800166a:	2207      	movs	r2, #7
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	4019      	ands	r1, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6898      	ldr	r0, [r3, #8]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4613      	mov	r3, r2
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	4413      	add	r3, r2
 8001682:	fa00 f203 	lsl.w	r2, r0, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	430a      	orrs	r2, r1
 800168c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	695a      	ldr	r2, [r3, #20]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	08db      	lsrs	r3, r3, #3
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d84f      	bhi.n	8001750 <HAL_ADC_ConfigChannel+0x28c>
 80016b0:	a201      	add	r2, pc, #4	; (adr r2, 80016b8 <HAL_ADC_ConfigChannel+0x1f4>)
 80016b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b6:	bf00      	nop
 80016b8:	080016c9 	.word	0x080016c9
 80016bc:	080016eb 	.word	0x080016eb
 80016c0:	0800170d 	.word	0x0800170d
 80016c4:	0800172f 	.word	0x0800172f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016ce:	4b9f      	ldr	r3, [pc, #636]	; (800194c <HAL_ADC_ConfigChannel+0x488>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	6812      	ldr	r2, [r2, #0]
 80016d6:	0691      	lsls	r1, r2, #26
 80016d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016da:	430a      	orrs	r2, r1
 80016dc:	431a      	orrs	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016e6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80016e8:	e07e      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80016f0:	4b96      	ldr	r3, [pc, #600]	; (800194c <HAL_ADC_ConfigChannel+0x488>)
 80016f2:	4013      	ands	r3, r2
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	0691      	lsls	r1, r2, #26
 80016fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016fc:	430a      	orrs	r2, r1
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001708:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800170a:	e06d      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001712:	4b8e      	ldr	r3, [pc, #568]	; (800194c <HAL_ADC_ConfigChannel+0x488>)
 8001714:	4013      	ands	r3, r2
 8001716:	683a      	ldr	r2, [r7, #0]
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	0691      	lsls	r1, r2, #26
 800171c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800171e:	430a      	orrs	r2, r1
 8001720:	431a      	orrs	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800172a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800172c:	e05c      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001734:	4b85      	ldr	r3, [pc, #532]	; (800194c <HAL_ADC_ConfigChannel+0x488>)
 8001736:	4013      	ands	r3, r2
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	6812      	ldr	r2, [r2, #0]
 800173c:	0691      	lsls	r1, r2, #26
 800173e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001740:	430a      	orrs	r2, r1
 8001742:	431a      	orrs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800174c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800174e:	e04b      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001756:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	069b      	lsls	r3, r3, #26
 8001760:	429a      	cmp	r2, r3
 8001762:	d107      	bne.n	8001774 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001772:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800177a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	069b      	lsls	r3, r3, #26
 8001784:	429a      	cmp	r2, r3
 8001786:	d107      	bne.n	8001798 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001796:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800179e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	069b      	lsls	r3, r3, #26
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d107      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017ba:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80017c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	069b      	lsls	r3, r3, #26
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d10a      	bne.n	80017e6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017de:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80017e0:	e001      	b.n	80017e6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80017e2:	bf00      	nop
 80017e4:	e000      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80017e6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d108      	bne.n	8001808 <HAL_ADC_ConfigChannel+0x344>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b01      	cmp	r3, #1
 8001802:	d101      	bne.n	8001808 <HAL_ADC_ConfigChannel+0x344>
 8001804:	2301      	movs	r3, #1
 8001806:	e000      	b.n	800180a <HAL_ADC_ConfigChannel+0x346>
 8001808:	2300      	movs	r3, #0
 800180a:	2b00      	cmp	r3, #0
 800180c:	f040 8131 	bne.w	8001a72 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d00f      	beq.n	8001838 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2201      	movs	r2, #1
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43da      	mvns	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	400a      	ands	r2, r1
 8001832:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001836:	e049      	b.n	80018cc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2201      	movs	r2, #1
 8001846:	409a      	lsls	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b09      	cmp	r3, #9
 8001858:	d91c      	bls.n	8001894 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6999      	ldr	r1, [r3, #24]
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	3b1b      	subs	r3, #27
 800186c:	2207      	movs	r2, #7
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	43db      	mvns	r3, r3
 8001874:	4019      	ands	r1, r3
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	6898      	ldr	r0, [r3, #8]
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	4613      	mov	r3, r2
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4413      	add	r3, r2
 8001884:	3b1b      	subs	r3, #27
 8001886:	fa00 f203 	lsl.w	r2, r0, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	619a      	str	r2, [r3, #24]
 8001892:	e01b      	b.n	80018cc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6959      	ldr	r1, [r3, #20]
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	4613      	mov	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	2207      	movs	r2, #7
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	4019      	ands	r1, r3
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	6898      	ldr	r0, [r3, #8]
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	4613      	mov	r3, r2
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4413      	add	r3, r2
 80018c0:	fa00 f203 	lsl.w	r2, r0, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	430a      	orrs	r2, r1
 80018ca:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018d4:	d004      	beq.n	80018e0 <HAL_ADC_ConfigChannel+0x41c>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1d      	ldr	r2, [pc, #116]	; (8001950 <HAL_ADC_ConfigChannel+0x48c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d101      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x420>
 80018e0:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <HAL_ADC_ConfigChannel+0x490>)
 80018e2:	e000      	b.n	80018e6 <HAL_ADC_ConfigChannel+0x422>
 80018e4:	4b1c      	ldr	r3, [pc, #112]	; (8001958 <HAL_ADC_ConfigChannel+0x494>)
 80018e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b10      	cmp	r3, #16
 80018ee:	d105      	bne.n	80018fc <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80018f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d015      	beq.n	8001928 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001900:	2b11      	cmp	r3, #17
 8001902:	d105      	bne.n	8001910 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001904:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00b      	beq.n	8001928 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001914:	2b12      	cmp	r3, #18
 8001916:	f040 80ac 	bne.w	8001a72 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800191a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001922:	2b00      	cmp	r3, #0
 8001924:	f040 80a5 	bne.w	8001a72 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001930:	d102      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x474>
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <HAL_ADC_ConfigChannel+0x48c>)
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	e023      	b.n	8001980 <HAL_ADC_ConfigChannel+0x4bc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a04      	ldr	r2, [pc, #16]	; (8001950 <HAL_ADC_ConfigChannel+0x48c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d10c      	bne.n	800195c <HAL_ADC_ConfigChannel+0x498>
 8001942:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e01a      	b.n	8001980 <HAL_ADC_ConfigChannel+0x4bc>
 800194a:	bf00      	nop
 800194c:	83fff000 	.word	0x83fff000
 8001950:	50000100 	.word	0x50000100
 8001954:	50000300 	.word	0x50000300
 8001958:	50000700 	.word	0x50000700
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a4a      	ldr	r2, [pc, #296]	; (8001a8c <HAL_ADC_ConfigChannel+0x5c8>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d102      	bne.n	800196c <HAL_ADC_ConfigChannel+0x4a8>
 8001966:	4b4a      	ldr	r3, [pc, #296]	; (8001a90 <HAL_ADC_ConfigChannel+0x5cc>)
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e009      	b.n	8001980 <HAL_ADC_ConfigChannel+0x4bc>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a47      	ldr	r2, [pc, #284]	; (8001a90 <HAL_ADC_ConfigChannel+0x5cc>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d102      	bne.n	800197c <HAL_ADC_ConfigChannel+0x4b8>
 8001976:	4b45      	ldr	r3, [pc, #276]	; (8001a8c <HAL_ADC_ConfigChannel+0x5c8>)
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	e001      	b.n	8001980 <HAL_ADC_ConfigChannel+0x4bc>
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	2b01      	cmp	r3, #1
 800198c:	d108      	bne.n	80019a0 <HAL_ADC_ConfigChannel+0x4dc>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	2b01      	cmp	r3, #1
 800199a:	d101      	bne.n	80019a0 <HAL_ADC_ConfigChannel+0x4dc>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x4de>
 80019a0:	2300      	movs	r3, #0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d150      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80019a6:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d010      	beq.n	80019ce <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d107      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x504>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d101      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x504>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <HAL_ADC_ConfigChannel+0x506>
 80019c8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d13c      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b10      	cmp	r3, #16
 80019d4:	d11d      	bne.n	8001a12 <HAL_ADC_ConfigChannel+0x54e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019de:	d118      	bne.n	8001a12 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80019e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80019e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019ea:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019ec:	4b29      	ldr	r3, [pc, #164]	; (8001a94 <HAL_ADC_ConfigChannel+0x5d0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a29      	ldr	r2, [pc, #164]	; (8001a98 <HAL_ADC_ConfigChannel+0x5d4>)
 80019f2:	fba2 2303 	umull	r2, r3, r2, r3
 80019f6:	0c9a      	lsrs	r2, r3, #18
 80019f8:	4613      	mov	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a02:	e002      	b.n	8001a0a <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1f9      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a10:	e02e      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2b11      	cmp	r3, #17
 8001a18:	d10b      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x56e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a22:	d106      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001a24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001a2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a2e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a30:	e01e      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2b12      	cmp	r3, #18
 8001a38:	d11a      	bne.n	8001a70 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001a3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001a42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a44:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a46:	e013      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	f043 0220 	orr.w	r2, r3, #32
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001a5a:	e00a      	b.n	8001a72 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	f043 0220 	orr.w	r2, r3, #32
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001a6e:	e000      	b.n	8001a72 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a70:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001a7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	376c      	adds	r7, #108	; 0x6c
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	50000400 	.word	0x50000400
 8001a90:	50000500 	.word	0x50000500
 8001a94:	20000000 	.word	0x20000000
 8001a98:	431bde83 	.word	0x431bde83

08001a9c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d126      	bne.n	8001b04 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d115      	bne.n	8001afc <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d111      	bne.n	8001afc <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d105      	bne.n	8001afc <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	f043 0201 	orr.w	r2, r3, #1
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	f7fe fc69 	bl	80003d4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001b02:	e004      	b.n	8001b0e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	4798      	blx	r3
}
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b084      	sub	sp, #16
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b22:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b24:	68f8      	ldr	r0, [r7, #12]
 8001b26:	f7ff f947 	bl	8000db8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b50:	f043 0204 	orr.w	r2, r3, #4
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f7ff f937 	bl	8000dcc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d108      	bne.n	8001b94 <ADC_Enable+0x2c>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d101      	bne.n	8001b94 <ADC_Enable+0x2c>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <ADC_Enable+0x2e>
 8001b94:	2300      	movs	r3, #0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d13c      	bne.n	8001c14 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	4b1f      	ldr	r3, [pc, #124]	; (8001c20 <ADC_Enable+0xb8>)
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00d      	beq.n	8001bc4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f043 0210 	orr.w	r2, r3, #16
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e028      	b.n	8001c16 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001bd4:	f7ff f8e4 	bl	8000da0 <HAL_GetTick>
 8001bd8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001bda:	e014      	b.n	8001c06 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bdc:	f7ff f8e0 	bl	8000da0 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d90d      	bls.n	8001c06 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	f043 0210 	orr.w	r2, r3, #16
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e007      	b.n	8001c16 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d1e3      	bne.n	8001bdc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	8000003f 	.word	0x8000003f

08001c24 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d108      	bne.n	8001c50 <ADC_Disable+0x2c>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d101      	bne.n	8001c50 <ADC_Disable+0x2c>
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e000      	b.n	8001c52 <ADC_Disable+0x2e>
 8001c50:	2300      	movs	r3, #0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d040      	beq.n	8001cd8 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 030d 	and.w	r3, r3, #13
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d10f      	bne.n	8001c84 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f042 0202 	orr.w	r2, r2, #2
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2203      	movs	r2, #3
 8001c7a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001c7c:	f7ff f890 	bl	8000da0 <HAL_GetTick>
 8001c80:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c82:	e022      	b.n	8001cca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c88:	f043 0210 	orr.w	r2, r3, #16
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c94:	f043 0201 	orr.w	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e01c      	b.n	8001cda <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ca0:	f7ff f87e 	bl	8000da0 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d90d      	bls.n	8001cca <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	f043 0210 	orr.w	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	f043 0201 	orr.w	r2, r3, #1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e007      	b.n	8001cda <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d0e3      	beq.n	8001ca0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f000 8093 	beq.w	8001e30 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d18:	d12a      	bne.n	8001d70 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d126      	bne.n	8001d70 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d122      	bne.n	8001d70 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8001d2a:	230c      	movs	r3, #12
 8001d2c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001d2e:	e014      	b.n	8001d5a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4a42      	ldr	r2, [pc, #264]	; (8001e3c <ADC_ConversionStop+0x158>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d90d      	bls.n	8001d54 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	f043 0210 	orr.w	r2, r3, #16
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d48:	f043 0201 	orr.w	r2, r3, #1
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e06e      	b.n	8001e32 <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	3301      	adds	r3, #1
 8001d58:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d64:	2b40      	cmp	r3, #64	; 0x40
 8001d66:	d1e3      	bne.n	8001d30 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2240      	movs	r2, #64	; 0x40
 8001d6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2b60      	cmp	r3, #96	; 0x60
 8001d74:	d015      	beq.n	8001da2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d10e      	bne.n	8001da2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d107      	bne.n	8001da2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 0210 	orr.w	r2, r2, #16
 8001da0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	2b0c      	cmp	r3, #12
 8001da6:	d015      	beq.n	8001dd4 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d10e      	bne.n	8001dd4 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d107      	bne.n	8001dd4 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0220 	orr.w	r2, r2, #32
 8001dd2:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	2b60      	cmp	r3, #96	; 0x60
 8001dd8:	d004      	beq.n	8001de4 <ADC_ConversionStop+0x100>
 8001dda:	2b6c      	cmp	r3, #108	; 0x6c
 8001ddc:	d105      	bne.n	8001dea <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001dde:	230c      	movs	r3, #12
 8001de0:	617b      	str	r3, [r7, #20]
        break;
 8001de2:	e005      	b.n	8001df0 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001de4:	2308      	movs	r3, #8
 8001de6:	617b      	str	r3, [r7, #20]
        break;
 8001de8:	e002      	b.n	8001df0 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001dea:	2304      	movs	r3, #4
 8001dec:	617b      	str	r3, [r7, #20]
        break;
 8001dee:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001df0:	f7fe ffd6 	bl	8000da0 <HAL_GetTick>
 8001df4:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001df6:	e014      	b.n	8001e22 <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001df8:	f7fe ffd2 	bl	8000da0 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b0b      	cmp	r3, #11
 8001e04:	d90d      	bls.n	8001e22 <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f043 0210 	orr.w	r2, r3, #16
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f043 0201 	orr.w	r2, r3, #1
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e007      	b.n	8001e32 <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1e3      	bne.n	8001df8 <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	000993ff 	.word	0x000993ff

08001e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 0307 	and.w	r3, r3, #7
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db0b      	blt.n	8001ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f003 021f 	and.w	r2, r3, #31
 8001ebc:	4907      	ldr	r1, [pc, #28]	; (8001edc <__NVIC_EnableIRQ+0x38>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	; (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	; (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	; 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	; 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d301      	bcc.n	8001fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00f      	b.n	8001fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <SysTick_Config+0x40>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fba:	210f      	movs	r1, #15
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fc0:	f7ff ff8e 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <SysTick_Config+0x40>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <SysTick_Config+0x40>)
 8001fcc:	2207      	movs	r2, #7
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff29 	bl	8001e40 <__NVIC_SetPriorityGrouping>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002008:	f7ff ff3e 	bl	8001e88 <__NVIC_GetPriorityGrouping>
 800200c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7ff ff8e 	bl	8001f34 <NVIC_EncodePriority>
 8002018:	4602      	mov	r2, r0
 800201a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff31 	bl	8001ea4 <__NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ffa2 	bl	8001f9c <SysTick_Config>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002062:	b580      	push	{r7, lr}
 8002064:	b084      	sub	sp, #16
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e037      	b.n	80020e8 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2202      	movs	r2, #2
 800207c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800208e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002092:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800209c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	4313      	orrs	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f9bc 	bl	8002448 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}  
 80020e8:	4618      	mov	r0, r3
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
 80020fc:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_DMA_Start+0x20>
 800210c:	2302      	movs	r3, #2
 800210e:	e02d      	b.n	800216c <HAL_DMA_Start+0x7c>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800211e:	2b01      	cmp	r3, #1
 8002120:	d11d      	bne.n	800215e <HAL_DMA_Start+0x6e>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2202      	movs	r2, #2
 8002126:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f000 f94f 	bl	80023ea <DMA_SetConfig>
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	e005      	b.n	800216a <HAL_DMA_Start+0x7a>
  }
  else
  {
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	/* Remain BUSY */
  	status = HAL_BUSY;
 8002166:	2302      	movs	r3, #2
 8002168:	75fb      	strb	r3, [r7, #23]
  }  

  return status; 
 800216a:	7dfb      	ldrb	r3, [r7, #23]
} 
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002182:	2300      	movs	r3, #0
 8002184:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f893 3020 	ldrb.w	r3, [r3, #32]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_DMA_Start_IT+0x20>
 8002190:	2302      	movs	r3, #2
 8002192:	e04a      	b.n	800222a <HAL_DMA_Start_IT+0xb6>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d13a      	bne.n	800221c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2202      	movs	r2, #2
 80021aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 f90d 	bl	80023ea <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d008      	beq.n	80021ea <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 020e 	orr.w	r2, r2, #14
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	e00f      	b.n	800220a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 020a 	orr.w	r2, r2, #10
 80021f8:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 0204 	bic.w	r2, r2, #4
 8002208:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f042 0201 	orr.w	r2, r2, #1
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	e005      	b.n	8002228 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002224:	2302      	movs	r3, #2
 8002226:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002228:	7dfb      	ldrb	r3, [r7, #23]
} 
 800222a:	4618      	mov	r0, r3
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002240:	2b02      	cmp	r3, #2
 8002242:	d008      	beq.n	8002256 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2204      	movs	r2, #4
 8002248:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e020      	b.n	8002298 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 020e 	bic.w	r2, r2, #14
 8002264:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0201 	bic.w	r2, r2, #1
 8002274:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800227e:	2101      	movs	r1, #1
 8002280:	fa01 f202 	lsl.w	r2, r1, r2
 8002284:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	2204      	movs	r2, #4
 80022c2:	409a      	lsls	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d024      	beq.n	8002316 <HAL_DMA_IRQHandler+0x72>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d01f      	beq.n	8002316 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d107      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0204 	bic.w	r2, r2, #4
 80022f2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fc:	2104      	movs	r1, #4
 80022fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002302:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002308:	2b00      	cmp	r3, #0
 800230a:	d06a      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002314:	e065      	b.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	2202      	movs	r2, #2
 800231c:	409a      	lsls	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	4013      	ands	r3, r2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d02c      	beq.n	8002380 <HAL_DMA_IRQHandler+0xdc>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d027      	beq.n	8002380 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10b      	bne.n	8002356 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 020a 	bic.w	r2, r2, #10
 800234c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800235e:	2102      	movs	r1, #2
 8002360:	fa01 f202 	lsl.w	r2, r1, r2
 8002364:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002372:	2b00      	cmp	r3, #0
 8002374:	d035      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800237e:	e030      	b.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002384:	2208      	movs	r2, #8
 8002386:	409a      	lsls	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	4013      	ands	r3, r2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d028      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d023      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 020e 	bic.w	r2, r2, #14
 80023a8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b2:	2101      	movs	r1, #1
 80023b4:	fa01 f202 	lsl.w	r2, r1, r2
 80023b8:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4798      	blx	r3
    }
  }
}  
 80023e0:	e7ff      	b.n	80023e2 <HAL_DMA_IRQHandler+0x13e>
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b085      	sub	sp, #20
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	607a      	str	r2, [r7, #4]
 80023f6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002400:	2101      	movs	r1, #1
 8002402:	fa01 f202 	lsl.w	r2, r1, r2
 8002406:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b10      	cmp	r3, #16
 8002416:	d108      	bne.n	800242a <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	68ba      	ldr	r2, [r7, #8]
 8002426:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002428:	e007      	b.n	800243a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	60da      	str	r2, [r3, #12]
}
 800243a:	bf00      	nop
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b14      	ldr	r3, [pc, #80]	; (80024a8 <DMA_CalcBaseAndBitshift+0x60>)
 8002458:	429a      	cmp	r2, r3
 800245a:	d80f      	bhi.n	800247c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	4b12      	ldr	r3, [pc, #72]	; (80024ac <DMA_CalcBaseAndBitshift+0x64>)
 8002464:	4413      	add	r3, r2
 8002466:	4a12      	ldr	r2, [pc, #72]	; (80024b0 <DMA_CalcBaseAndBitshift+0x68>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	091b      	lsrs	r3, r3, #4
 800246e:	009a      	lsls	r2, r3, #2
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a0f      	ldr	r2, [pc, #60]	; (80024b4 <DMA_CalcBaseAndBitshift+0x6c>)
 8002478:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800247a:	e00e      	b.n	800249a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <DMA_CalcBaseAndBitshift+0x70>)
 8002484:	4413      	add	r3, r2
 8002486:	4a0a      	ldr	r2, [pc, #40]	; (80024b0 <DMA_CalcBaseAndBitshift+0x68>)
 8002488:	fba2 2303 	umull	r2, r3, r2, r3
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	009a      	lsls	r2, r3, #2
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a09      	ldr	r2, [pc, #36]	; (80024bc <DMA_CalcBaseAndBitshift+0x74>)
 8002498:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40020407 	.word	0x40020407
 80024ac:	bffdfff8 	.word	0xbffdfff8
 80024b0:	cccccccd 	.word	0xcccccccd
 80024b4:	40020000 	.word	0x40020000
 80024b8:	bffdfbf8 	.word	0xbffdfbf8
 80024bc:	40020400 	.word	0x40020400

080024c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ce:	e160      	b.n	8002792 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2101      	movs	r1, #1
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	4013      	ands	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 8152 	beq.w	800278c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d003      	beq.n	80024f8 <HAL_GPIO_Init+0x38>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b12      	cmp	r3, #18
 80024f6:	d123      	bne.n	8002540 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	08da      	lsrs	r2, r3, #3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3208      	adds	r2, #8
 8002500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002504:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	220f      	movs	r2, #15
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4013      	ands	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4313      	orrs	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	08da      	lsrs	r2, r3, #3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3208      	adds	r2, #8
 800253a:	6939      	ldr	r1, [r7, #16]
 800253c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	2203      	movs	r2, #3
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f003 0203 	and.w	r2, r3, #3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d00b      	beq.n	8002594 <HAL_GPIO_Init+0xd4>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b02      	cmp	r3, #2
 8002582:	d007      	beq.n	8002594 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002588:	2b11      	cmp	r3, #17
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b12      	cmp	r3, #18
 8002592:	d130      	bne.n	80025f6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	2203      	movs	r2, #3
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	4013      	ands	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025ca:	2201      	movs	r2, #1
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	f003 0201 	and.w	r2, r3, #1
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80ac 	beq.w	800278c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002634:	4b5e      	ldr	r3, [pc, #376]	; (80027b0 <HAL_GPIO_Init+0x2f0>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	4a5d      	ldr	r2, [pc, #372]	; (80027b0 <HAL_GPIO_Init+0x2f0>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6193      	str	r3, [r2, #24]
 8002640:	4b5b      	ldr	r3, [pc, #364]	; (80027b0 <HAL_GPIO_Init+0x2f0>)
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800264c:	4a59      	ldr	r2, [pc, #356]	; (80027b4 <HAL_GPIO_Init+0x2f4>)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	089b      	lsrs	r3, r3, #2
 8002652:	3302      	adds	r3, #2
 8002654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	220f      	movs	r2, #15
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002676:	d025      	beq.n	80026c4 <HAL_GPIO_Init+0x204>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a4f      	ldr	r2, [pc, #316]	; (80027b8 <HAL_GPIO_Init+0x2f8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d01f      	beq.n	80026c0 <HAL_GPIO_Init+0x200>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a4e      	ldr	r2, [pc, #312]	; (80027bc <HAL_GPIO_Init+0x2fc>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d019      	beq.n	80026bc <HAL_GPIO_Init+0x1fc>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a4d      	ldr	r2, [pc, #308]	; (80027c0 <HAL_GPIO_Init+0x300>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d013      	beq.n	80026b8 <HAL_GPIO_Init+0x1f8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a4c      	ldr	r2, [pc, #304]	; (80027c4 <HAL_GPIO_Init+0x304>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d00d      	beq.n	80026b4 <HAL_GPIO_Init+0x1f4>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a4b      	ldr	r2, [pc, #300]	; (80027c8 <HAL_GPIO_Init+0x308>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d007      	beq.n	80026b0 <HAL_GPIO_Init+0x1f0>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a4a      	ldr	r2, [pc, #296]	; (80027cc <HAL_GPIO_Init+0x30c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d101      	bne.n	80026ac <HAL_GPIO_Init+0x1ec>
 80026a8:	2306      	movs	r3, #6
 80026aa:	e00c      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026ac:	2307      	movs	r3, #7
 80026ae:	e00a      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026b0:	2305      	movs	r3, #5
 80026b2:	e008      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026b4:	2304      	movs	r3, #4
 80026b6:	e006      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026b8:	2303      	movs	r3, #3
 80026ba:	e004      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026bc:	2302      	movs	r3, #2
 80026be:	e002      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <HAL_GPIO_Init+0x206>
 80026c4:	2300      	movs	r3, #0
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	f002 0203 	and.w	r2, r2, #3
 80026cc:	0092      	lsls	r2, r2, #2
 80026ce:	4093      	lsls	r3, r2
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026d6:	4937      	ldr	r1, [pc, #220]	; (80027b4 <HAL_GPIO_Init+0x2f4>)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	3302      	adds	r3, #2
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026e4:	4b3a      	ldr	r3, [pc, #232]	; (80027d0 <HAL_GPIO_Init+0x310>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002708:	4a31      	ldr	r2, [pc, #196]	; (80027d0 <HAL_GPIO_Init+0x310>)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800270e:	4b30      	ldr	r3, [pc, #192]	; (80027d0 <HAL_GPIO_Init+0x310>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002732:	4a27      	ldr	r2, [pc, #156]	; (80027d0 <HAL_GPIO_Init+0x310>)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002738:	4b25      	ldr	r3, [pc, #148]	; (80027d0 <HAL_GPIO_Init+0x310>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	43db      	mvns	r3, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4313      	orrs	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800275c:	4a1c      	ldr	r2, [pc, #112]	; (80027d0 <HAL_GPIO_Init+0x310>)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002762:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_GPIO_Init+0x310>)
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43db      	mvns	r3, r3
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002786:	4a12      	ldr	r2, [pc, #72]	; (80027d0 <HAL_GPIO_Init+0x310>)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	3301      	adds	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	f47f ae97 	bne.w	80024d0 <HAL_GPIO_Init+0x10>
  }
}
 80027a2:	bf00      	nop
 80027a4:	371c      	adds	r7, #28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40010000 	.word	0x40010000
 80027b8:	48000400 	.word	0x48000400
 80027bc:	48000800 	.word	0x48000800
 80027c0:	48000c00 	.word	0x48000c00
 80027c4:	48001000 	.word	0x48001000
 80027c8:	48001400 	.word	0x48001400
 80027cc:	48001800 	.word	0x48001800
 80027d0:	40010400 	.word	0x40010400

080027d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	807b      	strh	r3, [r7, #2]
 80027e0:	4613      	mov	r3, r2
 80027e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027e4:	787b      	ldrb	r3, [r7, #1]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027ea:	887a      	ldrh	r2, [r7, #2]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027f0:	e002      	b.n	80027f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027f2:	887a      	ldrh	r2, [r7, #2]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800280a:	af00      	add	r7, sp, #0
 800280c:	1d3b      	adds	r3, r7, #4
 800280e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d102      	bne.n	800281e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	f000 bf01 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281e:	1d3b      	adds	r3, r7, #4
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 8160 	beq.w	8002aee <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800282e:	4bae      	ldr	r3, [pc, #696]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	2b04      	cmp	r3, #4
 8002838:	d00c      	beq.n	8002854 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800283a:	4bab      	ldr	r3, [pc, #684]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f003 030c 	and.w	r3, r3, #12
 8002842:	2b08      	cmp	r3, #8
 8002844:	d159      	bne.n	80028fa <HAL_RCC_OscConfig+0xf6>
 8002846:	4ba8      	ldr	r3, [pc, #672]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800284e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002852:	d152      	bne.n	80028fa <HAL_RCC_OscConfig+0xf6>
 8002854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002858:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002860:	fa93 f3a3 	rbit	r3, r3
 8002864:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002868:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	fab3 f383 	clz	r3, r3
 8002870:	b2db      	uxtb	r3, r3
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	b2db      	uxtb	r3, r3
 800287c:	2b01      	cmp	r3, #1
 800287e:	d102      	bne.n	8002886 <HAL_RCC_OscConfig+0x82>
 8002880:	4b99      	ldr	r3, [pc, #612]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	e015      	b.n	80028b2 <HAL_RCC_OscConfig+0xae>
 8002886:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800288a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002892:	fa93 f3a3 	rbit	r3, r3
 8002896:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800289a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800289e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80028a2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80028a6:	fa93 f3a3 	rbit	r3, r3
 80028aa:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80028ae:	4b8e      	ldr	r3, [pc, #568]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028b6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80028ba:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80028be:	fa92 f2a2 	rbit	r2, r2
 80028c2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80028c6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80028ca:	fab2 f282 	clz	r2, r2
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	f042 0220 	orr.w	r2, r2, #32
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	f002 021f 	and.w	r2, r2, #31
 80028da:	2101      	movs	r1, #1
 80028dc:	fa01 f202 	lsl.w	r2, r1, r2
 80028e0:	4013      	ands	r3, r2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 8102 	beq.w	8002aec <HAL_RCC_OscConfig+0x2e8>
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f040 80fc 	bne.w	8002aec <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	f000 be93 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028fa:	1d3b      	adds	r3, r7, #4
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002904:	d106      	bne.n	8002914 <HAL_RCC_OscConfig+0x110>
 8002906:	4b78      	ldr	r3, [pc, #480]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a77      	ldr	r2, [pc, #476]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 800290c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	e030      	b.n	8002976 <HAL_RCC_OscConfig+0x172>
 8002914:	1d3b      	adds	r3, r7, #4
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10c      	bne.n	8002938 <HAL_RCC_OscConfig+0x134>
 800291e:	4b72      	ldr	r3, [pc, #456]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a71      	ldr	r2, [pc, #452]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002924:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002928:	6013      	str	r3, [r2, #0]
 800292a:	4b6f      	ldr	r3, [pc, #444]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a6e      	ldr	r2, [pc, #440]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002930:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e01e      	b.n	8002976 <HAL_RCC_OscConfig+0x172>
 8002938:	1d3b      	adds	r3, r7, #4
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002942:	d10c      	bne.n	800295e <HAL_RCC_OscConfig+0x15a>
 8002944:	4b68      	ldr	r3, [pc, #416]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a67      	ldr	r2, [pc, #412]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 800294a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	4b65      	ldr	r3, [pc, #404]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a64      	ldr	r2, [pc, #400]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	e00b      	b.n	8002976 <HAL_RCC_OscConfig+0x172>
 800295e:	4b62      	ldr	r3, [pc, #392]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a61      	ldr	r2, [pc, #388]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	4b5f      	ldr	r3, [pc, #380]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a5e      	ldr	r2, [pc, #376]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002970:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002974:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d059      	beq.n	8002a34 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002980:	f7fe fa0e 	bl	8000da0 <HAL_GetTick>
 8002984:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002988:	e00a      	b.n	80029a0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800298a:	f7fe fa09 	bl	8000da0 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	; 0x64
 8002998:	d902      	bls.n	80029a0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	f000 be40 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
 80029a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029a4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80029ac:	fa93 f3a3 	rbit	r3, r3
 80029b0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80029b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d102      	bne.n	80029d2 <HAL_RCC_OscConfig+0x1ce>
 80029cc:	4b46      	ldr	r3, [pc, #280]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	e015      	b.n	80029fe <HAL_RCC_OscConfig+0x1fa>
 80029d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029d6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80029e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80029ee:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80029f2:	fa93 f3a3 	rbit	r3, r3
 80029f6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80029fa:	4b3b      	ldr	r3, [pc, #236]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a02:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002a06:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002a0a:	fa92 f2a2 	rbit	r2, r2
 8002a0e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002a12:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a16:	fab2 f282 	clz	r2, r2
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	f002 021f 	and.w	r2, r2, #31
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0ab      	beq.n	800298a <HAL_RCC_OscConfig+0x186>
 8002a32:	e05c      	b.n	8002aee <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a34:	f7fe f9b4 	bl	8000da0 <HAL_GetTick>
 8002a38:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a3c:	e00a      	b.n	8002a54 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a3e:	f7fe f9af 	bl	8000da0 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b64      	cmp	r3, #100	; 0x64
 8002a4c:	d902      	bls.n	8002a54 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	f000 bde6 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
 8002a54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a58:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002a60:	fa93 f3a3 	rbit	r3, r3
 8002a64:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002a68:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	095b      	lsrs	r3, r3, #5
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	f043 0301 	orr.w	r3, r3, #1
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d102      	bne.n	8002a86 <HAL_RCC_OscConfig+0x282>
 8002a80:	4b19      	ldr	r3, [pc, #100]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	e015      	b.n	8002ab2 <HAL_RCC_OscConfig+0x2ae>
 8002a86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a8a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002a92:	fa93 f3a3 	rbit	r3, r3
 8002a96:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002a9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a9e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002aa2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002aa6:	fa93 f3a3 	rbit	r3, r3
 8002aaa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002aae:	4b0e      	ldr	r3, [pc, #56]	; (8002ae8 <HAL_RCC_OscConfig+0x2e4>)
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ab6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002aba:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002abe:	fa92 f2a2 	rbit	r2, r2
 8002ac2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002ac6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002aca:	fab2 f282 	clz	r2, r2
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f042 0220 	orr.w	r2, r2, #32
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	f002 021f 	and.w	r2, r2, #31
 8002ada:	2101      	movs	r1, #1
 8002adc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1ab      	bne.n	8002a3e <HAL_RCC_OscConfig+0x23a>
 8002ae6:	e002      	b.n	8002aee <HAL_RCC_OscConfig+0x2ea>
 8002ae8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aee:	1d3b      	adds	r3, r7, #4
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8170 	beq.w	8002dde <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002afe:	4bd0      	ldr	r3, [pc, #832]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00c      	beq.n	8002b24 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b0a:	4bcd      	ldr	r3, [pc, #820]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d16d      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x3ee>
 8002b16:	4bca      	ldr	r3, [pc, #808]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b22:	d166      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x3ee>
 8002b24:	2302      	movs	r3, #2
 8002b26:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002b2e:	fa93 f3a3 	rbit	r3, r3
 8002b32:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002b36:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	fab3 f383 	clz	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	095b      	lsrs	r3, r3, #5
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d102      	bne.n	8002b54 <HAL_RCC_OscConfig+0x350>
 8002b4e:	4bbc      	ldr	r3, [pc, #752]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	e013      	b.n	8002b7c <HAL_RCC_OscConfig+0x378>
 8002b54:	2302      	movs	r3, #2
 8002b56:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002b5e:	fa93 f3a3 	rbit	r3, r3
 8002b62:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002b66:	2302      	movs	r3, #2
 8002b68:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002b6c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002b70:	fa93 f3a3 	rbit	r3, r3
 8002b74:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002b78:	4bb1      	ldr	r3, [pc, #708]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002b82:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002b86:	fa92 f2a2 	rbit	r2, r2
 8002b8a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002b8e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002b92:	fab2 f282 	clz	r2, r2
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	f042 0220 	orr.w	r2, r2, #32
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	f002 021f 	and.w	r2, r2, #31
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d007      	beq.n	8002bbe <HAL_RCC_OscConfig+0x3ba>
 8002bae:	1d3b      	adds	r3, r7, #4
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d002      	beq.n	8002bbe <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f000 bd31 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bbe:	4ba0      	ldr	r3, [pc, #640]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bc6:	1d3b      	adds	r3, r7, #4
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	21f8      	movs	r1, #248	; 0xf8
 8002bce:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002bd6:	fa91 f1a1 	rbit	r1, r1
 8002bda:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002bde:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002be2:	fab1 f181 	clz	r1, r1
 8002be6:	b2c9      	uxtb	r1, r1
 8002be8:	408b      	lsls	r3, r1
 8002bea:	4995      	ldr	r1, [pc, #596]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf0:	e0f5      	b.n	8002dde <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bf2:	1d3b      	adds	r3, r7, #4
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 8085 	beq.w	8002d08 <HAL_RCC_OscConfig+0x504>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c04:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002c08:	fa93 f3a3 	rbit	r3, r3
 8002c0c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002c10:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c1e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	461a      	mov	r2, r3
 8002c26:	2301      	movs	r3, #1
 8002c28:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2a:	f7fe f8b9 	bl	8000da0 <HAL_GetTick>
 8002c2e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c32:	e00a      	b.n	8002c4a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c34:	f7fe f8b4 	bl	8000da0 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d902      	bls.n	8002c4a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	f000 bceb 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c50:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002c54:	fa93 f3a3 	rbit	r3, r3
 8002c58:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002c5c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c60:	fab3 f383 	clz	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	f043 0301 	orr.w	r3, r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d102      	bne.n	8002c7a <HAL_RCC_OscConfig+0x476>
 8002c74:	4b72      	ldr	r3, [pc, #456]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	e013      	b.n	8002ca2 <HAL_RCC_OscConfig+0x49e>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c80:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002c92:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002c9e:	4b68      	ldr	r3, [pc, #416]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002ca8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002cac:	fa92 f2a2 	rbit	r2, r2
 8002cb0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002cb4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002cb8:	fab2 f282 	clz	r2, r2
 8002cbc:	b2d2      	uxtb	r2, r2
 8002cbe:	f042 0220 	orr.w	r2, r2, #32
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	f002 021f 	and.w	r2, r2, #31
 8002cc8:	2101      	movs	r1, #1
 8002cca:	fa01 f202 	lsl.w	r2, r1, r2
 8002cce:	4013      	ands	r3, r2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0af      	beq.n	8002c34 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd4:	4b5a      	ldr	r3, [pc, #360]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cdc:	1d3b      	adds	r3, r7, #4
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	21f8      	movs	r1, #248	; 0xf8
 8002ce4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002cec:	fa91 f1a1 	rbit	r1, r1
 8002cf0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002cf4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002cf8:	fab1 f181 	clz	r1, r1
 8002cfc:	b2c9      	uxtb	r1, r1
 8002cfe:	408b      	lsls	r3, r1
 8002d00:	494f      	ldr	r1, [pc, #316]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	600b      	str	r3, [r1, #0]
 8002d06:	e06a      	b.n	8002dde <HAL_RCC_OscConfig+0x5da>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002d12:	fa93 f3a3 	rbit	r3, r3
 8002d16:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002d1a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	461a      	mov	r2, r3
 8002d30:	2300      	movs	r3, #0
 8002d32:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7fe f834 	bl	8000da0 <HAL_GetTick>
 8002d38:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7fe f82f 	bl	8000da0 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d902      	bls.n	8002d54 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	f000 bc66 	b.w	8003620 <HAL_RCC_OscConfig+0xe1c>
 8002d54:	2302      	movs	r3, #2
 8002d56:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002d66:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	095b      	lsrs	r3, r3, #5
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d102      	bne.n	8002d84 <HAL_RCC_OscConfig+0x580>
 8002d7e:	4b30      	ldr	r3, [pc, #192]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	e013      	b.n	8002dac <HAL_RCC_OscConfig+0x5a8>
 8002d84:	2302      	movs	r3, #2
 8002d86:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002d8e:	fa93 f3a3 	rbit	r3, r3
 8002d92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002d96:	2302      	movs	r3, #2
 8002d98:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002d9c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002da0:	fa93 f3a3 	rbit	r3, r3
 8002da4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002da8:	4b25      	ldr	r3, [pc, #148]	; (8002e40 <HAL_RCC_OscConfig+0x63c>)
 8002daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dac:	2202      	movs	r2, #2
 8002dae:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002db2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002db6:	fa92 f2a2 	rbit	r2, r2
 8002dba:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002dbe:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002dc2:	fab2 f282 	clz	r2, r2
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	f042 0220 	orr.w	r2, r2, #32
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	f002 021f 	and.w	r2, r2, #31
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1af      	bne.n	8002d3e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f000 80da 	beq.w	8002fa2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d069      	beq.n	8002ecc <HAL_RCC_OscConfig+0x6c8>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002e0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e0e:	fab3 f383 	clz	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <HAL_RCC_OscConfig+0x640>)
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	2301      	movs	r3, #1
 8002e20:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e22:	f7fd ffbd 	bl	8000da0 <HAL_GetTick>
 8002e26:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2a:	e00d      	b.n	8002e48 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e2c:	f7fd ffb8 	bl	8000da0 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d905      	bls.n	8002e48 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e3ef      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 8002e40:	40021000 	.word	0x40021000
 8002e44:	10908120 	.word	0x10908120
 8002e48:	2302      	movs	r3, #2
 8002e4a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e52:	fa93 f2a3 	rbit	r2, r3
 8002e56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002e60:	2202      	movs	r2, #2
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	fa93 f2a3 	rbit	r2, r3
 8002e6e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002e78:	2202      	movs	r2, #2
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	fa93 f2a3 	rbit	r2, r3
 8002e86:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002e8a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8c:	4ba4      	ldr	r3, [pc, #656]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002e8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e90:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002e94:	2102      	movs	r1, #2
 8002e96:	6019      	str	r1, [r3, #0]
 8002e98:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	fa93 f1a3 	rbit	r1, r3
 8002ea2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002ea6:	6019      	str	r1, [r3, #0]
  return result;
 8002ea8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f003 031f 	and.w	r3, r3, #31
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0b0      	beq.n	8002e2c <HAL_RCC_OscConfig+0x628>
 8002eca:	e06a      	b.n	8002fa2 <HAL_RCC_OscConfig+0x79e>
 8002ecc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	fa93 f2a3 	rbit	r2, r3
 8002ede:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002ee2:	601a      	str	r2, [r3, #0]
  return result;
 8002ee4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002ee8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eea:	fab3 f383 	clz	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4b8c      	ldr	r3, [pc, #560]	; (8003124 <HAL_RCC_OscConfig+0x920>)
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	461a      	mov	r2, r3
 8002efa:	2300      	movs	r3, #0
 8002efc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002efe:	f7fd ff4f 	bl	8000da0 <HAL_GetTick>
 8002f02:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f06:	e009      	b.n	8002f1c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f08:	f7fd ff4a 	bl	8000da0 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e381      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 8002f1c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f20:	2202      	movs	r2, #2
 8002f22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f24:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	fa93 f2a3 	rbit	r2, r3
 8002f2e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002f38:	2202      	movs	r2, #2
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	fa93 f2a3 	rbit	r2, r3
 8002f46:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f50:	2202      	movs	r2, #2
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	fa93 f2a3 	rbit	r2, r3
 8002f5e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002f62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f64:	4b6e      	ldr	r3, [pc, #440]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002f66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f68:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002f6c:	2102      	movs	r1, #2
 8002f6e:	6019      	str	r1, [r3, #0]
 8002f70:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	fa93 f1a3 	rbit	r1, r3
 8002f7a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002f7e:	6019      	str	r1, [r3, #0]
  return result;
 8002f80:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	fab3 f383 	clz	r3, r3
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	2101      	movs	r1, #1
 8002f98:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1b2      	bne.n	8002f08 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa2:	1d3b      	adds	r3, r7, #4
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 8157 	beq.w	8003260 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb8:	4b59      	ldr	r3, [pc, #356]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d112      	bne.n	8002fea <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc4:	4b56      	ldr	r3, [pc, #344]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	4a55      	ldr	r2, [pc, #340]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fce:	61d3      	str	r3, [r2, #28]
 8002fd0:	4b53      	ldr	r3, [pc, #332]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002fd8:	f107 030c 	add.w	r3, r7, #12
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	f107 030c 	add.w	r3, r7, #12
 8002fe2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fea:	4b4f      	ldr	r3, [pc, #316]	; (8003128 <HAL_RCC_OscConfig+0x924>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d11a      	bne.n	800302c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ff6:	4b4c      	ldr	r3, [pc, #304]	; (8003128 <HAL_RCC_OscConfig+0x924>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a4b      	ldr	r2, [pc, #300]	; (8003128 <HAL_RCC_OscConfig+0x924>)
 8002ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003000:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003002:	f7fd fecd 	bl	8000da0 <HAL_GetTick>
 8003006:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300a:	e009      	b.n	8003020 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800300c:	f7fd fec8 	bl	8000da0 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b64      	cmp	r3, #100	; 0x64
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e2ff      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003020:	4b41      	ldr	r3, [pc, #260]	; (8003128 <HAL_RCC_OscConfig+0x924>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d0ef      	beq.n	800300c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800302c:	1d3b      	adds	r3, r7, #4
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d106      	bne.n	8003044 <HAL_RCC_OscConfig+0x840>
 8003036:	4b3a      	ldr	r3, [pc, #232]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	4a39      	ldr	r2, [pc, #228]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6213      	str	r3, [r2, #32]
 8003042:	e02f      	b.n	80030a4 <HAL_RCC_OscConfig+0x8a0>
 8003044:	1d3b      	adds	r3, r7, #4
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10c      	bne.n	8003068 <HAL_RCC_OscConfig+0x864>
 800304e:	4b34      	ldr	r3, [pc, #208]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	4a33      	ldr	r2, [pc, #204]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003054:	f023 0301 	bic.w	r3, r3, #1
 8003058:	6213      	str	r3, [r2, #32]
 800305a:	4b31      	ldr	r3, [pc, #196]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	4a30      	ldr	r2, [pc, #192]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003060:	f023 0304 	bic.w	r3, r3, #4
 8003064:	6213      	str	r3, [r2, #32]
 8003066:	e01d      	b.n	80030a4 <HAL_RCC_OscConfig+0x8a0>
 8003068:	1d3b      	adds	r3, r7, #4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	2b05      	cmp	r3, #5
 8003070:	d10c      	bne.n	800308c <HAL_RCC_OscConfig+0x888>
 8003072:	4b2b      	ldr	r3, [pc, #172]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	4a2a      	ldr	r2, [pc, #168]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003078:	f043 0304 	orr.w	r3, r3, #4
 800307c:	6213      	str	r3, [r2, #32]
 800307e:	4b28      	ldr	r3, [pc, #160]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	4a27      	ldr	r2, [pc, #156]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	6213      	str	r3, [r2, #32]
 800308a:	e00b      	b.n	80030a4 <HAL_RCC_OscConfig+0x8a0>
 800308c:	4b24      	ldr	r3, [pc, #144]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	4a23      	ldr	r2, [pc, #140]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	6213      	str	r3, [r2, #32]
 8003098:	4b21      	ldr	r3, [pc, #132]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	4a20      	ldr	r2, [pc, #128]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800309e:	f023 0304 	bic.w	r3, r3, #4
 80030a2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d06a      	beq.n	8003184 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ae:	f7fd fe77 	bl	8000da0 <HAL_GetTick>
 80030b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b6:	e00b      	b.n	80030d0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b8:	f7fd fe72 	bl	8000da0 <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e2a7      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 80030d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030d4:	2202      	movs	r2, #2
 80030d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	fa93 f2a3 	rbit	r2, r3
 80030e2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80030ec:	2202      	movs	r2, #2
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	fa93 f2a3 	rbit	r2, r3
 80030fa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80030fe:	601a      	str	r2, [r3, #0]
  return result;
 8003100:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003104:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003106:	fab3 f383 	clz	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	b2db      	uxtb	r3, r3
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d108      	bne.n	800312c <HAL_RCC_OscConfig+0x928>
 800311a:	4b01      	ldr	r3, [pc, #4]	; (8003120 <HAL_RCC_OscConfig+0x91c>)
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	e013      	b.n	8003148 <HAL_RCC_OscConfig+0x944>
 8003120:	40021000 	.word	0x40021000
 8003124:	10908120 	.word	0x10908120
 8003128:	40007000 	.word	0x40007000
 800312c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003130:	2202      	movs	r2, #2
 8003132:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	fa93 f2a3 	rbit	r2, r3
 800313e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	4bc0      	ldr	r3, [pc, #768]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800314c:	2102      	movs	r1, #2
 800314e:	6011      	str	r1, [r2, #0]
 8003150:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	fa92 f1a2 	rbit	r1, r2
 800315a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800315e:	6011      	str	r1, [r2, #0]
  return result;
 8003160:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	fab2 f282 	clz	r2, r2
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003170:	b2d2      	uxtb	r2, r2
 8003172:	f002 021f 	and.w	r2, r2, #31
 8003176:	2101      	movs	r1, #1
 8003178:	fa01 f202 	lsl.w	r2, r1, r2
 800317c:	4013      	ands	r3, r2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d09a      	beq.n	80030b8 <HAL_RCC_OscConfig+0x8b4>
 8003182:	e063      	b.n	800324c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003184:	f7fd fe0c 	bl	8000da0 <HAL_GetTick>
 8003188:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	e00b      	b.n	80031a6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fd fe07 	bl	8000da0 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	; 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e23c      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 80031a6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80031aa:	2202      	movs	r2, #2
 80031ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	fa93 f2a3 	rbit	r2, r3
 80031b8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80031c2:	2202      	movs	r2, #2
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	fa93 f2a3 	rbit	r2, r3
 80031d0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031d4:	601a      	str	r2, [r3, #0]
  return result;
 80031d6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031da:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031dc:	fab3 f383 	clz	r3, r3
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	f043 0302 	orr.w	r3, r3, #2
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d102      	bne.n	80031f6 <HAL_RCC_OscConfig+0x9f2>
 80031f0:	4b95      	ldr	r3, [pc, #596]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	e00d      	b.n	8003212 <HAL_RCC_OscConfig+0xa0e>
 80031f6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80031fa:	2202      	movs	r2, #2
 80031fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	fa93 f2a3 	rbit	r2, r3
 8003208:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	4b8e      	ldr	r3, [pc, #568]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003216:	2102      	movs	r1, #2
 8003218:	6011      	str	r1, [r2, #0]
 800321a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	fa92 f1a2 	rbit	r1, r2
 8003224:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003228:	6011      	str	r1, [r2, #0]
  return result;
 800322a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800322e:	6812      	ldr	r2, [r2, #0]
 8003230:	fab2 f282 	clz	r2, r2
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	f002 021f 	and.w	r2, r2, #31
 8003240:	2101      	movs	r1, #1
 8003242:	fa01 f202 	lsl.w	r2, r1, r2
 8003246:	4013      	ands	r3, r2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1a0      	bne.n	800318e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800324c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003250:	2b01      	cmp	r3, #1
 8003252:	d105      	bne.n	8003260 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003254:	4b7c      	ldr	r3, [pc, #496]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	4a7b      	ldr	r2, [pc, #492]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 800325a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800325e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003260:	1d3b      	adds	r3, r7, #4
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	2b00      	cmp	r3, #0
 8003268:	f000 81d9 	beq.w	800361e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800326c:	4b76      	ldr	r3, [pc, #472]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 030c 	and.w	r3, r3, #12
 8003274:	2b08      	cmp	r3, #8
 8003276:	f000 81a6 	beq.w	80035c6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800327a:	1d3b      	adds	r3, r7, #4
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2b02      	cmp	r3, #2
 8003282:	f040 811e 	bne.w	80034c2 <HAL_RCC_OscConfig+0xcbe>
 8003286:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800328a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800328e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	fa93 f2a3 	rbit	r2, r3
 800329a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800329e:	601a      	str	r2, [r3, #0]
  return result;
 80032a0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80032a4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	461a      	mov	r2, r3
 80032b8:	2300      	movs	r3, #0
 80032ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032bc:	f7fd fd70 	bl	8000da0 <HAL_GetTick>
 80032c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c4:	e009      	b.n	80032da <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032c6:	f7fd fd6b 	bl	8000da0 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e1a2      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 80032da:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80032de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	fa93 f2a3 	rbit	r2, r3
 80032ee:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80032f2:	601a      	str	r2, [r3, #0]
  return result;
 80032f4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80032f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032fa:	fab3 f383 	clz	r3, r3
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	b2db      	uxtb	r3, r3
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d102      	bne.n	8003314 <HAL_RCC_OscConfig+0xb10>
 800330e:	4b4e      	ldr	r3, [pc, #312]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	e01b      	b.n	800334c <HAL_RCC_OscConfig+0xb48>
 8003314:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003318:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800331c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	fa93 f2a3 	rbit	r2, r3
 8003328:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003332:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	fa93 f2a3 	rbit	r2, r3
 8003342:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	4b3f      	ldr	r3, [pc, #252]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003350:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003354:	6011      	str	r1, [r2, #0]
 8003356:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	fa92 f1a2 	rbit	r1, r2
 8003360:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003364:	6011      	str	r1, [r2, #0]
  return result;
 8003366:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	fab2 f282 	clz	r2, r2
 8003370:	b2d2      	uxtb	r2, r2
 8003372:	f042 0220 	orr.w	r2, r2, #32
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	f002 021f 	and.w	r2, r2, #31
 800337c:	2101      	movs	r1, #1
 800337e:	fa01 f202 	lsl.w	r2, r1, r2
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d19e      	bne.n	80032c6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003388:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 800338a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338c:	f023 020f 	bic.w	r2, r3, #15
 8003390:	1d3b      	adds	r3, r7, #4
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	492c      	ldr	r1, [pc, #176]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003398:	4313      	orrs	r3, r2
 800339a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800339c:	4b2a      	ldr	r3, [pc, #168]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6a19      	ldr	r1, [r3, #32]
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	4925      	ldr	r1, [pc, #148]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	604b      	str	r3, [r1, #4]
 80033b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80033bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	fa93 f2a3 	rbit	r2, r3
 80033cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80033d0:	601a      	str	r2, [r3, #0]
  return result;
 80033d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80033d6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033d8:	fab3 f383 	clz	r3, r3
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	461a      	mov	r2, r3
 80033ea:	2301      	movs	r3, #1
 80033ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ee:	f7fd fcd7 	bl	8000da0 <HAL_GetTick>
 80033f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033f6:	e009      	b.n	800340c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033f8:	f7fd fcd2 	bl	8000da0 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e109      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 800340c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003410:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003414:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003416:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	fa93 f2a3 	rbit	r2, r3
 8003420:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003424:	601a      	str	r2, [r3, #0]
  return result;
 8003426:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800342a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800342c:	fab3 f383 	clz	r3, r3
 8003430:	b2db      	uxtb	r3, r3
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b01      	cmp	r3, #1
 800343e:	d105      	bne.n	800344c <HAL_RCC_OscConfig+0xc48>
 8003440:	4b01      	ldr	r3, [pc, #4]	; (8003448 <HAL_RCC_OscConfig+0xc44>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	e01e      	b.n	8003484 <HAL_RCC_OscConfig+0xc80>
 8003446:	bf00      	nop
 8003448:	40021000 	.word	0x40021000
 800344c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003450:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003454:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003456:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	fa93 f2a3 	rbit	r2, r3
 8003460:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800346a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	fa93 f2a3 	rbit	r2, r3
 800347a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	4b6a      	ldr	r3, [pc, #424]	; (800362c <HAL_RCC_OscConfig+0xe28>)
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003488:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800348c:	6011      	str	r1, [r2, #0]
 800348e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	fa92 f1a2 	rbit	r1, r2
 8003498:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800349c:	6011      	str	r1, [r2, #0]
  return result;
 800349e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	fab2 f282 	clz	r2, r2
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	f042 0220 	orr.w	r2, r2, #32
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	f002 021f 	and.w	r2, r2, #31
 80034b4:	2101      	movs	r1, #1
 80034b6:	fa01 f202 	lsl.w	r2, r1, r2
 80034ba:	4013      	ands	r3, r2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d09b      	beq.n	80033f8 <HAL_RCC_OscConfig+0xbf4>
 80034c0:	e0ad      	b.n	800361e <HAL_RCC_OscConfig+0xe1a>
 80034c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	fa93 f2a3 	rbit	r2, r3
 80034d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80034da:	601a      	str	r2, [r3, #0]
  return result;
 80034dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80034e0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e2:	fab3 f383 	clz	r3, r3
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	461a      	mov	r2, r3
 80034f4:	2300      	movs	r3, #0
 80034f6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f8:	f7fd fc52 	bl	8000da0 <HAL_GetTick>
 80034fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003500:	e009      	b.n	8003516 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003502:	f7fd fc4d 	bl	8000da0 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e084      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
 8003516:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800351a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800351e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003520:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	fa93 f2a3 	rbit	r2, r3
 800352a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800352e:	601a      	str	r2, [r3, #0]
  return result;
 8003530:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003534:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003536:	fab3 f383 	clz	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	095b      	lsrs	r3, r3, #5
 800353e:	b2db      	uxtb	r3, r3
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b01      	cmp	r3, #1
 8003548:	d102      	bne.n	8003550 <HAL_RCC_OscConfig+0xd4c>
 800354a:	4b38      	ldr	r3, [pc, #224]	; (800362c <HAL_RCC_OscConfig+0xe28>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	e01b      	b.n	8003588 <HAL_RCC_OscConfig+0xd84>
 8003550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003554:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003558:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	fa93 f2a3 	rbit	r2, r3
 8003564:	f107 0320 	add.w	r3, r7, #32
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	f107 031c 	add.w	r3, r7, #28
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	fa93 f2a3 	rbit	r2, r3
 800357e:	f107 0318 	add.w	r3, r7, #24
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	4b29      	ldr	r3, [pc, #164]	; (800362c <HAL_RCC_OscConfig+0xe28>)
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	f107 0214 	add.w	r2, r7, #20
 800358c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003590:	6011      	str	r1, [r2, #0]
 8003592:	f107 0214 	add.w	r2, r7, #20
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	fa92 f1a2 	rbit	r1, r2
 800359c:	f107 0210 	add.w	r2, r7, #16
 80035a0:	6011      	str	r1, [r2, #0]
  return result;
 80035a2:	f107 0210 	add.w	r2, r7, #16
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	fab2 f282 	clz	r2, r2
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	f042 0220 	orr.w	r2, r2, #32
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	f002 021f 	and.w	r2, r2, #31
 80035b8:	2101      	movs	r1, #1
 80035ba:	fa01 f202 	lsl.w	r2, r1, r2
 80035be:	4013      	ands	r3, r2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d19e      	bne.n	8003502 <HAL_RCC_OscConfig+0xcfe>
 80035c4:	e02b      	b.n	800361e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e025      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035d4:	4b15      	ldr	r3, [pc, #84]	; (800362c <HAL_RCC_OscConfig+0xe28>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80035dc:	4b13      	ldr	r3, [pc, #76]	; (800362c <HAL_RCC_OscConfig+0xe28>)
 80035de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80035e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80035e8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80035ec:	1d3b      	adds	r3, r7, #4
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d111      	bne.n	800361a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80035f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80035fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003604:	429a      	cmp	r2, r3
 8003606:	d108      	bne.n	800361a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003608:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800360c:	f003 020f 	and.w	r2, r3, #15
 8003610:	1d3b      	adds	r3, r7, #4
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003616:	429a      	cmp	r2, r3
 8003618:	d001      	beq.n	800361e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000

08003630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b09e      	sub	sp, #120	; 0x78
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e162      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003648:	4b90      	ldr	r3, [pc, #576]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0307 	and.w	r3, r3, #7
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d910      	bls.n	8003678 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b8d      	ldr	r3, [pc, #564]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 0207 	bic.w	r2, r3, #7
 800365e:	498b      	ldr	r1, [pc, #556]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003666:	4b89      	ldr	r3, [pc, #548]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d001      	beq.n	8003678 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e14a      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d008      	beq.n	8003696 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003684:	4b82      	ldr	r3, [pc, #520]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	497f      	ldr	r1, [pc, #508]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 8003692:	4313      	orrs	r3, r2
 8003694:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 80dc 	beq.w	800385c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d13c      	bne.n	8003726 <HAL_RCC_ClockConfig+0xf6>
 80036ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036b0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036b4:	fa93 f3a3 	rbit	r3, r3
 80036b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80036ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036bc:	fab3 f383 	clz	r3, r3
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	095b      	lsrs	r3, r3, #5
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d102      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xa6>
 80036d0:	4b6f      	ldr	r3, [pc, #444]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	e00f      	b.n	80036f6 <HAL_RCC_ClockConfig+0xc6>
 80036d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036da:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036de:	fa93 f3a3 	rbit	r3, r3
 80036e2:	667b      	str	r3, [r7, #100]	; 0x64
 80036e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036e8:	663b      	str	r3, [r7, #96]	; 0x60
 80036ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036ec:	fa93 f3a3 	rbit	r3, r3
 80036f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036f2:	4b67      	ldr	r3, [pc, #412]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80036fa:	65ba      	str	r2, [r7, #88]	; 0x58
 80036fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036fe:	fa92 f2a2 	rbit	r2, r2
 8003702:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003704:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003706:	fab2 f282 	clz	r2, r2
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	f042 0220 	orr.w	r2, r2, #32
 8003710:	b2d2      	uxtb	r2, r2
 8003712:	f002 021f 	and.w	r2, r2, #31
 8003716:	2101      	movs	r1, #1
 8003718:	fa01 f202 	lsl.w	r2, r1, r2
 800371c:	4013      	ands	r3, r2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d17b      	bne.n	800381a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e0f3      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d13c      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x178>
 800372e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003732:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003734:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003736:	fa93 f3a3 	rbit	r3, r3
 800373a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800373c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800373e:	fab3 f383 	clz	r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	095b      	lsrs	r3, r3, #5
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b01      	cmp	r3, #1
 8003750:	d102      	bne.n	8003758 <HAL_RCC_ClockConfig+0x128>
 8003752:	4b4f      	ldr	r3, [pc, #316]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	e00f      	b.n	8003778 <HAL_RCC_ClockConfig+0x148>
 8003758:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800375c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800375e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003760:	fa93 f3a3 	rbit	r3, r3
 8003764:	647b      	str	r3, [r7, #68]	; 0x44
 8003766:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800376a:	643b      	str	r3, [r7, #64]	; 0x40
 800376c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800376e:	fa93 f3a3 	rbit	r3, r3
 8003772:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003774:	4b46      	ldr	r3, [pc, #280]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 8003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003778:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800377c:	63ba      	str	r2, [r7, #56]	; 0x38
 800377e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003780:	fa92 f2a2 	rbit	r2, r2
 8003784:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003786:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003788:	fab2 f282 	clz	r2, r2
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f042 0220 	orr.w	r2, r2, #32
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	f002 021f 	and.w	r2, r2, #31
 8003798:	2101      	movs	r1, #1
 800379a:	fa01 f202 	lsl.w	r2, r1, r2
 800379e:	4013      	ands	r3, r2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d13a      	bne.n	800381a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e0b2      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
 80037a8:	2302      	movs	r3, #2
 80037aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ae:	fa93 f3a3 	rbit	r3, r3
 80037b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80037b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b6:	fab3 f383 	clz	r3, r3
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	095b      	lsrs	r3, r3, #5
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	f043 0301 	orr.w	r3, r3, #1
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d102      	bne.n	80037d0 <HAL_RCC_ClockConfig+0x1a0>
 80037ca:	4b31      	ldr	r3, [pc, #196]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	e00d      	b.n	80037ec <HAL_RCC_ClockConfig+0x1bc>
 80037d0:	2302      	movs	r3, #2
 80037d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d6:	fa93 f3a3 	rbit	r3, r3
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
 80037dc:	2302      	movs	r3, #2
 80037de:	623b      	str	r3, [r7, #32]
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	61fb      	str	r3, [r7, #28]
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 80037ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ec:	2202      	movs	r2, #2
 80037ee:	61ba      	str	r2, [r7, #24]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	fa92 f2a2 	rbit	r2, r2
 80037f6:	617a      	str	r2, [r7, #20]
  return result;
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	fab2 f282 	clz	r2, r2
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	f042 0220 	orr.w	r2, r2, #32
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	f002 021f 	and.w	r2, r2, #31
 800380a:	2101      	movs	r1, #1
 800380c:	fa01 f202 	lsl.w	r2, r1, r2
 8003810:	4013      	ands	r3, r2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e079      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800381a:	4b1d      	ldr	r3, [pc, #116]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f023 0203 	bic.w	r2, r3, #3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	491a      	ldr	r1, [pc, #104]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800382c:	f7fd fab8 	bl	8000da0 <HAL_GetTick>
 8003830:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003832:	e00a      	b.n	800384a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003834:	f7fd fab4 	bl	8000da0 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003842:	4293      	cmp	r3, r2
 8003844:	d901      	bls.n	800384a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e061      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384a:	4b11      	ldr	r3, [pc, #68]	; (8003890 <HAL_RCC_ClockConfig+0x260>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f003 020c 	and.w	r2, r3, #12
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	429a      	cmp	r2, r3
 800385a:	d1eb      	bne.n	8003834 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d214      	bcs.n	8003894 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386a:	4b08      	ldr	r3, [pc, #32]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 0207 	bic.w	r2, r3, #7
 8003872:	4906      	ldr	r1, [pc, #24]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	4313      	orrs	r3, r2
 8003878:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800387a:	4b04      	ldr	r3, [pc, #16]	; (800388c <HAL_RCC_ClockConfig+0x25c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	429a      	cmp	r2, r3
 8003886:	d005      	beq.n	8003894 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e040      	b.n	800390e <HAL_RCC_ClockConfig+0x2de>
 800388c:	40022000 	.word	0x40022000
 8003890:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0304 	and.w	r3, r3, #4
 800389c:	2b00      	cmp	r3, #0
 800389e:	d008      	beq.n	80038b2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038a0:	4b1d      	ldr	r3, [pc, #116]	; (8003918 <HAL_RCC_ClockConfig+0x2e8>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	491a      	ldr	r1, [pc, #104]	; (8003918 <HAL_RCC_ClockConfig+0x2e8>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038be:	4b16      	ldr	r3, [pc, #88]	; (8003918 <HAL_RCC_ClockConfig+0x2e8>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4912      	ldr	r1, [pc, #72]	; (8003918 <HAL_RCC_ClockConfig+0x2e8>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80038d2:	f000 f829 	bl	8003928 <HAL_RCC_GetSysClockFreq>
 80038d6:	4601      	mov	r1, r0
 80038d8:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <HAL_RCC_ClockConfig+0x2e8>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038e0:	22f0      	movs	r2, #240	; 0xf0
 80038e2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	fa92 f2a2 	rbit	r2, r2
 80038ea:	60fa      	str	r2, [r7, #12]
  return result;
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	fab2 f282 	clz	r2, r2
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	40d3      	lsrs	r3, r2
 80038f6:	4a09      	ldr	r2, [pc, #36]	; (800391c <HAL_RCC_ClockConfig+0x2ec>)
 80038f8:	5cd3      	ldrb	r3, [r2, r3]
 80038fa:	fa21 f303 	lsr.w	r3, r1, r3
 80038fe:	4a08      	ldr	r2, [pc, #32]	; (8003920 <HAL_RCC_ClockConfig+0x2f0>)
 8003900:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003902:	4b08      	ldr	r3, [pc, #32]	; (8003924 <HAL_RCC_ClockConfig+0x2f4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f7fd fa06 	bl	8000d18 <HAL_InitTick>
  
  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3778      	adds	r7, #120	; 0x78
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000
 800391c:	08005c24 	.word	0x08005c24
 8003920:	20000000 	.word	0x20000000
 8003924:	20000004 	.word	0x20000004

08003928 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003928:	b480      	push	{r7}
 800392a:	b08b      	sub	sp, #44	; 0x2c
 800392c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800392e:	2300      	movs	r3, #0
 8003930:	61fb      	str	r3, [r7, #28]
 8003932:	2300      	movs	r3, #0
 8003934:	61bb      	str	r3, [r7, #24]
 8003936:	2300      	movs	r3, #0
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003942:	4b2a      	ldr	r3, [pc, #168]	; (80039ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f003 030c 	and.w	r3, r3, #12
 800394e:	2b04      	cmp	r3, #4
 8003950:	d002      	beq.n	8003958 <HAL_RCC_GetSysClockFreq+0x30>
 8003952:	2b08      	cmp	r3, #8
 8003954:	d003      	beq.n	800395e <HAL_RCC_GetSysClockFreq+0x36>
 8003956:	e03f      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003958:	4b25      	ldr	r3, [pc, #148]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800395a:	623b      	str	r3, [r7, #32]
      break;
 800395c:	e03f      	b.n	80039de <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003964:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003968:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	fa92 f2a2 	rbit	r2, r2
 8003970:	607a      	str	r2, [r7, #4]
  return result;
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	fab2 f282 	clz	r2, r2
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	40d3      	lsrs	r3, r2
 800397c:	4a1d      	ldr	r2, [pc, #116]	; (80039f4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800397e:	5cd3      	ldrb	r3, [r2, r3]
 8003980:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003982:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8003984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	220f      	movs	r2, #15
 800398c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	fa92 f2a2 	rbit	r2, r2
 8003994:	60fa      	str	r2, [r7, #12]
  return result;
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	fab2 f282 	clz	r2, r2
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	40d3      	lsrs	r3, r2
 80039a0:	4a15      	ldr	r2, [pc, #84]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80039a2:	5cd3      	ldrb	r3, [r2, r3]
 80039a4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d008      	beq.n	80039c2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039b0:	4a0f      	ldr	r2, [pc, #60]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
 80039c0:	e007      	b.n	80039d2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039c2:	4a0b      	ldr	r2, [pc, #44]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	fb02 f303 	mul.w	r3, r2, r3
 80039d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	623b      	str	r3, [r7, #32]
      break;
 80039d6:	e002      	b.n	80039de <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039d8:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80039da:	623b      	str	r3, [r7, #32]
      break;
 80039dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039de:	6a3b      	ldr	r3, [r7, #32]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	372c      	adds	r7, #44	; 0x2c
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	40021000 	.word	0x40021000
 80039f0:	007a1200 	.word	0x007a1200
 80039f4:	08005c3c 	.word	0x08005c3c
 80039f8:	08005c4c 	.word	0x08005c4c

080039fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a00:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a02:	681b      	ldr	r3, [r3, #0]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	20000000 	.word	0x20000000

08003a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003a1a:	f7ff ffef 	bl	80039fc <HAL_RCC_GetHCLKFreq>
 8003a1e:	4601      	mov	r1, r0
 8003a20:	4b0b      	ldr	r3, [pc, #44]	; (8003a50 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a28:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003a2c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	fa92 f2a2 	rbit	r2, r2
 8003a34:	603a      	str	r2, [r7, #0]
  return result;
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	fab2 f282 	clz	r2, r2
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	40d3      	lsrs	r3, r2
 8003a40:	4a04      	ldr	r2, [pc, #16]	; (8003a54 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003a42:	5cd3      	ldrb	r3, [r2, r3]
 8003a44:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40021000 	.word	0x40021000
 8003a54:	08005c34 	.word	0x08005c34

08003a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003a5e:	f7ff ffcd 	bl	80039fc <HAL_RCC_GetHCLKFreq>
 8003a62:	4601      	mov	r1, r0
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003a6c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003a70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	fa92 f2a2 	rbit	r2, r2
 8003a78:	603a      	str	r2, [r7, #0]
  return result;
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	fab2 f282 	clz	r2, r2
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	40d3      	lsrs	r3, r2
 8003a84:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000
 8003a98:	08005c34 	.word	0x08005c34

08003a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b092      	sub	sp, #72	; 0x48
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 80d7 	beq.w	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003aba:	2300      	movs	r3, #0
 8003abc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac0:	4b4e      	ldr	r3, [pc, #312]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10e      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003acc:	4b4b      	ldr	r3, [pc, #300]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	4a4a      	ldr	r2, [pc, #296]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ad6:	61d3      	str	r3, [r2, #28]
 8003ad8:	4b48      	ldr	r3, [pc, #288]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aea:	4b45      	ldr	r3, [pc, #276]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d118      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003af6:	4b42      	ldr	r3, [pc, #264]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a41      	ldr	r2, [pc, #260]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b02:	f7fd f94d 	bl	8000da0 <HAL_GetTick>
 8003b06:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b08:	e008      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0a:	f7fd f949 	bl	8000da0 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b64      	cmp	r3, #100	; 0x64
 8003b16:	d901      	bls.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e1d6      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b1c:	4b38      	ldr	r3, [pc, #224]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b28:	4b34      	ldr	r3, [pc, #208]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b30:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 8084 	beq.w	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d07c      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b48:	4b2c      	ldr	r3, [pc, #176]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b5a:	fa93 f3a3 	rbit	r3, r3
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b62:	fab3 f383 	clz	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	4b26      	ldr	r3, [pc, #152]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	461a      	mov	r2, r3
 8003b72:	2301      	movs	r3, #1
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7e:	fa93 f3a3 	rbit	r3, r3
 8003b82:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b86:	fab3 f383 	clz	r3, r3
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b90:	4413      	add	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	461a      	mov	r2, r3
 8003b96:	2300      	movs	r3, #0
 8003b98:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b9a:	4a18      	ldr	r2, [pc, #96]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b9e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d04b      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003baa:	f7fd f8f9 	bl	8000da0 <HAL_GetTick>
 8003bae:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fd f8f5 	bl	8000da0 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e180      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bce:	fa93 f3a3 	rbit	r3, r3
 8003bd2:	627b      	str	r3, [r7, #36]	; 0x24
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	623b      	str	r3, [r7, #32]
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	fa93 f3a3 	rbit	r3, r3
 8003bde:	61fb      	str	r3, [r7, #28]
  return result;
 8003be0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be2:	fab3 f383 	clz	r3, r3
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	095b      	lsrs	r3, r3, #5
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	f043 0302 	orr.w	r3, r3, #2
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d108      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003bf6:	4b01      	ldr	r3, [pc, #4]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	e00d      	b.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	40007000 	.word	0x40007000
 8003c04:	10908100 	.word	0x10908100
 8003c08:	2302      	movs	r3, #2
 8003c0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	fa93 f3a3 	rbit	r3, r3
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	4ba0      	ldr	r3, [pc, #640]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	2202      	movs	r2, #2
 8003c1a:	613a      	str	r2, [r7, #16]
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	fa92 f2a2 	rbit	r2, r2
 8003c22:	60fa      	str	r2, [r7, #12]
  return result;
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	fab2 f282 	clz	r2, r2
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	f002 021f 	and.w	r2, r2, #31
 8003c36:	2101      	movs	r1, #1
 8003c38:	fa01 f202 	lsl.w	r2, r1, r2
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0b7      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003c42:	4b95      	ldr	r3, [pc, #596]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4992      	ldr	r1, [pc, #584]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c54:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5c:	4b8e      	ldr	r3, [pc, #568]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	4a8d      	ldr	r2, [pc, #564]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c74:	4b88      	ldr	r3, [pc, #544]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c78:	f023 0203 	bic.w	r2, r3, #3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	4985      	ldr	r1, [pc, #532]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c92:	4b81      	ldr	r3, [pc, #516]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	497e      	ldr	r1, [pc, #504]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cb0:	4b79      	ldr	r3, [pc, #484]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	4976      	ldr	r1, [pc, #472]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0320 	and.w	r3, r3, #32
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cce:	4b72      	ldr	r3, [pc, #456]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f023 0210 	bic.w	r2, r3, #16
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	496f      	ldr	r1, [pc, #444]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003cec:	4b6a      	ldr	r3, [pc, #424]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	4967      	ldr	r1, [pc, #412]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d0a:	4b63      	ldr	r3, [pc, #396]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	f023 0220 	bic.w	r2, r3, #32
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	4960      	ldr	r1, [pc, #384]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d28:	4b5b      	ldr	r3, [pc, #364]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	4958      	ldr	r1, [pc, #352]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d46:	4b54      	ldr	r3, [pc, #336]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	4951      	ldr	r1, [pc, #324]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0310 	and.w	r3, r3, #16
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d64:	4b4c      	ldr	r3, [pc, #304]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	4949      	ldr	r1, [pc, #292]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d82:	4b45      	ldr	r3, [pc, #276]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	4942      	ldr	r1, [pc, #264]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003da0:	4b3d      	ldr	r3, [pc, #244]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dac:	493a      	ldr	r1, [pc, #232]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003dbe:	4b36      	ldr	r3, [pc, #216]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dca:	4933      	ldr	r1, [pc, #204]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ddc:	4b2e      	ldr	r3, [pc, #184]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de8:	492b      	ldr	r1, [pc, #172]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d008      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003dfa:	4b27      	ldr	r3, [pc, #156]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	4924      	ldr	r1, [pc, #144]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d008      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003e18:	4b1f      	ldr	r3, [pc, #124]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e24:	491c      	ldr	r1, [pc, #112]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d008      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003e36:	4b18      	ldr	r3, [pc, #96]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e42:	4915      	ldr	r1, [pc, #84]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d008      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003e54:	4b10      	ldr	r3, [pc, #64]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e58:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e60:	490d      	ldr	r1, [pc, #52]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d008      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003e72:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e7e:	4906      	ldr	r1, [pc, #24]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00c      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003e90:	4b01      	ldr	r3, [pc, #4]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e94:	e002      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003e96:	bf00      	nop
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea4:	490b      	ldr	r1, [pc, #44]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d008      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003eb6:	4b07      	ldr	r3, [pc, #28]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eba:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ec2:	4904      	ldr	r1, [pc, #16]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3748      	adds	r7, #72	; 0x48
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000

08003ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e01d      	b.n	8003f26 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d106      	bne.n	8003f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fc fd2e 	bl	8000960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3304      	adds	r3, #4
 8003f14:	4619      	mov	r1, r3
 8003f16:	4610      	mov	r0, r2
 8003f18:	f000 f8ee 	bl	80040f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
	...

08003f30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	4b0e      	ldr	r3, [pc, #56]	; (8003f80 <HAL_TIM_Base_Start+0x50>)
 8003f48:	4013      	ands	r3, r2
 8003f4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b06      	cmp	r3, #6
 8003f50:	d00b      	beq.n	8003f6a <HAL_TIM_Base_Start+0x3a>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f58:	d007      	beq.n	8003f6a <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	00010007 	.word	0x00010007

08003f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_TIM_ConfigClockSource+0x18>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e0a8      	b.n	80040ee <HAL_TIM_ConfigClockSource+0x16a>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2b40      	cmp	r3, #64	; 0x40
 8003fd6:	d067      	beq.n	80040a8 <HAL_TIM_ConfigClockSource+0x124>
 8003fd8:	2b40      	cmp	r3, #64	; 0x40
 8003fda:	d80b      	bhi.n	8003ff4 <HAL_TIM_ConfigClockSource+0x70>
 8003fdc:	2b10      	cmp	r3, #16
 8003fde:	d073      	beq.n	80040c8 <HAL_TIM_ConfigClockSource+0x144>
 8003fe0:	2b10      	cmp	r3, #16
 8003fe2:	d802      	bhi.n	8003fea <HAL_TIM_ConfigClockSource+0x66>
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d06f      	beq.n	80040c8 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003fe8:	e078      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003fea:	2b20      	cmp	r3, #32
 8003fec:	d06c      	beq.n	80040c8 <HAL_TIM_ConfigClockSource+0x144>
 8003fee:	2b30      	cmp	r3, #48	; 0x30
 8003ff0:	d06a      	beq.n	80040c8 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003ff2:	e073      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003ff4:	2b70      	cmp	r3, #112	; 0x70
 8003ff6:	d00d      	beq.n	8004014 <HAL_TIM_ConfigClockSource+0x90>
 8003ff8:	2b70      	cmp	r3, #112	; 0x70
 8003ffa:	d804      	bhi.n	8004006 <HAL_TIM_ConfigClockSource+0x82>
 8003ffc:	2b50      	cmp	r3, #80	; 0x50
 8003ffe:	d033      	beq.n	8004068 <HAL_TIM_ConfigClockSource+0xe4>
 8004000:	2b60      	cmp	r3, #96	; 0x60
 8004002:	d041      	beq.n	8004088 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8004004:	e06a      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004006:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800400a:	d066      	beq.n	80040da <HAL_TIM_ConfigClockSource+0x156>
 800400c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004010:	d017      	beq.n	8004042 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8004012:	e063      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6818      	ldr	r0, [r3, #0]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	6899      	ldr	r1, [r3, #8]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f000 f980 	bl	8004328 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004036:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	609a      	str	r2, [r3, #8]
      break;
 8004040:	e04c      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6899      	ldr	r1, [r3, #8]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f000 f969 	bl	8004328 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004064:	609a      	str	r2, [r3, #8]
      break;
 8004066:	e039      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6818      	ldr	r0, [r3, #0]
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	6859      	ldr	r1, [r3, #4]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	461a      	mov	r2, r3
 8004076:	f000 f8dd 	bl	8004234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2150      	movs	r1, #80	; 0x50
 8004080:	4618      	mov	r0, r3
 8004082:	f000 f936 	bl	80042f2 <TIM_ITRx_SetConfig>
      break;
 8004086:	e029      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	6859      	ldr	r1, [r3, #4]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	461a      	mov	r2, r3
 8004096:	f000 f8fc 	bl	8004292 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2160      	movs	r1, #96	; 0x60
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 f926 	bl	80042f2 <TIM_ITRx_SetConfig>
      break;
 80040a6:	e019      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6818      	ldr	r0, [r3, #0]
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	6859      	ldr	r1, [r3, #4]
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	461a      	mov	r2, r3
 80040b6:	f000 f8bd 	bl	8004234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2140      	movs	r1, #64	; 0x40
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 f916 	bl	80042f2 <TIM_ITRx_SetConfig>
      break;
 80040c6:	e009      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4619      	mov	r1, r3
 80040d2:	4610      	mov	r0, r2
 80040d4:	f000 f90d 	bl	80042f2 <TIM_ITRx_SetConfig>
      break;
 80040d8:	e000      	b.n	80040dc <HAL_TIM_ConfigClockSource+0x158>
      break;
 80040da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a42      	ldr	r2, [pc, #264]	; (8004214 <TIM_Base_SetConfig+0x11c>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d013      	beq.n	8004138 <TIM_Base_SetConfig+0x40>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004116:	d00f      	beq.n	8004138 <TIM_Base_SetConfig+0x40>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a3f      	ldr	r2, [pc, #252]	; (8004218 <TIM_Base_SetConfig+0x120>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d00b      	beq.n	8004138 <TIM_Base_SetConfig+0x40>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a3e      	ldr	r2, [pc, #248]	; (800421c <TIM_Base_SetConfig+0x124>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d007      	beq.n	8004138 <TIM_Base_SetConfig+0x40>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a3d      	ldr	r2, [pc, #244]	; (8004220 <TIM_Base_SetConfig+0x128>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_Base_SetConfig+0x40>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a3c      	ldr	r2, [pc, #240]	; (8004224 <TIM_Base_SetConfig+0x12c>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d108      	bne.n	800414a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a31      	ldr	r2, [pc, #196]	; (8004214 <TIM_Base_SetConfig+0x11c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d01f      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004158:	d01b      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a2e      	ldr	r2, [pc, #184]	; (8004218 <TIM_Base_SetConfig+0x120>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d017      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a2d      	ldr	r2, [pc, #180]	; (800421c <TIM_Base_SetConfig+0x124>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d013      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a2c      	ldr	r2, [pc, #176]	; (8004220 <TIM_Base_SetConfig+0x128>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00f      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a2c      	ldr	r2, [pc, #176]	; (8004228 <TIM_Base_SetConfig+0x130>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00b      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a2b      	ldr	r2, [pc, #172]	; (800422c <TIM_Base_SetConfig+0x134>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d007      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a2a      	ldr	r2, [pc, #168]	; (8004230 <TIM_Base_SetConfig+0x138>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d003      	beq.n	8004192 <TIM_Base_SetConfig+0x9a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a25      	ldr	r2, [pc, #148]	; (8004224 <TIM_Base_SetConfig+0x12c>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d108      	bne.n	80041a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a12      	ldr	r2, [pc, #72]	; (8004214 <TIM_Base_SetConfig+0x11c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d013      	beq.n	80041f8 <TIM_Base_SetConfig+0x100>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a13      	ldr	r2, [pc, #76]	; (8004220 <TIM_Base_SetConfig+0x128>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d00f      	beq.n	80041f8 <TIM_Base_SetConfig+0x100>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a13      	ldr	r2, [pc, #76]	; (8004228 <TIM_Base_SetConfig+0x130>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d00b      	beq.n	80041f8 <TIM_Base_SetConfig+0x100>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a12      	ldr	r2, [pc, #72]	; (800422c <TIM_Base_SetConfig+0x134>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d007      	beq.n	80041f8 <TIM_Base_SetConfig+0x100>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a11      	ldr	r2, [pc, #68]	; (8004230 <TIM_Base_SetConfig+0x138>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d003      	beq.n	80041f8 <TIM_Base_SetConfig+0x100>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a0c      	ldr	r2, [pc, #48]	; (8004224 <TIM_Base_SetConfig+0x12c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d103      	bne.n	8004200 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	615a      	str	r2, [r3, #20]
}
 8004206:	bf00      	nop
 8004208:	3714      	adds	r7, #20
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40012c00 	.word	0x40012c00
 8004218:	40000400 	.word	0x40000400
 800421c:	40000800 	.word	0x40000800
 8004220:	40013400 	.word	0x40013400
 8004224:	40015000 	.word	0x40015000
 8004228:	40014000 	.word	0x40014000
 800422c:	40014400 	.word	0x40014400
 8004230:	40014800 	.word	0x40014800

08004234 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	f023 0201 	bic.w	r2, r3, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800425e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f023 030a 	bic.w	r3, r3, #10
 8004270:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4313      	orrs	r3, r2
 8004278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	621a      	str	r2, [r3, #32]
}
 8004286:	bf00      	nop
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004292:	b480      	push	{r7}
 8004294:	b087      	sub	sp, #28
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	f023 0210 	bic.w	r2, r3, #16
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	031b      	lsls	r3, r3, #12
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	621a      	str	r2, [r3, #32]
}
 80042e6:	bf00      	nop
 80042e8:	371c      	adds	r7, #28
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b085      	sub	sp, #20
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004308:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	f043 0307 	orr.w	r3, r3, #7
 8004314:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	609a      	str	r2, [r3, #8]
}
 800431c:	bf00      	nop
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
 8004334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	021a      	lsls	r2, r3, #8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	431a      	orrs	r2, r3
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	4313      	orrs	r3, r2
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	609a      	str	r2, [r3, #8]
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800437c:	2302      	movs	r3, #2
 800437e:	e06d      	b.n	800445c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a30      	ldr	r2, [pc, #192]	; (8004468 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d009      	beq.n	80043be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2f      	ldr	r2, [pc, #188]	; (800446c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d004      	beq.n	80043be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2d      	ldr	r2, [pc, #180]	; (8004470 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d108      	bne.n	80043d0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80043c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a1e      	ldr	r2, [pc, #120]	; (8004468 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d01d      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043fc:	d018      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a1c      	ldr	r2, [pc, #112]	; (8004474 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d013      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1a      	ldr	r2, [pc, #104]	; (8004478 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00e      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a15      	ldr	r2, [pc, #84]	; (800446c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d009      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a16      	ldr	r2, [pc, #88]	; (800447c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a11      	ldr	r2, [pc, #68]	; (8004470 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d10c      	bne.n	800444a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004436:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	4313      	orrs	r3, r2
 8004440:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	40012c00 	.word	0x40012c00
 800446c:	40013400 	.word	0x40013400
 8004470:	40015000 	.word	0x40015000
 8004474:	40000400 	.word	0x40000400
 8004478:	40000800 	.word	0x40000800
 800447c:	40014000 	.word	0x40014000

08004480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e040      	b.n	8004514 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004496:	2b00      	cmp	r3, #0
 8004498:	d106      	bne.n	80044a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7fc fac2 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2224      	movs	r2, #36	; 0x24
 80044ac:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0201 	bic.w	r2, r2, #1
 80044bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f8c0 	bl	8004644 <UART_SetConfig>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d101      	bne.n	80044ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e022      	b.n	8004514 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 face 	bl	8004a78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fb55 	bl	8004bbc <UART_CheckIdleState>
 8004512:	4603      	mov	r3, r0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b08a      	sub	sp, #40	; 0x28
 8004520:	af02      	add	r7, sp, #8
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	603b      	str	r3, [r7, #0]
 8004528:	4613      	mov	r3, r2
 800452a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004530:	2b20      	cmp	r3, #32
 8004532:	f040 8081 	bne.w	8004638 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d002      	beq.n	8004542 <HAL_UART_Transmit+0x26>
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e079      	b.n	800463a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_UART_Transmit+0x38>
 8004550:	2302      	movs	r3, #2
 8004552:	e072      	b.n	800463a <HAL_UART_Transmit+0x11e>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2221      	movs	r2, #33	; 0x21
 8004566:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004568:	f7fc fc1a 	bl	8000da0 <HAL_GetTick>
 800456c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	88fa      	ldrh	r2, [r7, #6]
 8004572:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	88fa      	ldrh	r2, [r7, #6]
 800457a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004586:	d108      	bne.n	800459a <HAL_UART_Transmit+0x7e>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d104      	bne.n	800459a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004590:	2300      	movs	r3, #0
 8004592:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	61bb      	str	r3, [r7, #24]
 8004598:	e003      	b.n	80045a2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045a2:	e02d      	b.n	8004600 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2200      	movs	r2, #0
 80045ac:	2180      	movs	r1, #128	; 0x80
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 fb49 	bl	8004c46 <UART_WaitOnFlagUntilTimeout>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e03d      	b.n	800463a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10b      	bne.n	80045dc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	881a      	ldrh	r2, [r3, #0]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045d0:	b292      	uxth	r2, r2
 80045d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	3302      	adds	r3, #2
 80045d8:	61bb      	str	r3, [r7, #24]
 80045da:	e008      	b.n	80045ee <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	781a      	ldrb	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	b292      	uxth	r2, r2
 80045e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	3301      	adds	r3, #1
 80045ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	3b01      	subs	r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1cb      	bne.n	80045a4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	2200      	movs	r2, #0
 8004614:	2140      	movs	r1, #64	; 0x40
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 fb15 	bl	8004c46 <UART_WaitOnFlagUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e009      	b.n	800463a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2220      	movs	r2, #32
 800462a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004634:	2300      	movs	r3, #0
 8004636:	e000      	b.n	800463a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004638:	2302      	movs	r3, #2
  }
}
 800463a:	4618      	mov	r0, r3
 800463c:	3720      	adds	r7, #32
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800464c:	2300      	movs	r3, #0
 800464e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004650:	2300      	movs	r3, #0
 8004652:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	431a      	orrs	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	4313      	orrs	r3, r2
 800466a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4bac      	ldr	r3, [pc, #688]	; (8004924 <UART_SetConfig+0x2e0>)
 8004674:	4013      	ands	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6812      	ldr	r2, [r2, #0]
 800467a:	6939      	ldr	r1, [r7, #16]
 800467c:	430b      	orrs	r3, r1
 800467e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a9a      	ldr	r2, [pc, #616]	; (8004928 <UART_SetConfig+0x2e4>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d121      	bne.n	8004708 <UART_SetConfig+0xc4>
 80046c4:	4b99      	ldr	r3, [pc, #612]	; (800492c <UART_SetConfig+0x2e8>)
 80046c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c8:	f003 0303 	and.w	r3, r3, #3
 80046cc:	2b03      	cmp	r3, #3
 80046ce:	d817      	bhi.n	8004700 <UART_SetConfig+0xbc>
 80046d0:	a201      	add	r2, pc, #4	; (adr r2, 80046d8 <UART_SetConfig+0x94>)
 80046d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d6:	bf00      	nop
 80046d8:	080046e9 	.word	0x080046e9
 80046dc:	080046f5 	.word	0x080046f5
 80046e0:	080046fb 	.word	0x080046fb
 80046e4:	080046ef 	.word	0x080046ef
 80046e8:	2301      	movs	r3, #1
 80046ea:	77fb      	strb	r3, [r7, #31]
 80046ec:	e0b2      	b.n	8004854 <UART_SetConfig+0x210>
 80046ee:	2302      	movs	r3, #2
 80046f0:	77fb      	strb	r3, [r7, #31]
 80046f2:	e0af      	b.n	8004854 <UART_SetConfig+0x210>
 80046f4:	2304      	movs	r3, #4
 80046f6:	77fb      	strb	r3, [r7, #31]
 80046f8:	e0ac      	b.n	8004854 <UART_SetConfig+0x210>
 80046fa:	2308      	movs	r3, #8
 80046fc:	77fb      	strb	r3, [r7, #31]
 80046fe:	e0a9      	b.n	8004854 <UART_SetConfig+0x210>
 8004700:	2310      	movs	r3, #16
 8004702:	77fb      	strb	r3, [r7, #31]
 8004704:	bf00      	nop
 8004706:	e0a5      	b.n	8004854 <UART_SetConfig+0x210>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a88      	ldr	r2, [pc, #544]	; (8004930 <UART_SetConfig+0x2ec>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d123      	bne.n	800475a <UART_SetConfig+0x116>
 8004712:	4b86      	ldr	r3, [pc, #536]	; (800492c <UART_SetConfig+0x2e8>)
 8004714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004716:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800471a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800471e:	d012      	beq.n	8004746 <UART_SetConfig+0x102>
 8004720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004724:	d802      	bhi.n	800472c <UART_SetConfig+0xe8>
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <UART_SetConfig+0xf6>
 800472a:	e012      	b.n	8004752 <UART_SetConfig+0x10e>
 800472c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004730:	d00c      	beq.n	800474c <UART_SetConfig+0x108>
 8004732:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004736:	d003      	beq.n	8004740 <UART_SetConfig+0xfc>
 8004738:	e00b      	b.n	8004752 <UART_SetConfig+0x10e>
 800473a:	2300      	movs	r3, #0
 800473c:	77fb      	strb	r3, [r7, #31]
 800473e:	e089      	b.n	8004854 <UART_SetConfig+0x210>
 8004740:	2302      	movs	r3, #2
 8004742:	77fb      	strb	r3, [r7, #31]
 8004744:	e086      	b.n	8004854 <UART_SetConfig+0x210>
 8004746:	2304      	movs	r3, #4
 8004748:	77fb      	strb	r3, [r7, #31]
 800474a:	e083      	b.n	8004854 <UART_SetConfig+0x210>
 800474c:	2308      	movs	r3, #8
 800474e:	77fb      	strb	r3, [r7, #31]
 8004750:	e080      	b.n	8004854 <UART_SetConfig+0x210>
 8004752:	2310      	movs	r3, #16
 8004754:	77fb      	strb	r3, [r7, #31]
 8004756:	bf00      	nop
 8004758:	e07c      	b.n	8004854 <UART_SetConfig+0x210>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a75      	ldr	r2, [pc, #468]	; (8004934 <UART_SetConfig+0x2f0>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d123      	bne.n	80047ac <UART_SetConfig+0x168>
 8004764:	4b71      	ldr	r3, [pc, #452]	; (800492c <UART_SetConfig+0x2e8>)
 8004766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004768:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800476c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004770:	d012      	beq.n	8004798 <UART_SetConfig+0x154>
 8004772:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004776:	d802      	bhi.n	800477e <UART_SetConfig+0x13a>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d007      	beq.n	800478c <UART_SetConfig+0x148>
 800477c:	e012      	b.n	80047a4 <UART_SetConfig+0x160>
 800477e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004782:	d00c      	beq.n	800479e <UART_SetConfig+0x15a>
 8004784:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004788:	d003      	beq.n	8004792 <UART_SetConfig+0x14e>
 800478a:	e00b      	b.n	80047a4 <UART_SetConfig+0x160>
 800478c:	2300      	movs	r3, #0
 800478e:	77fb      	strb	r3, [r7, #31]
 8004790:	e060      	b.n	8004854 <UART_SetConfig+0x210>
 8004792:	2302      	movs	r3, #2
 8004794:	77fb      	strb	r3, [r7, #31]
 8004796:	e05d      	b.n	8004854 <UART_SetConfig+0x210>
 8004798:	2304      	movs	r3, #4
 800479a:	77fb      	strb	r3, [r7, #31]
 800479c:	e05a      	b.n	8004854 <UART_SetConfig+0x210>
 800479e:	2308      	movs	r3, #8
 80047a0:	77fb      	strb	r3, [r7, #31]
 80047a2:	e057      	b.n	8004854 <UART_SetConfig+0x210>
 80047a4:	2310      	movs	r3, #16
 80047a6:	77fb      	strb	r3, [r7, #31]
 80047a8:	bf00      	nop
 80047aa:	e053      	b.n	8004854 <UART_SetConfig+0x210>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a61      	ldr	r2, [pc, #388]	; (8004938 <UART_SetConfig+0x2f4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d123      	bne.n	80047fe <UART_SetConfig+0x1ba>
 80047b6:	4b5d      	ldr	r3, [pc, #372]	; (800492c <UART_SetConfig+0x2e8>)
 80047b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80047be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047c2:	d012      	beq.n	80047ea <UART_SetConfig+0x1a6>
 80047c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047c8:	d802      	bhi.n	80047d0 <UART_SetConfig+0x18c>
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d007      	beq.n	80047de <UART_SetConfig+0x19a>
 80047ce:	e012      	b.n	80047f6 <UART_SetConfig+0x1b2>
 80047d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047d4:	d00c      	beq.n	80047f0 <UART_SetConfig+0x1ac>
 80047d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80047da:	d003      	beq.n	80047e4 <UART_SetConfig+0x1a0>
 80047dc:	e00b      	b.n	80047f6 <UART_SetConfig+0x1b2>
 80047de:	2300      	movs	r3, #0
 80047e0:	77fb      	strb	r3, [r7, #31]
 80047e2:	e037      	b.n	8004854 <UART_SetConfig+0x210>
 80047e4:	2302      	movs	r3, #2
 80047e6:	77fb      	strb	r3, [r7, #31]
 80047e8:	e034      	b.n	8004854 <UART_SetConfig+0x210>
 80047ea:	2304      	movs	r3, #4
 80047ec:	77fb      	strb	r3, [r7, #31]
 80047ee:	e031      	b.n	8004854 <UART_SetConfig+0x210>
 80047f0:	2308      	movs	r3, #8
 80047f2:	77fb      	strb	r3, [r7, #31]
 80047f4:	e02e      	b.n	8004854 <UART_SetConfig+0x210>
 80047f6:	2310      	movs	r3, #16
 80047f8:	77fb      	strb	r3, [r7, #31]
 80047fa:	bf00      	nop
 80047fc:	e02a      	b.n	8004854 <UART_SetConfig+0x210>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a4e      	ldr	r2, [pc, #312]	; (800493c <UART_SetConfig+0x2f8>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d123      	bne.n	8004850 <UART_SetConfig+0x20c>
 8004808:	4b48      	ldr	r3, [pc, #288]	; (800492c <UART_SetConfig+0x2e8>)
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004810:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004814:	d012      	beq.n	800483c <UART_SetConfig+0x1f8>
 8004816:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800481a:	d802      	bhi.n	8004822 <UART_SetConfig+0x1de>
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <UART_SetConfig+0x1ec>
 8004820:	e012      	b.n	8004848 <UART_SetConfig+0x204>
 8004822:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004826:	d00c      	beq.n	8004842 <UART_SetConfig+0x1fe>
 8004828:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800482c:	d003      	beq.n	8004836 <UART_SetConfig+0x1f2>
 800482e:	e00b      	b.n	8004848 <UART_SetConfig+0x204>
 8004830:	2300      	movs	r3, #0
 8004832:	77fb      	strb	r3, [r7, #31]
 8004834:	e00e      	b.n	8004854 <UART_SetConfig+0x210>
 8004836:	2302      	movs	r3, #2
 8004838:	77fb      	strb	r3, [r7, #31]
 800483a:	e00b      	b.n	8004854 <UART_SetConfig+0x210>
 800483c:	2304      	movs	r3, #4
 800483e:	77fb      	strb	r3, [r7, #31]
 8004840:	e008      	b.n	8004854 <UART_SetConfig+0x210>
 8004842:	2308      	movs	r3, #8
 8004844:	77fb      	strb	r3, [r7, #31]
 8004846:	e005      	b.n	8004854 <UART_SetConfig+0x210>
 8004848:	2310      	movs	r3, #16
 800484a:	77fb      	strb	r3, [r7, #31]
 800484c:	bf00      	nop
 800484e:	e001      	b.n	8004854 <UART_SetConfig+0x210>
 8004850:	2310      	movs	r3, #16
 8004852:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	69db      	ldr	r3, [r3, #28]
 8004858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800485c:	f040 8090 	bne.w	8004980 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8004860:	7ffb      	ldrb	r3, [r7, #31]
 8004862:	2b08      	cmp	r3, #8
 8004864:	d86c      	bhi.n	8004940 <UART_SetConfig+0x2fc>
 8004866:	a201      	add	r2, pc, #4	; (adr r2, 800486c <UART_SetConfig+0x228>)
 8004868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486c:	08004891 	.word	0x08004891
 8004870:	080048b1 	.word	0x080048b1
 8004874:	080048d1 	.word	0x080048d1
 8004878:	08004941 	.word	0x08004941
 800487c:	080048ed 	.word	0x080048ed
 8004880:	08004941 	.word	0x08004941
 8004884:	08004941 	.word	0x08004941
 8004888:	08004941 	.word	0x08004941
 800488c:	0800490d 	.word	0x0800490d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004890:	f7ff f8c0 	bl	8003a14 <HAL_RCC_GetPCLK1Freq>
 8004894:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	005a      	lsls	r2, r3, #1
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	085b      	lsrs	r3, r3, #1
 80048a0:	441a      	add	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	61bb      	str	r3, [r7, #24]
        break;
 80048ae:	e04a      	b.n	8004946 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b0:	f7ff f8d2 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 80048b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	005a      	lsls	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	085b      	lsrs	r3, r3, #1
 80048c0:	441a      	add	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	61bb      	str	r3, [r7, #24]
        break;
 80048ce:	e03a      	b.n	8004946 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	085b      	lsrs	r3, r3, #1
 80048d6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80048da:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6852      	ldr	r2, [r2, #4]
 80048e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	61bb      	str	r3, [r7, #24]
        break;
 80048ea:	e02c      	b.n	8004946 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ec:	f7ff f81c 	bl	8003928 <HAL_RCC_GetSysClockFreq>
 80048f0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	005a      	lsls	r2, r3, #1
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	085b      	lsrs	r3, r3, #1
 80048fc:	441a      	add	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	fbb2 f3f3 	udiv	r3, r2, r3
 8004906:	b29b      	uxth	r3, r3
 8004908:	61bb      	str	r3, [r7, #24]
        break;
 800490a:	e01c      	b.n	8004946 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	b29b      	uxth	r3, r3
 8004920:	61bb      	str	r3, [r7, #24]
        break;
 8004922:	e010      	b.n	8004946 <UART_SetConfig+0x302>
 8004924:	efff69f3 	.word	0xefff69f3
 8004928:	40013800 	.word	0x40013800
 800492c:	40021000 	.word	0x40021000
 8004930:	40004400 	.word	0x40004400
 8004934:	40004800 	.word	0x40004800
 8004938:	40004c00 	.word	0x40004c00
 800493c:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	75fb      	strb	r3, [r7, #23]
        break;
 8004944:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	2b0f      	cmp	r3, #15
 800494a:	d916      	bls.n	800497a <UART_SetConfig+0x336>
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004952:	d212      	bcs.n	800497a <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	b29b      	uxth	r3, r3
 8004958:	f023 030f 	bic.w	r3, r3, #15
 800495c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	085b      	lsrs	r3, r3, #1
 8004962:	b29b      	uxth	r3, r3
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	b29a      	uxth	r2, r3
 800496a:	897b      	ldrh	r3, [r7, #10]
 800496c:	4313      	orrs	r3, r2
 800496e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	897a      	ldrh	r2, [r7, #10]
 8004976:	60da      	str	r2, [r3, #12]
 8004978:	e072      	b.n	8004a60 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	75fb      	strb	r3, [r7, #23]
 800497e:	e06f      	b.n	8004a60 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8004980:	7ffb      	ldrb	r3, [r7, #31]
 8004982:	2b08      	cmp	r3, #8
 8004984:	d85b      	bhi.n	8004a3e <UART_SetConfig+0x3fa>
 8004986:	a201      	add	r2, pc, #4	; (adr r2, 800498c <UART_SetConfig+0x348>)
 8004988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498c:	080049b1 	.word	0x080049b1
 8004990:	080049cf 	.word	0x080049cf
 8004994:	080049ed 	.word	0x080049ed
 8004998:	08004a3f 	.word	0x08004a3f
 800499c:	08004a09 	.word	0x08004a09
 80049a0:	08004a3f 	.word	0x08004a3f
 80049a4:	08004a3f 	.word	0x08004a3f
 80049a8:	08004a3f 	.word	0x08004a3f
 80049ac:	08004a27 	.word	0x08004a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049b0:	f7ff f830 	bl	8003a14 <HAL_RCC_GetPCLK1Freq>
 80049b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	085a      	lsrs	r2, r3, #1
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	441a      	add	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	61bb      	str	r3, [r7, #24]
        break;
 80049cc:	e03a      	b.n	8004a44 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049ce:	f7ff f843 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 80049d2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	085a      	lsrs	r2, r3, #1
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	441a      	add	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	61bb      	str	r3, [r7, #24]
        break;
 80049ea:	e02b      	b.n	8004a44 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	085b      	lsrs	r3, r3, #1
 80049f2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80049f6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6852      	ldr	r2, [r2, #4]
 80049fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	61bb      	str	r3, [r7, #24]
        break;
 8004a06:	e01d      	b.n	8004a44 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a08:	f7fe ff8e 	bl	8003928 <HAL_RCC_GetSysClockFreq>
 8004a0c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	085a      	lsrs	r2, r3, #1
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	441a      	add	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	61bb      	str	r3, [r7, #24]
        break;
 8004a24:	e00e      	b.n	8004a44 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	085b      	lsrs	r3, r3, #1
 8004a2c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	61bb      	str	r3, [r7, #24]
        break;
 8004a3c:	e002      	b.n	8004a44 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	75fb      	strb	r3, [r7, #23]
        break;
 8004a42:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b0f      	cmp	r3, #15
 8004a48:	d908      	bls.n	8004a5c <UART_SetConfig+0x418>
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a50:	d204      	bcs.n	8004a5c <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	60da      	str	r2, [r3, #12]
 8004a5a:	e001      	b.n	8004a60 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop

08004a78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	430a      	orrs	r2, r1
 8004aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	f003 0310 	and.w	r3, r3, #16
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d01a      	beq.n	8004b8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b76:	d10a      	bne.n	8004b8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	605a      	str	r2, [r3, #4]
  }
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004bca:	f7fc f8e9 	bl	8000da0 <HAL_GetTick>
 8004bce:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d10e      	bne.n	8004bfc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bde:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f82a 	bl	8004c46 <UART_WaitOnFlagUntilTimeout>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e020      	b.n	8004c3e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d10e      	bne.n	8004c28 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c0e:	9300      	str	r3, [sp, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f814 	bl	8004c46 <UART_WaitOnFlagUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e00a      	b.n	8004c3e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2220      	movs	r2, #32
 8004c32:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	603b      	str	r3, [r7, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c56:	e05d      	b.n	8004d14 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c5e:	d059      	beq.n	8004d14 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c60:	f7fc f89e 	bl	8000da0 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d302      	bcc.n	8004c76 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d11b      	bne.n	8004cae <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c84:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0201 	bic.w	r2, r2, #1
 8004c94:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e042      	b.n	8004d34 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d02b      	beq.n	8004d14 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cca:	d123      	bne.n	8004d14 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cd4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ce4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0201 	bic.w	r2, r2, #1
 8004cf4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2220      	movs	r2, #32
 8004d06:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e00f      	b.n	8004d34 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	69da      	ldr	r2, [r3, #28]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	68ba      	ldr	r2, [r7, #8]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	bf0c      	ite	eq
 8004d24:	2301      	moveq	r3, #1
 8004d26:	2300      	movne	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	79fb      	ldrb	r3, [r7, #7]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d092      	beq.n	8004c58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <__errno>:
 8004d3c:	4b01      	ldr	r3, [pc, #4]	; (8004d44 <__errno+0x8>)
 8004d3e:	6818      	ldr	r0, [r3, #0]
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	2000000c 	.word	0x2000000c

08004d48 <__libc_init_array>:
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	4e0d      	ldr	r6, [pc, #52]	; (8004d80 <__libc_init_array+0x38>)
 8004d4c:	4c0d      	ldr	r4, [pc, #52]	; (8004d84 <__libc_init_array+0x3c>)
 8004d4e:	1ba4      	subs	r4, r4, r6
 8004d50:	10a4      	asrs	r4, r4, #2
 8004d52:	2500      	movs	r5, #0
 8004d54:	42a5      	cmp	r5, r4
 8004d56:	d109      	bne.n	8004d6c <__libc_init_array+0x24>
 8004d58:	4e0b      	ldr	r6, [pc, #44]	; (8004d88 <__libc_init_array+0x40>)
 8004d5a:	4c0c      	ldr	r4, [pc, #48]	; (8004d8c <__libc_init_array+0x44>)
 8004d5c:	f000 ff10 	bl	8005b80 <_init>
 8004d60:	1ba4      	subs	r4, r4, r6
 8004d62:	10a4      	asrs	r4, r4, #2
 8004d64:	2500      	movs	r5, #0
 8004d66:	42a5      	cmp	r5, r4
 8004d68:	d105      	bne.n	8004d76 <__libc_init_array+0x2e>
 8004d6a:	bd70      	pop	{r4, r5, r6, pc}
 8004d6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d70:	4798      	blx	r3
 8004d72:	3501      	adds	r5, #1
 8004d74:	e7ee      	b.n	8004d54 <__libc_init_array+0xc>
 8004d76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d7a:	4798      	blx	r3
 8004d7c:	3501      	adds	r5, #1
 8004d7e:	e7f2      	b.n	8004d66 <__libc_init_array+0x1e>
 8004d80:	08005cf4 	.word	0x08005cf4
 8004d84:	08005cf4 	.word	0x08005cf4
 8004d88:	08005cf4 	.word	0x08005cf4
 8004d8c:	08005cf8 	.word	0x08005cf8

08004d90 <memcpy>:
 8004d90:	b510      	push	{r4, lr}
 8004d92:	1e43      	subs	r3, r0, #1
 8004d94:	440a      	add	r2, r1
 8004d96:	4291      	cmp	r1, r2
 8004d98:	d100      	bne.n	8004d9c <memcpy+0xc>
 8004d9a:	bd10      	pop	{r4, pc}
 8004d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004da4:	e7f7      	b.n	8004d96 <memcpy+0x6>

08004da6 <memset>:
 8004da6:	4402      	add	r2, r0
 8004da8:	4603      	mov	r3, r0
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d100      	bne.n	8004db0 <memset+0xa>
 8004dae:	4770      	bx	lr
 8004db0:	f803 1b01 	strb.w	r1, [r3], #1
 8004db4:	e7f9      	b.n	8004daa <memset+0x4>
	...

08004db8 <iprintf>:
 8004db8:	b40f      	push	{r0, r1, r2, r3}
 8004dba:	4b0a      	ldr	r3, [pc, #40]	; (8004de4 <iprintf+0x2c>)
 8004dbc:	b513      	push	{r0, r1, r4, lr}
 8004dbe:	681c      	ldr	r4, [r3, #0]
 8004dc0:	b124      	cbz	r4, 8004dcc <iprintf+0x14>
 8004dc2:	69a3      	ldr	r3, [r4, #24]
 8004dc4:	b913      	cbnz	r3, 8004dcc <iprintf+0x14>
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f000 f84e 	bl	8004e68 <__sinit>
 8004dcc:	ab05      	add	r3, sp, #20
 8004dce:	9a04      	ldr	r2, [sp, #16]
 8004dd0:	68a1      	ldr	r1, [r4, #8]
 8004dd2:	9301      	str	r3, [sp, #4]
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	f000 f955 	bl	8005084 <_vfiprintf_r>
 8004dda:	b002      	add	sp, #8
 8004ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de0:	b004      	add	sp, #16
 8004de2:	4770      	bx	lr
 8004de4:	2000000c 	.word	0x2000000c

08004de8 <std>:
 8004de8:	2300      	movs	r3, #0
 8004dea:	b510      	push	{r4, lr}
 8004dec:	4604      	mov	r4, r0
 8004dee:	e9c0 3300 	strd	r3, r3, [r0]
 8004df2:	6083      	str	r3, [r0, #8]
 8004df4:	8181      	strh	r1, [r0, #12]
 8004df6:	6643      	str	r3, [r0, #100]	; 0x64
 8004df8:	81c2      	strh	r2, [r0, #14]
 8004dfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004dfe:	6183      	str	r3, [r0, #24]
 8004e00:	4619      	mov	r1, r3
 8004e02:	2208      	movs	r2, #8
 8004e04:	305c      	adds	r0, #92	; 0x5c
 8004e06:	f7ff ffce 	bl	8004da6 <memset>
 8004e0a:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <std+0x38>)
 8004e0c:	6263      	str	r3, [r4, #36]	; 0x24
 8004e0e:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <std+0x3c>)
 8004e10:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e12:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <std+0x40>)
 8004e14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <std+0x44>)
 8004e18:	6224      	str	r4, [r4, #32]
 8004e1a:	6323      	str	r3, [r4, #48]	; 0x30
 8004e1c:	bd10      	pop	{r4, pc}
 8004e1e:	bf00      	nop
 8004e20:	080055e1 	.word	0x080055e1
 8004e24:	08005603 	.word	0x08005603
 8004e28:	0800563b 	.word	0x0800563b
 8004e2c:	0800565f 	.word	0x0800565f

08004e30 <_cleanup_r>:
 8004e30:	4901      	ldr	r1, [pc, #4]	; (8004e38 <_cleanup_r+0x8>)
 8004e32:	f000 b885 	b.w	8004f40 <_fwalk_reent>
 8004e36:	bf00      	nop
 8004e38:	08005939 	.word	0x08005939

08004e3c <__sfmoreglue>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	1e4a      	subs	r2, r1, #1
 8004e40:	2568      	movs	r5, #104	; 0x68
 8004e42:	4355      	muls	r5, r2
 8004e44:	460e      	mov	r6, r1
 8004e46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e4a:	f000 f897 	bl	8004f7c <_malloc_r>
 8004e4e:	4604      	mov	r4, r0
 8004e50:	b140      	cbz	r0, 8004e64 <__sfmoreglue+0x28>
 8004e52:	2100      	movs	r1, #0
 8004e54:	e9c0 1600 	strd	r1, r6, [r0]
 8004e58:	300c      	adds	r0, #12
 8004e5a:	60a0      	str	r0, [r4, #8]
 8004e5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e60:	f7ff ffa1 	bl	8004da6 <memset>
 8004e64:	4620      	mov	r0, r4
 8004e66:	bd70      	pop	{r4, r5, r6, pc}

08004e68 <__sinit>:
 8004e68:	6983      	ldr	r3, [r0, #24]
 8004e6a:	b510      	push	{r4, lr}
 8004e6c:	4604      	mov	r4, r0
 8004e6e:	bb33      	cbnz	r3, 8004ebe <__sinit+0x56>
 8004e70:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004e74:	6503      	str	r3, [r0, #80]	; 0x50
 8004e76:	4b12      	ldr	r3, [pc, #72]	; (8004ec0 <__sinit+0x58>)
 8004e78:	4a12      	ldr	r2, [pc, #72]	; (8004ec4 <__sinit+0x5c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6282      	str	r2, [r0, #40]	; 0x28
 8004e7e:	4298      	cmp	r0, r3
 8004e80:	bf04      	itt	eq
 8004e82:	2301      	moveq	r3, #1
 8004e84:	6183      	streq	r3, [r0, #24]
 8004e86:	f000 f81f 	bl	8004ec8 <__sfp>
 8004e8a:	6060      	str	r0, [r4, #4]
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f000 f81b 	bl	8004ec8 <__sfp>
 8004e92:	60a0      	str	r0, [r4, #8]
 8004e94:	4620      	mov	r0, r4
 8004e96:	f000 f817 	bl	8004ec8 <__sfp>
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	60e0      	str	r0, [r4, #12]
 8004e9e:	2104      	movs	r1, #4
 8004ea0:	6860      	ldr	r0, [r4, #4]
 8004ea2:	f7ff ffa1 	bl	8004de8 <std>
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	2109      	movs	r1, #9
 8004eaa:	68a0      	ldr	r0, [r4, #8]
 8004eac:	f7ff ff9c 	bl	8004de8 <std>
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	2112      	movs	r1, #18
 8004eb4:	68e0      	ldr	r0, [r4, #12]
 8004eb6:	f7ff ff97 	bl	8004de8 <std>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	61a3      	str	r3, [r4, #24]
 8004ebe:	bd10      	pop	{r4, pc}
 8004ec0:	08005c5c 	.word	0x08005c5c
 8004ec4:	08004e31 	.word	0x08004e31

08004ec8 <__sfp>:
 8004ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eca:	4b1b      	ldr	r3, [pc, #108]	; (8004f38 <__sfp+0x70>)
 8004ecc:	681e      	ldr	r6, [r3, #0]
 8004ece:	69b3      	ldr	r3, [r6, #24]
 8004ed0:	4607      	mov	r7, r0
 8004ed2:	b913      	cbnz	r3, 8004eda <__sfp+0x12>
 8004ed4:	4630      	mov	r0, r6
 8004ed6:	f7ff ffc7 	bl	8004e68 <__sinit>
 8004eda:	3648      	adds	r6, #72	; 0x48
 8004edc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	d503      	bpl.n	8004eec <__sfp+0x24>
 8004ee4:	6833      	ldr	r3, [r6, #0]
 8004ee6:	b133      	cbz	r3, 8004ef6 <__sfp+0x2e>
 8004ee8:	6836      	ldr	r6, [r6, #0]
 8004eea:	e7f7      	b.n	8004edc <__sfp+0x14>
 8004eec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ef0:	b16d      	cbz	r5, 8004f0e <__sfp+0x46>
 8004ef2:	3468      	adds	r4, #104	; 0x68
 8004ef4:	e7f4      	b.n	8004ee0 <__sfp+0x18>
 8004ef6:	2104      	movs	r1, #4
 8004ef8:	4638      	mov	r0, r7
 8004efa:	f7ff ff9f 	bl	8004e3c <__sfmoreglue>
 8004efe:	6030      	str	r0, [r6, #0]
 8004f00:	2800      	cmp	r0, #0
 8004f02:	d1f1      	bne.n	8004ee8 <__sfp+0x20>
 8004f04:	230c      	movs	r3, #12
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4604      	mov	r4, r0
 8004f0a:	4620      	mov	r0, r4
 8004f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f0e:	4b0b      	ldr	r3, [pc, #44]	; (8004f3c <__sfp+0x74>)
 8004f10:	6665      	str	r5, [r4, #100]	; 0x64
 8004f12:	e9c4 5500 	strd	r5, r5, [r4]
 8004f16:	60a5      	str	r5, [r4, #8]
 8004f18:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004f1c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004f20:	2208      	movs	r2, #8
 8004f22:	4629      	mov	r1, r5
 8004f24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f28:	f7ff ff3d 	bl	8004da6 <memset>
 8004f2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f34:	e7e9      	b.n	8004f0a <__sfp+0x42>
 8004f36:	bf00      	nop
 8004f38:	08005c5c 	.word	0x08005c5c
 8004f3c:	ffff0001 	.word	0xffff0001

08004f40 <_fwalk_reent>:
 8004f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f44:	4680      	mov	r8, r0
 8004f46:	4689      	mov	r9, r1
 8004f48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f4c:	2600      	movs	r6, #0
 8004f4e:	b914      	cbnz	r4, 8004f56 <_fwalk_reent+0x16>
 8004f50:	4630      	mov	r0, r6
 8004f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f56:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004f5a:	3f01      	subs	r7, #1
 8004f5c:	d501      	bpl.n	8004f62 <_fwalk_reent+0x22>
 8004f5e:	6824      	ldr	r4, [r4, #0]
 8004f60:	e7f5      	b.n	8004f4e <_fwalk_reent+0xe>
 8004f62:	89ab      	ldrh	r3, [r5, #12]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d907      	bls.n	8004f78 <_fwalk_reent+0x38>
 8004f68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	d003      	beq.n	8004f78 <_fwalk_reent+0x38>
 8004f70:	4629      	mov	r1, r5
 8004f72:	4640      	mov	r0, r8
 8004f74:	47c8      	blx	r9
 8004f76:	4306      	orrs	r6, r0
 8004f78:	3568      	adds	r5, #104	; 0x68
 8004f7a:	e7ee      	b.n	8004f5a <_fwalk_reent+0x1a>

08004f7c <_malloc_r>:
 8004f7c:	b570      	push	{r4, r5, r6, lr}
 8004f7e:	1ccd      	adds	r5, r1, #3
 8004f80:	f025 0503 	bic.w	r5, r5, #3
 8004f84:	3508      	adds	r5, #8
 8004f86:	2d0c      	cmp	r5, #12
 8004f88:	bf38      	it	cc
 8004f8a:	250c      	movcc	r5, #12
 8004f8c:	2d00      	cmp	r5, #0
 8004f8e:	4606      	mov	r6, r0
 8004f90:	db01      	blt.n	8004f96 <_malloc_r+0x1a>
 8004f92:	42a9      	cmp	r1, r5
 8004f94:	d903      	bls.n	8004f9e <_malloc_r+0x22>
 8004f96:	230c      	movs	r3, #12
 8004f98:	6033      	str	r3, [r6, #0]
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	bd70      	pop	{r4, r5, r6, pc}
 8004f9e:	f000 fd6b 	bl	8005a78 <__malloc_lock>
 8004fa2:	4a21      	ldr	r2, [pc, #132]	; (8005028 <_malloc_r+0xac>)
 8004fa4:	6814      	ldr	r4, [r2, #0]
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	b991      	cbnz	r1, 8004fd0 <_malloc_r+0x54>
 8004faa:	4c20      	ldr	r4, [pc, #128]	; (800502c <_malloc_r+0xb0>)
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	b91b      	cbnz	r3, 8004fb8 <_malloc_r+0x3c>
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	f000 fb05 	bl	80055c0 <_sbrk_r>
 8004fb6:	6020      	str	r0, [r4, #0]
 8004fb8:	4629      	mov	r1, r5
 8004fba:	4630      	mov	r0, r6
 8004fbc:	f000 fb00 	bl	80055c0 <_sbrk_r>
 8004fc0:	1c43      	adds	r3, r0, #1
 8004fc2:	d124      	bne.n	800500e <_malloc_r+0x92>
 8004fc4:	230c      	movs	r3, #12
 8004fc6:	6033      	str	r3, [r6, #0]
 8004fc8:	4630      	mov	r0, r6
 8004fca:	f000 fd56 	bl	8005a7a <__malloc_unlock>
 8004fce:	e7e4      	b.n	8004f9a <_malloc_r+0x1e>
 8004fd0:	680b      	ldr	r3, [r1, #0]
 8004fd2:	1b5b      	subs	r3, r3, r5
 8004fd4:	d418      	bmi.n	8005008 <_malloc_r+0x8c>
 8004fd6:	2b0b      	cmp	r3, #11
 8004fd8:	d90f      	bls.n	8004ffa <_malloc_r+0x7e>
 8004fda:	600b      	str	r3, [r1, #0]
 8004fdc:	50cd      	str	r5, [r1, r3]
 8004fde:	18cc      	adds	r4, r1, r3
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	f000 fd4a 	bl	8005a7a <__malloc_unlock>
 8004fe6:	f104 000b 	add.w	r0, r4, #11
 8004fea:	1d23      	adds	r3, r4, #4
 8004fec:	f020 0007 	bic.w	r0, r0, #7
 8004ff0:	1ac3      	subs	r3, r0, r3
 8004ff2:	d0d3      	beq.n	8004f9c <_malloc_r+0x20>
 8004ff4:	425a      	negs	r2, r3
 8004ff6:	50e2      	str	r2, [r4, r3]
 8004ff8:	e7d0      	b.n	8004f9c <_malloc_r+0x20>
 8004ffa:	428c      	cmp	r4, r1
 8004ffc:	684b      	ldr	r3, [r1, #4]
 8004ffe:	bf16      	itet	ne
 8005000:	6063      	strne	r3, [r4, #4]
 8005002:	6013      	streq	r3, [r2, #0]
 8005004:	460c      	movne	r4, r1
 8005006:	e7eb      	b.n	8004fe0 <_malloc_r+0x64>
 8005008:	460c      	mov	r4, r1
 800500a:	6849      	ldr	r1, [r1, #4]
 800500c:	e7cc      	b.n	8004fa8 <_malloc_r+0x2c>
 800500e:	1cc4      	adds	r4, r0, #3
 8005010:	f024 0403 	bic.w	r4, r4, #3
 8005014:	42a0      	cmp	r0, r4
 8005016:	d005      	beq.n	8005024 <_malloc_r+0xa8>
 8005018:	1a21      	subs	r1, r4, r0
 800501a:	4630      	mov	r0, r6
 800501c:	f000 fad0 	bl	80055c0 <_sbrk_r>
 8005020:	3001      	adds	r0, #1
 8005022:	d0cf      	beq.n	8004fc4 <_malloc_r+0x48>
 8005024:	6025      	str	r5, [r4, #0]
 8005026:	e7db      	b.n	8004fe0 <_malloc_r+0x64>
 8005028:	20000090 	.word	0x20000090
 800502c:	20000094 	.word	0x20000094

08005030 <__sfputc_r>:
 8005030:	6893      	ldr	r3, [r2, #8]
 8005032:	3b01      	subs	r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	b410      	push	{r4}
 8005038:	6093      	str	r3, [r2, #8]
 800503a:	da08      	bge.n	800504e <__sfputc_r+0x1e>
 800503c:	6994      	ldr	r4, [r2, #24]
 800503e:	42a3      	cmp	r3, r4
 8005040:	db01      	blt.n	8005046 <__sfputc_r+0x16>
 8005042:	290a      	cmp	r1, #10
 8005044:	d103      	bne.n	800504e <__sfputc_r+0x1e>
 8005046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800504a:	f000 bb0d 	b.w	8005668 <__swbuf_r>
 800504e:	6813      	ldr	r3, [r2, #0]
 8005050:	1c58      	adds	r0, r3, #1
 8005052:	6010      	str	r0, [r2, #0]
 8005054:	7019      	strb	r1, [r3, #0]
 8005056:	4608      	mov	r0, r1
 8005058:	f85d 4b04 	ldr.w	r4, [sp], #4
 800505c:	4770      	bx	lr

0800505e <__sfputs_r>:
 800505e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005060:	4606      	mov	r6, r0
 8005062:	460f      	mov	r7, r1
 8005064:	4614      	mov	r4, r2
 8005066:	18d5      	adds	r5, r2, r3
 8005068:	42ac      	cmp	r4, r5
 800506a:	d101      	bne.n	8005070 <__sfputs_r+0x12>
 800506c:	2000      	movs	r0, #0
 800506e:	e007      	b.n	8005080 <__sfputs_r+0x22>
 8005070:	463a      	mov	r2, r7
 8005072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005076:	4630      	mov	r0, r6
 8005078:	f7ff ffda 	bl	8005030 <__sfputc_r>
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d1f3      	bne.n	8005068 <__sfputs_r+0xa>
 8005080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005084 <_vfiprintf_r>:
 8005084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005088:	460c      	mov	r4, r1
 800508a:	b09d      	sub	sp, #116	; 0x74
 800508c:	4617      	mov	r7, r2
 800508e:	461d      	mov	r5, r3
 8005090:	4606      	mov	r6, r0
 8005092:	b118      	cbz	r0, 800509c <_vfiprintf_r+0x18>
 8005094:	6983      	ldr	r3, [r0, #24]
 8005096:	b90b      	cbnz	r3, 800509c <_vfiprintf_r+0x18>
 8005098:	f7ff fee6 	bl	8004e68 <__sinit>
 800509c:	4b7c      	ldr	r3, [pc, #496]	; (8005290 <_vfiprintf_r+0x20c>)
 800509e:	429c      	cmp	r4, r3
 80050a0:	d158      	bne.n	8005154 <_vfiprintf_r+0xd0>
 80050a2:	6874      	ldr	r4, [r6, #4]
 80050a4:	89a3      	ldrh	r3, [r4, #12]
 80050a6:	0718      	lsls	r0, r3, #28
 80050a8:	d55e      	bpl.n	8005168 <_vfiprintf_r+0xe4>
 80050aa:	6923      	ldr	r3, [r4, #16]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d05b      	beq.n	8005168 <_vfiprintf_r+0xe4>
 80050b0:	2300      	movs	r3, #0
 80050b2:	9309      	str	r3, [sp, #36]	; 0x24
 80050b4:	2320      	movs	r3, #32
 80050b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050ba:	2330      	movs	r3, #48	; 0x30
 80050bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050c0:	9503      	str	r5, [sp, #12]
 80050c2:	f04f 0b01 	mov.w	fp, #1
 80050c6:	46b8      	mov	r8, r7
 80050c8:	4645      	mov	r5, r8
 80050ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80050ce:	b10b      	cbz	r3, 80050d4 <_vfiprintf_r+0x50>
 80050d0:	2b25      	cmp	r3, #37	; 0x25
 80050d2:	d154      	bne.n	800517e <_vfiprintf_r+0xfa>
 80050d4:	ebb8 0a07 	subs.w	sl, r8, r7
 80050d8:	d00b      	beq.n	80050f2 <_vfiprintf_r+0x6e>
 80050da:	4653      	mov	r3, sl
 80050dc:	463a      	mov	r2, r7
 80050de:	4621      	mov	r1, r4
 80050e0:	4630      	mov	r0, r6
 80050e2:	f7ff ffbc 	bl	800505e <__sfputs_r>
 80050e6:	3001      	adds	r0, #1
 80050e8:	f000 80c2 	beq.w	8005270 <_vfiprintf_r+0x1ec>
 80050ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ee:	4453      	add	r3, sl
 80050f0:	9309      	str	r3, [sp, #36]	; 0x24
 80050f2:	f898 3000 	ldrb.w	r3, [r8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f000 80ba 	beq.w	8005270 <_vfiprintf_r+0x1ec>
 80050fc:	2300      	movs	r3, #0
 80050fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005106:	9304      	str	r3, [sp, #16]
 8005108:	9307      	str	r3, [sp, #28]
 800510a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800510e:	931a      	str	r3, [sp, #104]	; 0x68
 8005110:	46a8      	mov	r8, r5
 8005112:	2205      	movs	r2, #5
 8005114:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005118:	485e      	ldr	r0, [pc, #376]	; (8005294 <_vfiprintf_r+0x210>)
 800511a:	f7fb f861 	bl	80001e0 <memchr>
 800511e:	9b04      	ldr	r3, [sp, #16]
 8005120:	bb78      	cbnz	r0, 8005182 <_vfiprintf_r+0xfe>
 8005122:	06d9      	lsls	r1, r3, #27
 8005124:	bf44      	itt	mi
 8005126:	2220      	movmi	r2, #32
 8005128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800512c:	071a      	lsls	r2, r3, #28
 800512e:	bf44      	itt	mi
 8005130:	222b      	movmi	r2, #43	; 0x2b
 8005132:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005136:	782a      	ldrb	r2, [r5, #0]
 8005138:	2a2a      	cmp	r2, #42	; 0x2a
 800513a:	d02a      	beq.n	8005192 <_vfiprintf_r+0x10e>
 800513c:	9a07      	ldr	r2, [sp, #28]
 800513e:	46a8      	mov	r8, r5
 8005140:	2000      	movs	r0, #0
 8005142:	250a      	movs	r5, #10
 8005144:	4641      	mov	r1, r8
 8005146:	f811 3b01 	ldrb.w	r3, [r1], #1
 800514a:	3b30      	subs	r3, #48	; 0x30
 800514c:	2b09      	cmp	r3, #9
 800514e:	d969      	bls.n	8005224 <_vfiprintf_r+0x1a0>
 8005150:	b360      	cbz	r0, 80051ac <_vfiprintf_r+0x128>
 8005152:	e024      	b.n	800519e <_vfiprintf_r+0x11a>
 8005154:	4b50      	ldr	r3, [pc, #320]	; (8005298 <_vfiprintf_r+0x214>)
 8005156:	429c      	cmp	r4, r3
 8005158:	d101      	bne.n	800515e <_vfiprintf_r+0xda>
 800515a:	68b4      	ldr	r4, [r6, #8]
 800515c:	e7a2      	b.n	80050a4 <_vfiprintf_r+0x20>
 800515e:	4b4f      	ldr	r3, [pc, #316]	; (800529c <_vfiprintf_r+0x218>)
 8005160:	429c      	cmp	r4, r3
 8005162:	bf08      	it	eq
 8005164:	68f4      	ldreq	r4, [r6, #12]
 8005166:	e79d      	b.n	80050a4 <_vfiprintf_r+0x20>
 8005168:	4621      	mov	r1, r4
 800516a:	4630      	mov	r0, r6
 800516c:	f000 fae0 	bl	8005730 <__swsetup_r>
 8005170:	2800      	cmp	r0, #0
 8005172:	d09d      	beq.n	80050b0 <_vfiprintf_r+0x2c>
 8005174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005178:	b01d      	add	sp, #116	; 0x74
 800517a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800517e:	46a8      	mov	r8, r5
 8005180:	e7a2      	b.n	80050c8 <_vfiprintf_r+0x44>
 8005182:	4a44      	ldr	r2, [pc, #272]	; (8005294 <_vfiprintf_r+0x210>)
 8005184:	1a80      	subs	r0, r0, r2
 8005186:	fa0b f000 	lsl.w	r0, fp, r0
 800518a:	4318      	orrs	r0, r3
 800518c:	9004      	str	r0, [sp, #16]
 800518e:	4645      	mov	r5, r8
 8005190:	e7be      	b.n	8005110 <_vfiprintf_r+0x8c>
 8005192:	9a03      	ldr	r2, [sp, #12]
 8005194:	1d11      	adds	r1, r2, #4
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	9103      	str	r1, [sp, #12]
 800519a:	2a00      	cmp	r2, #0
 800519c:	db01      	blt.n	80051a2 <_vfiprintf_r+0x11e>
 800519e:	9207      	str	r2, [sp, #28]
 80051a0:	e004      	b.n	80051ac <_vfiprintf_r+0x128>
 80051a2:	4252      	negs	r2, r2
 80051a4:	f043 0302 	orr.w	r3, r3, #2
 80051a8:	9207      	str	r2, [sp, #28]
 80051aa:	9304      	str	r3, [sp, #16]
 80051ac:	f898 3000 	ldrb.w	r3, [r8]
 80051b0:	2b2e      	cmp	r3, #46	; 0x2e
 80051b2:	d10e      	bne.n	80051d2 <_vfiprintf_r+0x14e>
 80051b4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80051b8:	2b2a      	cmp	r3, #42	; 0x2a
 80051ba:	d138      	bne.n	800522e <_vfiprintf_r+0x1aa>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	1d1a      	adds	r2, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	9203      	str	r2, [sp, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	bfb8      	it	lt
 80051c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80051cc:	f108 0802 	add.w	r8, r8, #2
 80051d0:	9305      	str	r3, [sp, #20]
 80051d2:	4d33      	ldr	r5, [pc, #204]	; (80052a0 <_vfiprintf_r+0x21c>)
 80051d4:	f898 1000 	ldrb.w	r1, [r8]
 80051d8:	2203      	movs	r2, #3
 80051da:	4628      	mov	r0, r5
 80051dc:	f7fb f800 	bl	80001e0 <memchr>
 80051e0:	b140      	cbz	r0, 80051f4 <_vfiprintf_r+0x170>
 80051e2:	2340      	movs	r3, #64	; 0x40
 80051e4:	1b40      	subs	r0, r0, r5
 80051e6:	fa03 f000 	lsl.w	r0, r3, r0
 80051ea:	9b04      	ldr	r3, [sp, #16]
 80051ec:	4303      	orrs	r3, r0
 80051ee:	f108 0801 	add.w	r8, r8, #1
 80051f2:	9304      	str	r3, [sp, #16]
 80051f4:	f898 1000 	ldrb.w	r1, [r8]
 80051f8:	482a      	ldr	r0, [pc, #168]	; (80052a4 <_vfiprintf_r+0x220>)
 80051fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051fe:	2206      	movs	r2, #6
 8005200:	f108 0701 	add.w	r7, r8, #1
 8005204:	f7fa ffec 	bl	80001e0 <memchr>
 8005208:	2800      	cmp	r0, #0
 800520a:	d037      	beq.n	800527c <_vfiprintf_r+0x1f8>
 800520c:	4b26      	ldr	r3, [pc, #152]	; (80052a8 <_vfiprintf_r+0x224>)
 800520e:	bb1b      	cbnz	r3, 8005258 <_vfiprintf_r+0x1d4>
 8005210:	9b03      	ldr	r3, [sp, #12]
 8005212:	3307      	adds	r3, #7
 8005214:	f023 0307 	bic.w	r3, r3, #7
 8005218:	3308      	adds	r3, #8
 800521a:	9303      	str	r3, [sp, #12]
 800521c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800521e:	444b      	add	r3, r9
 8005220:	9309      	str	r3, [sp, #36]	; 0x24
 8005222:	e750      	b.n	80050c6 <_vfiprintf_r+0x42>
 8005224:	fb05 3202 	mla	r2, r5, r2, r3
 8005228:	2001      	movs	r0, #1
 800522a:	4688      	mov	r8, r1
 800522c:	e78a      	b.n	8005144 <_vfiprintf_r+0xc0>
 800522e:	2300      	movs	r3, #0
 8005230:	f108 0801 	add.w	r8, r8, #1
 8005234:	9305      	str	r3, [sp, #20]
 8005236:	4619      	mov	r1, r3
 8005238:	250a      	movs	r5, #10
 800523a:	4640      	mov	r0, r8
 800523c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005240:	3a30      	subs	r2, #48	; 0x30
 8005242:	2a09      	cmp	r2, #9
 8005244:	d903      	bls.n	800524e <_vfiprintf_r+0x1ca>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0c3      	beq.n	80051d2 <_vfiprintf_r+0x14e>
 800524a:	9105      	str	r1, [sp, #20]
 800524c:	e7c1      	b.n	80051d2 <_vfiprintf_r+0x14e>
 800524e:	fb05 2101 	mla	r1, r5, r1, r2
 8005252:	2301      	movs	r3, #1
 8005254:	4680      	mov	r8, r0
 8005256:	e7f0      	b.n	800523a <_vfiprintf_r+0x1b6>
 8005258:	ab03      	add	r3, sp, #12
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	4622      	mov	r2, r4
 800525e:	4b13      	ldr	r3, [pc, #76]	; (80052ac <_vfiprintf_r+0x228>)
 8005260:	a904      	add	r1, sp, #16
 8005262:	4630      	mov	r0, r6
 8005264:	f3af 8000 	nop.w
 8005268:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800526c:	4681      	mov	r9, r0
 800526e:	d1d5      	bne.n	800521c <_vfiprintf_r+0x198>
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	065b      	lsls	r3, r3, #25
 8005274:	f53f af7e 	bmi.w	8005174 <_vfiprintf_r+0xf0>
 8005278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800527a:	e77d      	b.n	8005178 <_vfiprintf_r+0xf4>
 800527c:	ab03      	add	r3, sp, #12
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	4622      	mov	r2, r4
 8005282:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <_vfiprintf_r+0x228>)
 8005284:	a904      	add	r1, sp, #16
 8005286:	4630      	mov	r0, r6
 8005288:	f000 f888 	bl	800539c <_printf_i>
 800528c:	e7ec      	b.n	8005268 <_vfiprintf_r+0x1e4>
 800528e:	bf00      	nop
 8005290:	08005c80 	.word	0x08005c80
 8005294:	08005cc0 	.word	0x08005cc0
 8005298:	08005ca0 	.word	0x08005ca0
 800529c:	08005c60 	.word	0x08005c60
 80052a0:	08005cc6 	.word	0x08005cc6
 80052a4:	08005cca 	.word	0x08005cca
 80052a8:	00000000 	.word	0x00000000
 80052ac:	0800505f 	.word	0x0800505f

080052b0 <_printf_common>:
 80052b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052b4:	4691      	mov	r9, r2
 80052b6:	461f      	mov	r7, r3
 80052b8:	688a      	ldr	r2, [r1, #8]
 80052ba:	690b      	ldr	r3, [r1, #16]
 80052bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052c0:	4293      	cmp	r3, r2
 80052c2:	bfb8      	it	lt
 80052c4:	4613      	movlt	r3, r2
 80052c6:	f8c9 3000 	str.w	r3, [r9]
 80052ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052ce:	4606      	mov	r6, r0
 80052d0:	460c      	mov	r4, r1
 80052d2:	b112      	cbz	r2, 80052da <_printf_common+0x2a>
 80052d4:	3301      	adds	r3, #1
 80052d6:	f8c9 3000 	str.w	r3, [r9]
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	0699      	lsls	r1, r3, #26
 80052de:	bf42      	ittt	mi
 80052e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80052e4:	3302      	addmi	r3, #2
 80052e6:	f8c9 3000 	strmi.w	r3, [r9]
 80052ea:	6825      	ldr	r5, [r4, #0]
 80052ec:	f015 0506 	ands.w	r5, r5, #6
 80052f0:	d107      	bne.n	8005302 <_printf_common+0x52>
 80052f2:	f104 0a19 	add.w	sl, r4, #25
 80052f6:	68e3      	ldr	r3, [r4, #12]
 80052f8:	f8d9 2000 	ldr.w	r2, [r9]
 80052fc:	1a9b      	subs	r3, r3, r2
 80052fe:	42ab      	cmp	r3, r5
 8005300:	dc28      	bgt.n	8005354 <_printf_common+0xa4>
 8005302:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005306:	6822      	ldr	r2, [r4, #0]
 8005308:	3300      	adds	r3, #0
 800530a:	bf18      	it	ne
 800530c:	2301      	movne	r3, #1
 800530e:	0692      	lsls	r2, r2, #26
 8005310:	d42d      	bmi.n	800536e <_printf_common+0xbe>
 8005312:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005316:	4639      	mov	r1, r7
 8005318:	4630      	mov	r0, r6
 800531a:	47c0      	blx	r8
 800531c:	3001      	adds	r0, #1
 800531e:	d020      	beq.n	8005362 <_printf_common+0xb2>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	68e5      	ldr	r5, [r4, #12]
 8005324:	f8d9 2000 	ldr.w	r2, [r9]
 8005328:	f003 0306 	and.w	r3, r3, #6
 800532c:	2b04      	cmp	r3, #4
 800532e:	bf08      	it	eq
 8005330:	1aad      	subeq	r5, r5, r2
 8005332:	68a3      	ldr	r3, [r4, #8]
 8005334:	6922      	ldr	r2, [r4, #16]
 8005336:	bf0c      	ite	eq
 8005338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800533c:	2500      	movne	r5, #0
 800533e:	4293      	cmp	r3, r2
 8005340:	bfc4      	itt	gt
 8005342:	1a9b      	subgt	r3, r3, r2
 8005344:	18ed      	addgt	r5, r5, r3
 8005346:	f04f 0900 	mov.w	r9, #0
 800534a:	341a      	adds	r4, #26
 800534c:	454d      	cmp	r5, r9
 800534e:	d11a      	bne.n	8005386 <_printf_common+0xd6>
 8005350:	2000      	movs	r0, #0
 8005352:	e008      	b.n	8005366 <_printf_common+0xb6>
 8005354:	2301      	movs	r3, #1
 8005356:	4652      	mov	r2, sl
 8005358:	4639      	mov	r1, r7
 800535a:	4630      	mov	r0, r6
 800535c:	47c0      	blx	r8
 800535e:	3001      	adds	r0, #1
 8005360:	d103      	bne.n	800536a <_printf_common+0xba>
 8005362:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800536a:	3501      	adds	r5, #1
 800536c:	e7c3      	b.n	80052f6 <_printf_common+0x46>
 800536e:	18e1      	adds	r1, r4, r3
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	2030      	movs	r0, #48	; 0x30
 8005374:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005378:	4422      	add	r2, r4
 800537a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800537e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005382:	3302      	adds	r3, #2
 8005384:	e7c5      	b.n	8005312 <_printf_common+0x62>
 8005386:	2301      	movs	r3, #1
 8005388:	4622      	mov	r2, r4
 800538a:	4639      	mov	r1, r7
 800538c:	4630      	mov	r0, r6
 800538e:	47c0      	blx	r8
 8005390:	3001      	adds	r0, #1
 8005392:	d0e6      	beq.n	8005362 <_printf_common+0xb2>
 8005394:	f109 0901 	add.w	r9, r9, #1
 8005398:	e7d8      	b.n	800534c <_printf_common+0x9c>
	...

0800539c <_printf_i>:
 800539c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80053a4:	460c      	mov	r4, r1
 80053a6:	7e09      	ldrb	r1, [r1, #24]
 80053a8:	b085      	sub	sp, #20
 80053aa:	296e      	cmp	r1, #110	; 0x6e
 80053ac:	4617      	mov	r7, r2
 80053ae:	4606      	mov	r6, r0
 80053b0:	4698      	mov	r8, r3
 80053b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80053b4:	f000 80b3 	beq.w	800551e <_printf_i+0x182>
 80053b8:	d822      	bhi.n	8005400 <_printf_i+0x64>
 80053ba:	2963      	cmp	r1, #99	; 0x63
 80053bc:	d036      	beq.n	800542c <_printf_i+0x90>
 80053be:	d80a      	bhi.n	80053d6 <_printf_i+0x3a>
 80053c0:	2900      	cmp	r1, #0
 80053c2:	f000 80b9 	beq.w	8005538 <_printf_i+0x19c>
 80053c6:	2958      	cmp	r1, #88	; 0x58
 80053c8:	f000 8083 	beq.w	80054d2 <_printf_i+0x136>
 80053cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80053d4:	e032      	b.n	800543c <_printf_i+0xa0>
 80053d6:	2964      	cmp	r1, #100	; 0x64
 80053d8:	d001      	beq.n	80053de <_printf_i+0x42>
 80053da:	2969      	cmp	r1, #105	; 0x69
 80053dc:	d1f6      	bne.n	80053cc <_printf_i+0x30>
 80053de:	6820      	ldr	r0, [r4, #0]
 80053e0:	6813      	ldr	r3, [r2, #0]
 80053e2:	0605      	lsls	r5, r0, #24
 80053e4:	f103 0104 	add.w	r1, r3, #4
 80053e8:	d52a      	bpl.n	8005440 <_printf_i+0xa4>
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6011      	str	r1, [r2, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	da03      	bge.n	80053fa <_printf_i+0x5e>
 80053f2:	222d      	movs	r2, #45	; 0x2d
 80053f4:	425b      	negs	r3, r3
 80053f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80053fa:	486f      	ldr	r0, [pc, #444]	; (80055b8 <_printf_i+0x21c>)
 80053fc:	220a      	movs	r2, #10
 80053fe:	e039      	b.n	8005474 <_printf_i+0xd8>
 8005400:	2973      	cmp	r1, #115	; 0x73
 8005402:	f000 809d 	beq.w	8005540 <_printf_i+0x1a4>
 8005406:	d808      	bhi.n	800541a <_printf_i+0x7e>
 8005408:	296f      	cmp	r1, #111	; 0x6f
 800540a:	d020      	beq.n	800544e <_printf_i+0xb2>
 800540c:	2970      	cmp	r1, #112	; 0x70
 800540e:	d1dd      	bne.n	80053cc <_printf_i+0x30>
 8005410:	6823      	ldr	r3, [r4, #0]
 8005412:	f043 0320 	orr.w	r3, r3, #32
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	e003      	b.n	8005422 <_printf_i+0x86>
 800541a:	2975      	cmp	r1, #117	; 0x75
 800541c:	d017      	beq.n	800544e <_printf_i+0xb2>
 800541e:	2978      	cmp	r1, #120	; 0x78
 8005420:	d1d4      	bne.n	80053cc <_printf_i+0x30>
 8005422:	2378      	movs	r3, #120	; 0x78
 8005424:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005428:	4864      	ldr	r0, [pc, #400]	; (80055bc <_printf_i+0x220>)
 800542a:	e055      	b.n	80054d8 <_printf_i+0x13c>
 800542c:	6813      	ldr	r3, [r2, #0]
 800542e:	1d19      	adds	r1, r3, #4
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6011      	str	r1, [r2, #0]
 8005434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005438:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800543c:	2301      	movs	r3, #1
 800543e:	e08c      	b.n	800555a <_printf_i+0x1be>
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6011      	str	r1, [r2, #0]
 8005444:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005448:	bf18      	it	ne
 800544a:	b21b      	sxthne	r3, r3
 800544c:	e7cf      	b.n	80053ee <_printf_i+0x52>
 800544e:	6813      	ldr	r3, [r2, #0]
 8005450:	6825      	ldr	r5, [r4, #0]
 8005452:	1d18      	adds	r0, r3, #4
 8005454:	6010      	str	r0, [r2, #0]
 8005456:	0628      	lsls	r0, r5, #24
 8005458:	d501      	bpl.n	800545e <_printf_i+0xc2>
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	e002      	b.n	8005464 <_printf_i+0xc8>
 800545e:	0668      	lsls	r0, r5, #25
 8005460:	d5fb      	bpl.n	800545a <_printf_i+0xbe>
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	4854      	ldr	r0, [pc, #336]	; (80055b8 <_printf_i+0x21c>)
 8005466:	296f      	cmp	r1, #111	; 0x6f
 8005468:	bf14      	ite	ne
 800546a:	220a      	movne	r2, #10
 800546c:	2208      	moveq	r2, #8
 800546e:	2100      	movs	r1, #0
 8005470:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005474:	6865      	ldr	r5, [r4, #4]
 8005476:	60a5      	str	r5, [r4, #8]
 8005478:	2d00      	cmp	r5, #0
 800547a:	f2c0 8095 	blt.w	80055a8 <_printf_i+0x20c>
 800547e:	6821      	ldr	r1, [r4, #0]
 8005480:	f021 0104 	bic.w	r1, r1, #4
 8005484:	6021      	str	r1, [r4, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d13d      	bne.n	8005506 <_printf_i+0x16a>
 800548a:	2d00      	cmp	r5, #0
 800548c:	f040 808e 	bne.w	80055ac <_printf_i+0x210>
 8005490:	4665      	mov	r5, ip
 8005492:	2a08      	cmp	r2, #8
 8005494:	d10b      	bne.n	80054ae <_printf_i+0x112>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	07db      	lsls	r3, r3, #31
 800549a:	d508      	bpl.n	80054ae <_printf_i+0x112>
 800549c:	6923      	ldr	r3, [r4, #16]
 800549e:	6862      	ldr	r2, [r4, #4]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	bfde      	ittt	le
 80054a4:	2330      	movle	r3, #48	; 0x30
 80054a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054aa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80054ae:	ebac 0305 	sub.w	r3, ip, r5
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	f8cd 8000 	str.w	r8, [sp]
 80054b8:	463b      	mov	r3, r7
 80054ba:	aa03      	add	r2, sp, #12
 80054bc:	4621      	mov	r1, r4
 80054be:	4630      	mov	r0, r6
 80054c0:	f7ff fef6 	bl	80052b0 <_printf_common>
 80054c4:	3001      	adds	r0, #1
 80054c6:	d14d      	bne.n	8005564 <_printf_i+0x1c8>
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054cc:	b005      	add	sp, #20
 80054ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054d2:	4839      	ldr	r0, [pc, #228]	; (80055b8 <_printf_i+0x21c>)
 80054d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80054d8:	6813      	ldr	r3, [r2, #0]
 80054da:	6821      	ldr	r1, [r4, #0]
 80054dc:	1d1d      	adds	r5, r3, #4
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6015      	str	r5, [r2, #0]
 80054e2:	060a      	lsls	r2, r1, #24
 80054e4:	d50b      	bpl.n	80054fe <_printf_i+0x162>
 80054e6:	07ca      	lsls	r2, r1, #31
 80054e8:	bf44      	itt	mi
 80054ea:	f041 0120 	orrmi.w	r1, r1, #32
 80054ee:	6021      	strmi	r1, [r4, #0]
 80054f0:	b91b      	cbnz	r3, 80054fa <_printf_i+0x15e>
 80054f2:	6822      	ldr	r2, [r4, #0]
 80054f4:	f022 0220 	bic.w	r2, r2, #32
 80054f8:	6022      	str	r2, [r4, #0]
 80054fa:	2210      	movs	r2, #16
 80054fc:	e7b7      	b.n	800546e <_printf_i+0xd2>
 80054fe:	064d      	lsls	r5, r1, #25
 8005500:	bf48      	it	mi
 8005502:	b29b      	uxthmi	r3, r3
 8005504:	e7ef      	b.n	80054e6 <_printf_i+0x14a>
 8005506:	4665      	mov	r5, ip
 8005508:	fbb3 f1f2 	udiv	r1, r3, r2
 800550c:	fb02 3311 	mls	r3, r2, r1, r3
 8005510:	5cc3      	ldrb	r3, [r0, r3]
 8005512:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005516:	460b      	mov	r3, r1
 8005518:	2900      	cmp	r1, #0
 800551a:	d1f5      	bne.n	8005508 <_printf_i+0x16c>
 800551c:	e7b9      	b.n	8005492 <_printf_i+0xf6>
 800551e:	6813      	ldr	r3, [r2, #0]
 8005520:	6825      	ldr	r5, [r4, #0]
 8005522:	6961      	ldr	r1, [r4, #20]
 8005524:	1d18      	adds	r0, r3, #4
 8005526:	6010      	str	r0, [r2, #0]
 8005528:	0628      	lsls	r0, r5, #24
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	d501      	bpl.n	8005532 <_printf_i+0x196>
 800552e:	6019      	str	r1, [r3, #0]
 8005530:	e002      	b.n	8005538 <_printf_i+0x19c>
 8005532:	066a      	lsls	r2, r5, #25
 8005534:	d5fb      	bpl.n	800552e <_printf_i+0x192>
 8005536:	8019      	strh	r1, [r3, #0]
 8005538:	2300      	movs	r3, #0
 800553a:	6123      	str	r3, [r4, #16]
 800553c:	4665      	mov	r5, ip
 800553e:	e7b9      	b.n	80054b4 <_printf_i+0x118>
 8005540:	6813      	ldr	r3, [r2, #0]
 8005542:	1d19      	adds	r1, r3, #4
 8005544:	6011      	str	r1, [r2, #0]
 8005546:	681d      	ldr	r5, [r3, #0]
 8005548:	6862      	ldr	r2, [r4, #4]
 800554a:	2100      	movs	r1, #0
 800554c:	4628      	mov	r0, r5
 800554e:	f7fa fe47 	bl	80001e0 <memchr>
 8005552:	b108      	cbz	r0, 8005558 <_printf_i+0x1bc>
 8005554:	1b40      	subs	r0, r0, r5
 8005556:	6060      	str	r0, [r4, #4]
 8005558:	6863      	ldr	r3, [r4, #4]
 800555a:	6123      	str	r3, [r4, #16]
 800555c:	2300      	movs	r3, #0
 800555e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005562:	e7a7      	b.n	80054b4 <_printf_i+0x118>
 8005564:	6923      	ldr	r3, [r4, #16]
 8005566:	462a      	mov	r2, r5
 8005568:	4639      	mov	r1, r7
 800556a:	4630      	mov	r0, r6
 800556c:	47c0      	blx	r8
 800556e:	3001      	adds	r0, #1
 8005570:	d0aa      	beq.n	80054c8 <_printf_i+0x12c>
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	079b      	lsls	r3, r3, #30
 8005576:	d413      	bmi.n	80055a0 <_printf_i+0x204>
 8005578:	68e0      	ldr	r0, [r4, #12]
 800557a:	9b03      	ldr	r3, [sp, #12]
 800557c:	4298      	cmp	r0, r3
 800557e:	bfb8      	it	lt
 8005580:	4618      	movlt	r0, r3
 8005582:	e7a3      	b.n	80054cc <_printf_i+0x130>
 8005584:	2301      	movs	r3, #1
 8005586:	464a      	mov	r2, r9
 8005588:	4639      	mov	r1, r7
 800558a:	4630      	mov	r0, r6
 800558c:	47c0      	blx	r8
 800558e:	3001      	adds	r0, #1
 8005590:	d09a      	beq.n	80054c8 <_printf_i+0x12c>
 8005592:	3501      	adds	r5, #1
 8005594:	68e3      	ldr	r3, [r4, #12]
 8005596:	9a03      	ldr	r2, [sp, #12]
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	42ab      	cmp	r3, r5
 800559c:	dcf2      	bgt.n	8005584 <_printf_i+0x1e8>
 800559e:	e7eb      	b.n	8005578 <_printf_i+0x1dc>
 80055a0:	2500      	movs	r5, #0
 80055a2:	f104 0919 	add.w	r9, r4, #25
 80055a6:	e7f5      	b.n	8005594 <_printf_i+0x1f8>
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1ac      	bne.n	8005506 <_printf_i+0x16a>
 80055ac:	7803      	ldrb	r3, [r0, #0]
 80055ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055b6:	e76c      	b.n	8005492 <_printf_i+0xf6>
 80055b8:	08005cd1 	.word	0x08005cd1
 80055bc:	08005ce2 	.word	0x08005ce2

080055c0 <_sbrk_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	4c06      	ldr	r4, [pc, #24]	; (80055dc <_sbrk_r+0x1c>)
 80055c4:	2300      	movs	r3, #0
 80055c6:	4605      	mov	r5, r0
 80055c8:	4608      	mov	r0, r1
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	f7fb fb22 	bl	8000c14 <_sbrk>
 80055d0:	1c43      	adds	r3, r0, #1
 80055d2:	d102      	bne.n	80055da <_sbrk_r+0x1a>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	b103      	cbz	r3, 80055da <_sbrk_r+0x1a>
 80055d8:	602b      	str	r3, [r5, #0]
 80055da:	bd38      	pop	{r3, r4, r5, pc}
 80055dc:	200008b4 	.word	0x200008b4

080055e0 <__sread>:
 80055e0:	b510      	push	{r4, lr}
 80055e2:	460c      	mov	r4, r1
 80055e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e8:	f000 fa96 	bl	8005b18 <_read_r>
 80055ec:	2800      	cmp	r0, #0
 80055ee:	bfab      	itete	ge
 80055f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055f2:	89a3      	ldrhlt	r3, [r4, #12]
 80055f4:	181b      	addge	r3, r3, r0
 80055f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055fa:	bfac      	ite	ge
 80055fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80055fe:	81a3      	strhlt	r3, [r4, #12]
 8005600:	bd10      	pop	{r4, pc}

08005602 <__swrite>:
 8005602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005606:	461f      	mov	r7, r3
 8005608:	898b      	ldrh	r3, [r1, #12]
 800560a:	05db      	lsls	r3, r3, #23
 800560c:	4605      	mov	r5, r0
 800560e:	460c      	mov	r4, r1
 8005610:	4616      	mov	r6, r2
 8005612:	d505      	bpl.n	8005620 <__swrite+0x1e>
 8005614:	2302      	movs	r3, #2
 8005616:	2200      	movs	r2, #0
 8005618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800561c:	f000 f9b6 	bl	800598c <_lseek_r>
 8005620:	89a3      	ldrh	r3, [r4, #12]
 8005622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800562a:	81a3      	strh	r3, [r4, #12]
 800562c:	4632      	mov	r2, r6
 800562e:	463b      	mov	r3, r7
 8005630:	4628      	mov	r0, r5
 8005632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005636:	f000 b869 	b.w	800570c <_write_r>

0800563a <__sseek>:
 800563a:	b510      	push	{r4, lr}
 800563c:	460c      	mov	r4, r1
 800563e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005642:	f000 f9a3 	bl	800598c <_lseek_r>
 8005646:	1c43      	adds	r3, r0, #1
 8005648:	89a3      	ldrh	r3, [r4, #12]
 800564a:	bf15      	itete	ne
 800564c:	6560      	strne	r0, [r4, #84]	; 0x54
 800564e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005652:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005656:	81a3      	strheq	r3, [r4, #12]
 8005658:	bf18      	it	ne
 800565a:	81a3      	strhne	r3, [r4, #12]
 800565c:	bd10      	pop	{r4, pc}

0800565e <__sclose>:
 800565e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005662:	f000 b8d3 	b.w	800580c <_close_r>
	...

08005668 <__swbuf_r>:
 8005668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566a:	460e      	mov	r6, r1
 800566c:	4614      	mov	r4, r2
 800566e:	4605      	mov	r5, r0
 8005670:	b118      	cbz	r0, 800567a <__swbuf_r+0x12>
 8005672:	6983      	ldr	r3, [r0, #24]
 8005674:	b90b      	cbnz	r3, 800567a <__swbuf_r+0x12>
 8005676:	f7ff fbf7 	bl	8004e68 <__sinit>
 800567a:	4b21      	ldr	r3, [pc, #132]	; (8005700 <__swbuf_r+0x98>)
 800567c:	429c      	cmp	r4, r3
 800567e:	d12a      	bne.n	80056d6 <__swbuf_r+0x6e>
 8005680:	686c      	ldr	r4, [r5, #4]
 8005682:	69a3      	ldr	r3, [r4, #24]
 8005684:	60a3      	str	r3, [r4, #8]
 8005686:	89a3      	ldrh	r3, [r4, #12]
 8005688:	071a      	lsls	r2, r3, #28
 800568a:	d52e      	bpl.n	80056ea <__swbuf_r+0x82>
 800568c:	6923      	ldr	r3, [r4, #16]
 800568e:	b363      	cbz	r3, 80056ea <__swbuf_r+0x82>
 8005690:	6923      	ldr	r3, [r4, #16]
 8005692:	6820      	ldr	r0, [r4, #0]
 8005694:	1ac0      	subs	r0, r0, r3
 8005696:	6963      	ldr	r3, [r4, #20]
 8005698:	b2f6      	uxtb	r6, r6
 800569a:	4283      	cmp	r3, r0
 800569c:	4637      	mov	r7, r6
 800569e:	dc04      	bgt.n	80056aa <__swbuf_r+0x42>
 80056a0:	4621      	mov	r1, r4
 80056a2:	4628      	mov	r0, r5
 80056a4:	f000 f948 	bl	8005938 <_fflush_r>
 80056a8:	bb28      	cbnz	r0, 80056f6 <__swbuf_r+0x8e>
 80056aa:	68a3      	ldr	r3, [r4, #8]
 80056ac:	3b01      	subs	r3, #1
 80056ae:	60a3      	str	r3, [r4, #8]
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	1c5a      	adds	r2, r3, #1
 80056b4:	6022      	str	r2, [r4, #0]
 80056b6:	701e      	strb	r6, [r3, #0]
 80056b8:	6963      	ldr	r3, [r4, #20]
 80056ba:	3001      	adds	r0, #1
 80056bc:	4283      	cmp	r3, r0
 80056be:	d004      	beq.n	80056ca <__swbuf_r+0x62>
 80056c0:	89a3      	ldrh	r3, [r4, #12]
 80056c2:	07db      	lsls	r3, r3, #31
 80056c4:	d519      	bpl.n	80056fa <__swbuf_r+0x92>
 80056c6:	2e0a      	cmp	r6, #10
 80056c8:	d117      	bne.n	80056fa <__swbuf_r+0x92>
 80056ca:	4621      	mov	r1, r4
 80056cc:	4628      	mov	r0, r5
 80056ce:	f000 f933 	bl	8005938 <_fflush_r>
 80056d2:	b190      	cbz	r0, 80056fa <__swbuf_r+0x92>
 80056d4:	e00f      	b.n	80056f6 <__swbuf_r+0x8e>
 80056d6:	4b0b      	ldr	r3, [pc, #44]	; (8005704 <__swbuf_r+0x9c>)
 80056d8:	429c      	cmp	r4, r3
 80056da:	d101      	bne.n	80056e0 <__swbuf_r+0x78>
 80056dc:	68ac      	ldr	r4, [r5, #8]
 80056de:	e7d0      	b.n	8005682 <__swbuf_r+0x1a>
 80056e0:	4b09      	ldr	r3, [pc, #36]	; (8005708 <__swbuf_r+0xa0>)
 80056e2:	429c      	cmp	r4, r3
 80056e4:	bf08      	it	eq
 80056e6:	68ec      	ldreq	r4, [r5, #12]
 80056e8:	e7cb      	b.n	8005682 <__swbuf_r+0x1a>
 80056ea:	4621      	mov	r1, r4
 80056ec:	4628      	mov	r0, r5
 80056ee:	f000 f81f 	bl	8005730 <__swsetup_r>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	d0cc      	beq.n	8005690 <__swbuf_r+0x28>
 80056f6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80056fa:	4638      	mov	r0, r7
 80056fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056fe:	bf00      	nop
 8005700:	08005c80 	.word	0x08005c80
 8005704:	08005ca0 	.word	0x08005ca0
 8005708:	08005c60 	.word	0x08005c60

0800570c <_write_r>:
 800570c:	b538      	push	{r3, r4, r5, lr}
 800570e:	4c07      	ldr	r4, [pc, #28]	; (800572c <_write_r+0x20>)
 8005710:	4605      	mov	r5, r0
 8005712:	4608      	mov	r0, r1
 8005714:	4611      	mov	r1, r2
 8005716:	2200      	movs	r2, #0
 8005718:	6022      	str	r2, [r4, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	f7fb fa29 	bl	8000b72 <_write>
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	d102      	bne.n	800572a <_write_r+0x1e>
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	b103      	cbz	r3, 800572a <_write_r+0x1e>
 8005728:	602b      	str	r3, [r5, #0]
 800572a:	bd38      	pop	{r3, r4, r5, pc}
 800572c:	200008b4 	.word	0x200008b4

08005730 <__swsetup_r>:
 8005730:	4b32      	ldr	r3, [pc, #200]	; (80057fc <__swsetup_r+0xcc>)
 8005732:	b570      	push	{r4, r5, r6, lr}
 8005734:	681d      	ldr	r5, [r3, #0]
 8005736:	4606      	mov	r6, r0
 8005738:	460c      	mov	r4, r1
 800573a:	b125      	cbz	r5, 8005746 <__swsetup_r+0x16>
 800573c:	69ab      	ldr	r3, [r5, #24]
 800573e:	b913      	cbnz	r3, 8005746 <__swsetup_r+0x16>
 8005740:	4628      	mov	r0, r5
 8005742:	f7ff fb91 	bl	8004e68 <__sinit>
 8005746:	4b2e      	ldr	r3, [pc, #184]	; (8005800 <__swsetup_r+0xd0>)
 8005748:	429c      	cmp	r4, r3
 800574a:	d10f      	bne.n	800576c <__swsetup_r+0x3c>
 800574c:	686c      	ldr	r4, [r5, #4]
 800574e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005752:	b29a      	uxth	r2, r3
 8005754:	0715      	lsls	r5, r2, #28
 8005756:	d42c      	bmi.n	80057b2 <__swsetup_r+0x82>
 8005758:	06d0      	lsls	r0, r2, #27
 800575a:	d411      	bmi.n	8005780 <__swsetup_r+0x50>
 800575c:	2209      	movs	r2, #9
 800575e:	6032      	str	r2, [r6, #0]
 8005760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005764:	81a3      	strh	r3, [r4, #12]
 8005766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800576a:	e03e      	b.n	80057ea <__swsetup_r+0xba>
 800576c:	4b25      	ldr	r3, [pc, #148]	; (8005804 <__swsetup_r+0xd4>)
 800576e:	429c      	cmp	r4, r3
 8005770:	d101      	bne.n	8005776 <__swsetup_r+0x46>
 8005772:	68ac      	ldr	r4, [r5, #8]
 8005774:	e7eb      	b.n	800574e <__swsetup_r+0x1e>
 8005776:	4b24      	ldr	r3, [pc, #144]	; (8005808 <__swsetup_r+0xd8>)
 8005778:	429c      	cmp	r4, r3
 800577a:	bf08      	it	eq
 800577c:	68ec      	ldreq	r4, [r5, #12]
 800577e:	e7e6      	b.n	800574e <__swsetup_r+0x1e>
 8005780:	0751      	lsls	r1, r2, #29
 8005782:	d512      	bpl.n	80057aa <__swsetup_r+0x7a>
 8005784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005786:	b141      	cbz	r1, 800579a <__swsetup_r+0x6a>
 8005788:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800578c:	4299      	cmp	r1, r3
 800578e:	d002      	beq.n	8005796 <__swsetup_r+0x66>
 8005790:	4630      	mov	r0, r6
 8005792:	f000 f973 	bl	8005a7c <_free_r>
 8005796:	2300      	movs	r3, #0
 8005798:	6363      	str	r3, [r4, #52]	; 0x34
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	2300      	movs	r3, #0
 80057a4:	6063      	str	r3, [r4, #4]
 80057a6:	6923      	ldr	r3, [r4, #16]
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	89a3      	ldrh	r3, [r4, #12]
 80057ac:	f043 0308 	orr.w	r3, r3, #8
 80057b0:	81a3      	strh	r3, [r4, #12]
 80057b2:	6923      	ldr	r3, [r4, #16]
 80057b4:	b94b      	cbnz	r3, 80057ca <__swsetup_r+0x9a>
 80057b6:	89a3      	ldrh	r3, [r4, #12]
 80057b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80057bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c0:	d003      	beq.n	80057ca <__swsetup_r+0x9a>
 80057c2:	4621      	mov	r1, r4
 80057c4:	4630      	mov	r0, r6
 80057c6:	f000 f917 	bl	80059f8 <__smakebuf_r>
 80057ca:	89a2      	ldrh	r2, [r4, #12]
 80057cc:	f012 0301 	ands.w	r3, r2, #1
 80057d0:	d00c      	beq.n	80057ec <__swsetup_r+0xbc>
 80057d2:	2300      	movs	r3, #0
 80057d4:	60a3      	str	r3, [r4, #8]
 80057d6:	6963      	ldr	r3, [r4, #20]
 80057d8:	425b      	negs	r3, r3
 80057da:	61a3      	str	r3, [r4, #24]
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	b953      	cbnz	r3, 80057f6 <__swsetup_r+0xc6>
 80057e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80057e8:	d1ba      	bne.n	8005760 <__swsetup_r+0x30>
 80057ea:	bd70      	pop	{r4, r5, r6, pc}
 80057ec:	0792      	lsls	r2, r2, #30
 80057ee:	bf58      	it	pl
 80057f0:	6963      	ldrpl	r3, [r4, #20]
 80057f2:	60a3      	str	r3, [r4, #8]
 80057f4:	e7f2      	b.n	80057dc <__swsetup_r+0xac>
 80057f6:	2000      	movs	r0, #0
 80057f8:	e7f7      	b.n	80057ea <__swsetup_r+0xba>
 80057fa:	bf00      	nop
 80057fc:	2000000c 	.word	0x2000000c
 8005800:	08005c80 	.word	0x08005c80
 8005804:	08005ca0 	.word	0x08005ca0
 8005808:	08005c60 	.word	0x08005c60

0800580c <_close_r>:
 800580c:	b538      	push	{r3, r4, r5, lr}
 800580e:	4c06      	ldr	r4, [pc, #24]	; (8005828 <_close_r+0x1c>)
 8005810:	2300      	movs	r3, #0
 8005812:	4605      	mov	r5, r0
 8005814:	4608      	mov	r0, r1
 8005816:	6023      	str	r3, [r4, #0]
 8005818:	f7fb f9c7 	bl	8000baa <_close>
 800581c:	1c43      	adds	r3, r0, #1
 800581e:	d102      	bne.n	8005826 <_close_r+0x1a>
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	b103      	cbz	r3, 8005826 <_close_r+0x1a>
 8005824:	602b      	str	r3, [r5, #0]
 8005826:	bd38      	pop	{r3, r4, r5, pc}
 8005828:	200008b4 	.word	0x200008b4

0800582c <__sflush_r>:
 800582c:	898a      	ldrh	r2, [r1, #12]
 800582e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005832:	4605      	mov	r5, r0
 8005834:	0710      	lsls	r0, r2, #28
 8005836:	460c      	mov	r4, r1
 8005838:	d458      	bmi.n	80058ec <__sflush_r+0xc0>
 800583a:	684b      	ldr	r3, [r1, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	dc05      	bgt.n	800584c <__sflush_r+0x20>
 8005840:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005842:	2b00      	cmp	r3, #0
 8005844:	dc02      	bgt.n	800584c <__sflush_r+0x20>
 8005846:	2000      	movs	r0, #0
 8005848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800584c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800584e:	2e00      	cmp	r6, #0
 8005850:	d0f9      	beq.n	8005846 <__sflush_r+0x1a>
 8005852:	2300      	movs	r3, #0
 8005854:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005858:	682f      	ldr	r7, [r5, #0]
 800585a:	6a21      	ldr	r1, [r4, #32]
 800585c:	602b      	str	r3, [r5, #0]
 800585e:	d032      	beq.n	80058c6 <__sflush_r+0x9a>
 8005860:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005862:	89a3      	ldrh	r3, [r4, #12]
 8005864:	075a      	lsls	r2, r3, #29
 8005866:	d505      	bpl.n	8005874 <__sflush_r+0x48>
 8005868:	6863      	ldr	r3, [r4, #4]
 800586a:	1ac0      	subs	r0, r0, r3
 800586c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800586e:	b10b      	cbz	r3, 8005874 <__sflush_r+0x48>
 8005870:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005872:	1ac0      	subs	r0, r0, r3
 8005874:	2300      	movs	r3, #0
 8005876:	4602      	mov	r2, r0
 8005878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800587a:	6a21      	ldr	r1, [r4, #32]
 800587c:	4628      	mov	r0, r5
 800587e:	47b0      	blx	r6
 8005880:	1c43      	adds	r3, r0, #1
 8005882:	89a3      	ldrh	r3, [r4, #12]
 8005884:	d106      	bne.n	8005894 <__sflush_r+0x68>
 8005886:	6829      	ldr	r1, [r5, #0]
 8005888:	291d      	cmp	r1, #29
 800588a:	d848      	bhi.n	800591e <__sflush_r+0xf2>
 800588c:	4a29      	ldr	r2, [pc, #164]	; (8005934 <__sflush_r+0x108>)
 800588e:	40ca      	lsrs	r2, r1
 8005890:	07d6      	lsls	r6, r2, #31
 8005892:	d544      	bpl.n	800591e <__sflush_r+0xf2>
 8005894:	2200      	movs	r2, #0
 8005896:	6062      	str	r2, [r4, #4]
 8005898:	04d9      	lsls	r1, r3, #19
 800589a:	6922      	ldr	r2, [r4, #16]
 800589c:	6022      	str	r2, [r4, #0]
 800589e:	d504      	bpl.n	80058aa <__sflush_r+0x7e>
 80058a0:	1c42      	adds	r2, r0, #1
 80058a2:	d101      	bne.n	80058a8 <__sflush_r+0x7c>
 80058a4:	682b      	ldr	r3, [r5, #0]
 80058a6:	b903      	cbnz	r3, 80058aa <__sflush_r+0x7e>
 80058a8:	6560      	str	r0, [r4, #84]	; 0x54
 80058aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058ac:	602f      	str	r7, [r5, #0]
 80058ae:	2900      	cmp	r1, #0
 80058b0:	d0c9      	beq.n	8005846 <__sflush_r+0x1a>
 80058b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058b6:	4299      	cmp	r1, r3
 80058b8:	d002      	beq.n	80058c0 <__sflush_r+0x94>
 80058ba:	4628      	mov	r0, r5
 80058bc:	f000 f8de 	bl	8005a7c <_free_r>
 80058c0:	2000      	movs	r0, #0
 80058c2:	6360      	str	r0, [r4, #52]	; 0x34
 80058c4:	e7c0      	b.n	8005848 <__sflush_r+0x1c>
 80058c6:	2301      	movs	r3, #1
 80058c8:	4628      	mov	r0, r5
 80058ca:	47b0      	blx	r6
 80058cc:	1c41      	adds	r1, r0, #1
 80058ce:	d1c8      	bne.n	8005862 <__sflush_r+0x36>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0c5      	beq.n	8005862 <__sflush_r+0x36>
 80058d6:	2b1d      	cmp	r3, #29
 80058d8:	d001      	beq.n	80058de <__sflush_r+0xb2>
 80058da:	2b16      	cmp	r3, #22
 80058dc:	d101      	bne.n	80058e2 <__sflush_r+0xb6>
 80058de:	602f      	str	r7, [r5, #0]
 80058e0:	e7b1      	b.n	8005846 <__sflush_r+0x1a>
 80058e2:	89a3      	ldrh	r3, [r4, #12]
 80058e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058e8:	81a3      	strh	r3, [r4, #12]
 80058ea:	e7ad      	b.n	8005848 <__sflush_r+0x1c>
 80058ec:	690f      	ldr	r7, [r1, #16]
 80058ee:	2f00      	cmp	r7, #0
 80058f0:	d0a9      	beq.n	8005846 <__sflush_r+0x1a>
 80058f2:	0793      	lsls	r3, r2, #30
 80058f4:	680e      	ldr	r6, [r1, #0]
 80058f6:	bf08      	it	eq
 80058f8:	694b      	ldreq	r3, [r1, #20]
 80058fa:	600f      	str	r7, [r1, #0]
 80058fc:	bf18      	it	ne
 80058fe:	2300      	movne	r3, #0
 8005900:	eba6 0807 	sub.w	r8, r6, r7
 8005904:	608b      	str	r3, [r1, #8]
 8005906:	f1b8 0f00 	cmp.w	r8, #0
 800590a:	dd9c      	ble.n	8005846 <__sflush_r+0x1a>
 800590c:	4643      	mov	r3, r8
 800590e:	463a      	mov	r2, r7
 8005910:	6a21      	ldr	r1, [r4, #32]
 8005912:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005914:	4628      	mov	r0, r5
 8005916:	47b0      	blx	r6
 8005918:	2800      	cmp	r0, #0
 800591a:	dc06      	bgt.n	800592a <__sflush_r+0xfe>
 800591c:	89a3      	ldrh	r3, [r4, #12]
 800591e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005922:	81a3      	strh	r3, [r4, #12]
 8005924:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005928:	e78e      	b.n	8005848 <__sflush_r+0x1c>
 800592a:	4407      	add	r7, r0
 800592c:	eba8 0800 	sub.w	r8, r8, r0
 8005930:	e7e9      	b.n	8005906 <__sflush_r+0xda>
 8005932:	bf00      	nop
 8005934:	20400001 	.word	0x20400001

08005938 <_fflush_r>:
 8005938:	b538      	push	{r3, r4, r5, lr}
 800593a:	690b      	ldr	r3, [r1, #16]
 800593c:	4605      	mov	r5, r0
 800593e:	460c      	mov	r4, r1
 8005940:	b1db      	cbz	r3, 800597a <_fflush_r+0x42>
 8005942:	b118      	cbz	r0, 800594c <_fflush_r+0x14>
 8005944:	6983      	ldr	r3, [r0, #24]
 8005946:	b90b      	cbnz	r3, 800594c <_fflush_r+0x14>
 8005948:	f7ff fa8e 	bl	8004e68 <__sinit>
 800594c:	4b0c      	ldr	r3, [pc, #48]	; (8005980 <_fflush_r+0x48>)
 800594e:	429c      	cmp	r4, r3
 8005950:	d109      	bne.n	8005966 <_fflush_r+0x2e>
 8005952:	686c      	ldr	r4, [r5, #4]
 8005954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005958:	b17b      	cbz	r3, 800597a <_fflush_r+0x42>
 800595a:	4621      	mov	r1, r4
 800595c:	4628      	mov	r0, r5
 800595e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005962:	f7ff bf63 	b.w	800582c <__sflush_r>
 8005966:	4b07      	ldr	r3, [pc, #28]	; (8005984 <_fflush_r+0x4c>)
 8005968:	429c      	cmp	r4, r3
 800596a:	d101      	bne.n	8005970 <_fflush_r+0x38>
 800596c:	68ac      	ldr	r4, [r5, #8]
 800596e:	e7f1      	b.n	8005954 <_fflush_r+0x1c>
 8005970:	4b05      	ldr	r3, [pc, #20]	; (8005988 <_fflush_r+0x50>)
 8005972:	429c      	cmp	r4, r3
 8005974:	bf08      	it	eq
 8005976:	68ec      	ldreq	r4, [r5, #12]
 8005978:	e7ec      	b.n	8005954 <_fflush_r+0x1c>
 800597a:	2000      	movs	r0, #0
 800597c:	bd38      	pop	{r3, r4, r5, pc}
 800597e:	bf00      	nop
 8005980:	08005c80 	.word	0x08005c80
 8005984:	08005ca0 	.word	0x08005ca0
 8005988:	08005c60 	.word	0x08005c60

0800598c <_lseek_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	4c07      	ldr	r4, [pc, #28]	; (80059ac <_lseek_r+0x20>)
 8005990:	4605      	mov	r5, r0
 8005992:	4608      	mov	r0, r1
 8005994:	4611      	mov	r1, r2
 8005996:	2200      	movs	r2, #0
 8005998:	6022      	str	r2, [r4, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	f7fb f92c 	bl	8000bf8 <_lseek>
 80059a0:	1c43      	adds	r3, r0, #1
 80059a2:	d102      	bne.n	80059aa <_lseek_r+0x1e>
 80059a4:	6823      	ldr	r3, [r4, #0]
 80059a6:	b103      	cbz	r3, 80059aa <_lseek_r+0x1e>
 80059a8:	602b      	str	r3, [r5, #0]
 80059aa:	bd38      	pop	{r3, r4, r5, pc}
 80059ac:	200008b4 	.word	0x200008b4

080059b0 <__swhatbuf_r>:
 80059b0:	b570      	push	{r4, r5, r6, lr}
 80059b2:	460e      	mov	r6, r1
 80059b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b8:	2900      	cmp	r1, #0
 80059ba:	b096      	sub	sp, #88	; 0x58
 80059bc:	4614      	mov	r4, r2
 80059be:	461d      	mov	r5, r3
 80059c0:	da07      	bge.n	80059d2 <__swhatbuf_r+0x22>
 80059c2:	2300      	movs	r3, #0
 80059c4:	602b      	str	r3, [r5, #0]
 80059c6:	89b3      	ldrh	r3, [r6, #12]
 80059c8:	061a      	lsls	r2, r3, #24
 80059ca:	d410      	bmi.n	80059ee <__swhatbuf_r+0x3e>
 80059cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059d0:	e00e      	b.n	80059f0 <__swhatbuf_r+0x40>
 80059d2:	466a      	mov	r2, sp
 80059d4:	f000 f8b2 	bl	8005b3c <_fstat_r>
 80059d8:	2800      	cmp	r0, #0
 80059da:	dbf2      	blt.n	80059c2 <__swhatbuf_r+0x12>
 80059dc:	9a01      	ldr	r2, [sp, #4]
 80059de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80059e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80059e6:	425a      	negs	r2, r3
 80059e8:	415a      	adcs	r2, r3
 80059ea:	602a      	str	r2, [r5, #0]
 80059ec:	e7ee      	b.n	80059cc <__swhatbuf_r+0x1c>
 80059ee:	2340      	movs	r3, #64	; 0x40
 80059f0:	2000      	movs	r0, #0
 80059f2:	6023      	str	r3, [r4, #0]
 80059f4:	b016      	add	sp, #88	; 0x58
 80059f6:	bd70      	pop	{r4, r5, r6, pc}

080059f8 <__smakebuf_r>:
 80059f8:	898b      	ldrh	r3, [r1, #12]
 80059fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059fc:	079d      	lsls	r5, r3, #30
 80059fe:	4606      	mov	r6, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	d507      	bpl.n	8005a14 <__smakebuf_r+0x1c>
 8005a04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	6123      	str	r3, [r4, #16]
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	6163      	str	r3, [r4, #20]
 8005a10:	b002      	add	sp, #8
 8005a12:	bd70      	pop	{r4, r5, r6, pc}
 8005a14:	ab01      	add	r3, sp, #4
 8005a16:	466a      	mov	r2, sp
 8005a18:	f7ff ffca 	bl	80059b0 <__swhatbuf_r>
 8005a1c:	9900      	ldr	r1, [sp, #0]
 8005a1e:	4605      	mov	r5, r0
 8005a20:	4630      	mov	r0, r6
 8005a22:	f7ff faab 	bl	8004f7c <_malloc_r>
 8005a26:	b948      	cbnz	r0, 8005a3c <__smakebuf_r+0x44>
 8005a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a2c:	059a      	lsls	r2, r3, #22
 8005a2e:	d4ef      	bmi.n	8005a10 <__smakebuf_r+0x18>
 8005a30:	f023 0303 	bic.w	r3, r3, #3
 8005a34:	f043 0302 	orr.w	r3, r3, #2
 8005a38:	81a3      	strh	r3, [r4, #12]
 8005a3a:	e7e3      	b.n	8005a04 <__smakebuf_r+0xc>
 8005a3c:	4b0d      	ldr	r3, [pc, #52]	; (8005a74 <__smakebuf_r+0x7c>)
 8005a3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005a40:	89a3      	ldrh	r3, [r4, #12]
 8005a42:	6020      	str	r0, [r4, #0]
 8005a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a48:	81a3      	strh	r3, [r4, #12]
 8005a4a:	9b00      	ldr	r3, [sp, #0]
 8005a4c:	6163      	str	r3, [r4, #20]
 8005a4e:	9b01      	ldr	r3, [sp, #4]
 8005a50:	6120      	str	r0, [r4, #16]
 8005a52:	b15b      	cbz	r3, 8005a6c <__smakebuf_r+0x74>
 8005a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a58:	4630      	mov	r0, r6
 8005a5a:	f000 f881 	bl	8005b60 <_isatty_r>
 8005a5e:	b128      	cbz	r0, 8005a6c <__smakebuf_r+0x74>
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	f023 0303 	bic.w	r3, r3, #3
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	81a3      	strh	r3, [r4, #12]
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	431d      	orrs	r5, r3
 8005a70:	81a5      	strh	r5, [r4, #12]
 8005a72:	e7cd      	b.n	8005a10 <__smakebuf_r+0x18>
 8005a74:	08004e31 	.word	0x08004e31

08005a78 <__malloc_lock>:
 8005a78:	4770      	bx	lr

08005a7a <__malloc_unlock>:
 8005a7a:	4770      	bx	lr

08005a7c <_free_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4605      	mov	r5, r0
 8005a80:	2900      	cmp	r1, #0
 8005a82:	d045      	beq.n	8005b10 <_free_r+0x94>
 8005a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a88:	1f0c      	subs	r4, r1, #4
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	bfb8      	it	lt
 8005a8e:	18e4      	addlt	r4, r4, r3
 8005a90:	f7ff fff2 	bl	8005a78 <__malloc_lock>
 8005a94:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <_free_r+0x98>)
 8005a96:	6813      	ldr	r3, [r2, #0]
 8005a98:	4610      	mov	r0, r2
 8005a9a:	b933      	cbnz	r3, 8005aaa <_free_r+0x2e>
 8005a9c:	6063      	str	r3, [r4, #4]
 8005a9e:	6014      	str	r4, [r2, #0]
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005aa6:	f7ff bfe8 	b.w	8005a7a <__malloc_unlock>
 8005aaa:	42a3      	cmp	r3, r4
 8005aac:	d90c      	bls.n	8005ac8 <_free_r+0x4c>
 8005aae:	6821      	ldr	r1, [r4, #0]
 8005ab0:	1862      	adds	r2, r4, r1
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	bf04      	itt	eq
 8005ab6:	681a      	ldreq	r2, [r3, #0]
 8005ab8:	685b      	ldreq	r3, [r3, #4]
 8005aba:	6063      	str	r3, [r4, #4]
 8005abc:	bf04      	itt	eq
 8005abe:	1852      	addeq	r2, r2, r1
 8005ac0:	6022      	streq	r2, [r4, #0]
 8005ac2:	6004      	str	r4, [r0, #0]
 8005ac4:	e7ec      	b.n	8005aa0 <_free_r+0x24>
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	b10a      	cbz	r2, 8005ad0 <_free_r+0x54>
 8005acc:	42a2      	cmp	r2, r4
 8005ace:	d9fa      	bls.n	8005ac6 <_free_r+0x4a>
 8005ad0:	6819      	ldr	r1, [r3, #0]
 8005ad2:	1858      	adds	r0, r3, r1
 8005ad4:	42a0      	cmp	r0, r4
 8005ad6:	d10b      	bne.n	8005af0 <_free_r+0x74>
 8005ad8:	6820      	ldr	r0, [r4, #0]
 8005ada:	4401      	add	r1, r0
 8005adc:	1858      	adds	r0, r3, r1
 8005ade:	4282      	cmp	r2, r0
 8005ae0:	6019      	str	r1, [r3, #0]
 8005ae2:	d1dd      	bne.n	8005aa0 <_free_r+0x24>
 8005ae4:	6810      	ldr	r0, [r2, #0]
 8005ae6:	6852      	ldr	r2, [r2, #4]
 8005ae8:	605a      	str	r2, [r3, #4]
 8005aea:	4401      	add	r1, r0
 8005aec:	6019      	str	r1, [r3, #0]
 8005aee:	e7d7      	b.n	8005aa0 <_free_r+0x24>
 8005af0:	d902      	bls.n	8005af8 <_free_r+0x7c>
 8005af2:	230c      	movs	r3, #12
 8005af4:	602b      	str	r3, [r5, #0]
 8005af6:	e7d3      	b.n	8005aa0 <_free_r+0x24>
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	1821      	adds	r1, r4, r0
 8005afc:	428a      	cmp	r2, r1
 8005afe:	bf04      	itt	eq
 8005b00:	6811      	ldreq	r1, [r2, #0]
 8005b02:	6852      	ldreq	r2, [r2, #4]
 8005b04:	6062      	str	r2, [r4, #4]
 8005b06:	bf04      	itt	eq
 8005b08:	1809      	addeq	r1, r1, r0
 8005b0a:	6021      	streq	r1, [r4, #0]
 8005b0c:	605c      	str	r4, [r3, #4]
 8005b0e:	e7c7      	b.n	8005aa0 <_free_r+0x24>
 8005b10:	bd38      	pop	{r3, r4, r5, pc}
 8005b12:	bf00      	nop
 8005b14:	20000090 	.word	0x20000090

08005b18 <_read_r>:
 8005b18:	b538      	push	{r3, r4, r5, lr}
 8005b1a:	4c07      	ldr	r4, [pc, #28]	; (8005b38 <_read_r+0x20>)
 8005b1c:	4605      	mov	r5, r0
 8005b1e:	4608      	mov	r0, r1
 8005b20:	4611      	mov	r1, r2
 8005b22:	2200      	movs	r2, #0
 8005b24:	6022      	str	r2, [r4, #0]
 8005b26:	461a      	mov	r2, r3
 8005b28:	f7fb f806 	bl	8000b38 <_read>
 8005b2c:	1c43      	adds	r3, r0, #1
 8005b2e:	d102      	bne.n	8005b36 <_read_r+0x1e>
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	b103      	cbz	r3, 8005b36 <_read_r+0x1e>
 8005b34:	602b      	str	r3, [r5, #0]
 8005b36:	bd38      	pop	{r3, r4, r5, pc}
 8005b38:	200008b4 	.word	0x200008b4

08005b3c <_fstat_r>:
 8005b3c:	b538      	push	{r3, r4, r5, lr}
 8005b3e:	4c07      	ldr	r4, [pc, #28]	; (8005b5c <_fstat_r+0x20>)
 8005b40:	2300      	movs	r3, #0
 8005b42:	4605      	mov	r5, r0
 8005b44:	4608      	mov	r0, r1
 8005b46:	4611      	mov	r1, r2
 8005b48:	6023      	str	r3, [r4, #0]
 8005b4a:	f7fb f83a 	bl	8000bc2 <_fstat>
 8005b4e:	1c43      	adds	r3, r0, #1
 8005b50:	d102      	bne.n	8005b58 <_fstat_r+0x1c>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	b103      	cbz	r3, 8005b58 <_fstat_r+0x1c>
 8005b56:	602b      	str	r3, [r5, #0]
 8005b58:	bd38      	pop	{r3, r4, r5, pc}
 8005b5a:	bf00      	nop
 8005b5c:	200008b4 	.word	0x200008b4

08005b60 <_isatty_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4c06      	ldr	r4, [pc, #24]	; (8005b7c <_isatty_r+0x1c>)
 8005b64:	2300      	movs	r3, #0
 8005b66:	4605      	mov	r5, r0
 8005b68:	4608      	mov	r0, r1
 8005b6a:	6023      	str	r3, [r4, #0]
 8005b6c:	f7fb f839 	bl	8000be2 <_isatty>
 8005b70:	1c43      	adds	r3, r0, #1
 8005b72:	d102      	bne.n	8005b7a <_isatty_r+0x1a>
 8005b74:	6823      	ldr	r3, [r4, #0]
 8005b76:	b103      	cbz	r3, 8005b7a <_isatty_r+0x1a>
 8005b78:	602b      	str	r3, [r5, #0]
 8005b7a:	bd38      	pop	{r3, r4, r5, pc}
 8005b7c:	200008b4 	.word	0x200008b4

08005b80 <_init>:
 8005b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b82:	bf00      	nop
 8005b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b86:	bc08      	pop	{r3}
 8005b88:	469e      	mov	lr, r3
 8005b8a:	4770      	bx	lr

08005b8c <_fini>:
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8e:	bf00      	nop
 8005b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b92:	bc08      	pop	{r3}
 8005b94:	469e      	mov	lr, r3
 8005b96:	4770      	bx	lr
