{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715814749976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715814749976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 20:12:29 2024 " "Processing started: Wed May 15 20:12:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715814749976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715814749976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715814749976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715814750418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/divisorclock50mhz_to_1hz/divisorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/divisorclock50mhz_to_1hz/divisorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorClock-rtl " "Found design unit 1: DivisorClock-rtl" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Sinalizador-teste " "Found design unit 1: tb_Sinalizador-teste" {  } { { "tb_Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Sinalizador " "Found entity 1: tb_Sinalizador" {  } { { "tb_Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Arch " "Found design unit 1: Datapath-Arch" {  } { { "../Datapath/Datapath.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/regw/regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/regw/regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegW-RTL " "Found design unit 1: RegW-RTL" {  } { { "../RegW/RegW.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegW " "Found entity 1: RegW" {  } { { "../RegW/RegW.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/reg_ma/reg_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/reg_ma/reg_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_MA-arch " "Found design unit 1: Reg_MA-arch" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_MA " "Found entity 1: Reg_MA" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-dataflow " "Found design unit 1: Comparador-dataflow" {  } { { "../Comparador/Comparador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-arch " "Found design unit 1: Controladora-arch" {  } { { "../Controladora/Controladora.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sinalizador-Arch " "Found design unit 1: Sinalizador-Arch" {  } { { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sinalizador " "Found entity 1: Sinalizador" {  } { { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814750995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sinalizador " "Elaborating entity \"Sinalizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715814751105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:clk " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:clk\"" {  } { { "Sinalizador.vhd" "clk" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:Controle " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:Controle\"" {  } { { "Sinalizador.vhd" "Controle" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:ViaDados " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:ViaDados\"" {  } { { "Sinalizador.vhd" "ViaDados" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:ViaDados\|RegW:RegistradorE " "Elaborating entity \"RegW\" for hierarchy \"Datapath:ViaDados\|RegW:RegistradorE\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorE" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_MA Datapath:ViaDados\|Reg_MA:RegistradorMedia " "Elaborating entity \"Reg_MA\" for hierarchy \"Datapath:ViaDados\|Reg_MA:RegistradorMedia\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorMedia" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751167 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814751167 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814751167 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814751167 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814751167 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma Reg_MA.vhd(33) " "VHDL Process Statement warning at Reg_MA.vhd(33): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814751167 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Datapath:ViaDados\|Comparador:Comp " "Elaborating entity \"Comparador\" for hierarchy \"Datapath:ViaDados\|Comparador:Comp\"" {  } { { "../Datapath/Datapath.vhd" "Comp" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Datapath:ViaDados\|Bcd_7seg:Led7segmentos " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Datapath:ViaDados\|Bcd_7seg:Led7segmentos\"" {  } { { "../Datapath/Datapath.vhd" "Led7segmentos" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:ViaDados\|RegW:RegistradorS " "Elaborating entity \"RegW\" for hierarchy \"Datapath:ViaDados\|RegW:RegistradorS\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorS" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814751183 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715814751792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715814751995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715814751995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715814752058 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715814752058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715814752058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715814752058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715814752073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 20:12:32 2024 " "Processing ended: Wed May 15 20:12:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715814752073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715814752073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715814752073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715814752073 ""}
