# project 1
A half adder designed using verilog premitives.


