Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Aug 31 13:15:13 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Reaction_Timer_control_sets_placed.rpt
| Design       : Reaction_Timer
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            4 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           12 |
| No           | No                    | Yes                    |              32 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |              82 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------+-------------------------+------------------+----------------+
|  stim_reg_i_1_n_0        |                         |                         |                1 |              2 |
|  run_reg_i_2_n_0         |                         |                         |                1 |              4 |
|  clk_IBUF_BUFG           | timer/d1_reg[3]_i_2_n_0 | timer/d1_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG           | timer/d2_next           | timer/d2_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG           | timer/d3_next           | timer_clr               |                2 |              8 |
|  clk_IBUF_BUFG           | timer/ms_tick           | timer/d0_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG           | timer/E[0]              | btnc_IBUF               |                2 |             12 |
|  clk_IBUF_BUFG           |                         | btnc_IBUF               |                3 |             32 |
|  clk_IBUF_BUFG           |                         |                         |                5 |             36 |
|  rgb_led2_reg[2]_i_2_n_0 |                         |                         |                5 |             38 |
|  clk_IBUF_BUFG           | run                     | timer/ms_reg[0]_i_1_n_0 |                7 |             50 |
+--------------------------+-------------------------+-------------------------+------------------+----------------+


