<stg><name>fully_connected.7</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights

]]></Node>
<StgValue><ssdm name="weights_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln56_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="63" op_0_bw="62">
<![CDATA[
entry:7 %sext_ln56 = sext i62 %trunc_ln56_1

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %store_ln56 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %store_ln56 = store i10 0, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln56 = br void %VITIS_LOOP_58_2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_2:0 %phi_mul_load = load i10 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_2:1 %i_10 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_58_2:2 %add_ln56_1 = add i10 %phi_mul_load, i10 84

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_58_2:3 %icmp_ln56 = icmp_eq  i4 %i_10, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_58_2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_58_2:5 %add_ln56 = add i4 %i_10, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_58_2:6 %br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_58_2.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="63" op_0_bw="4">
<![CDATA[
VITIS_LOOP_58_2.split:0 %zext_ln56 = zext i4 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_58_2.split:2 %add_ln57 = add i63 %zext_ln56, i63 %sext_ln56

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_58_2.split:3 %sext_ln57 = sext i63 %add_ln57

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_58_2.split:4 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:9 %store_ln56 = store i4 %add_ln56, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:10 %store_ln56 = store i10 %add_ln56_1, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.end15:0 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:6 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:7 %sum = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="62" op_6_bw="10" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:8 %call_ln57 = call void @fully_connected.7_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i4 %i_10, i32 %input_r, i62 %trunc_ln, i10 %phi_mul_load, i32 %gmem

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="50" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="51" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="62" op_6_bw="10" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:8 %call_ln57 = call void @fully_connected.7_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i4 %i_10, i32 %input_r, i62 %trunc_ln, i10 %phi_mul_load, i32 %gmem

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>

<operation id="52" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:11 %br_ln56 = br void %VITIS_LOOP_58_2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="70" name="weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weights"/></StgValue>
</port>
<port id="71" name="bias" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="phi_mul" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_72" to="i" fromId="72" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="77" from="gmem" to="specinterface_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="79" from="empty_9" to="specinterface_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="84" from="empty_21" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="88" from="empty_22" to="specinterface_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="empty_24" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="91" from="empty_21" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="97" from="empty_21" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="98" from="empty_21" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i64" to="bias_read" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="bias" to="bias_read" fromId="71" toId="17">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i64" to="weights_read" fromId="102" toId="18">
</dataflow>
<dataflow id="106" from="weights" to="weights_read" fromId="70" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="weights_read" to="trunc_ln" fromId="18" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="trunc_ln" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="trunc_ln" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln56_1" fromId="107" toId="20">
</dataflow>
<dataflow id="115" from="bias_read" to="trunc_ln56_1" fromId="17" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_110" to="trunc_ln56_1" fromId="110" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_112" to="trunc_ln56_1" fromId="112" toId="20">
</dataflow>
<dataflow id="118" from="trunc_ln56_1" to="sext_ln56" fromId="20" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln56" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="i" to="store_ln56" fromId="15" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln56" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="phi_mul" to="store_ln56" fromId="14" toId="23">
</dataflow>
<dataflow id="125" from="phi_mul" to="phi_mul_load" fromId="14" toId="25">
</dataflow>
<dataflow id="126" from="i" to="i_10" fromId="15" toId="26">
</dataflow>
<dataflow id="127" from="phi_mul_load" to="add_ln56_1" fromId="25" toId="27">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln56_1" fromId="128" toId="27">
</dataflow>
<dataflow id="130" from="i_10" to="icmp_ln56" fromId="26" toId="28">
</dataflow>
<dataflow id="132" from="StgValue_131" to="icmp_ln56" fromId="131" toId="28">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_135" to="speclooptripcount_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_135" to="speclooptripcount_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="138" from="StgValue_135" to="speclooptripcount_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="139" from="i_10" to="add_ln56" fromId="26" toId="30">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln56" fromId="140" toId="30">
</dataflow>
<dataflow id="142" from="icmp_ln56" to="br_ln56" fromId="28" toId="31">
</dataflow>
<dataflow id="143" from="i_10" to="zext_ln56" fromId="26" toId="32">
</dataflow>
<dataflow id="144" from="zext_ln56" to="add_ln57" fromId="32" toId="33">
</dataflow>
<dataflow id="145" from="sext_ln56" to="add_ln57" fromId="21" toId="33">
</dataflow>
<dataflow id="146" from="add_ln57" to="sext_ln57" fromId="33" toId="34">
</dataflow>
<dataflow id="147" from="gmem" to="gmem_addr" fromId="69" toId="35">
</dataflow>
<dataflow id="148" from="sext_ln57" to="gmem_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="149" from="add_ln56" to="store_ln56" fromId="30" toId="36">
</dataflow>
<dataflow id="150" from="i" to="store_ln56" fromId="15" toId="36">
</dataflow>
<dataflow id="151" from="add_ln56_1" to="store_ln56" fromId="27" toId="37">
</dataflow>
<dataflow id="152" from="phi_mul" to="store_ln56" fromId="14" toId="37">
</dataflow>
<dataflow id="154" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="gmem_addr" to="gmem_load_req" fromId="35" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_72" to="gmem_load_req" fromId="72" toId="39">
</dataflow>
<dataflow id="157" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="40">
</dataflow>
<dataflow id="158" from="gmem_addr" to="gmem_load_req" fromId="35" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_72" to="gmem_load_req" fromId="72" toId="40">
</dataflow>
<dataflow id="160" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="41">
</dataflow>
<dataflow id="161" from="gmem_addr" to="gmem_load_req" fromId="35" toId="41">
</dataflow>
<dataflow id="162" from="StgValue_72" to="gmem_load_req" fromId="72" toId="41">
</dataflow>
<dataflow id="163" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="42">
</dataflow>
<dataflow id="164" from="gmem_addr" to="gmem_load_req" fromId="35" toId="42">
</dataflow>
<dataflow id="165" from="StgValue_72" to="gmem_load_req" fromId="72" toId="42">
</dataflow>
<dataflow id="166" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="43">
</dataflow>
<dataflow id="167" from="gmem_addr" to="gmem_load_req" fromId="35" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_72" to="gmem_load_req" fromId="72" toId="43">
</dataflow>
<dataflow id="169" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="44">
</dataflow>
<dataflow id="170" from="gmem_addr" to="gmem_load_req" fromId="35" toId="44">
</dataflow>
<dataflow id="171" from="StgValue_72" to="gmem_load_req" fromId="72" toId="44">
</dataflow>
<dataflow id="172" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="45">
</dataflow>
<dataflow id="173" from="gmem_addr" to="gmem_load_req" fromId="35" toId="45">
</dataflow>
<dataflow id="174" from="StgValue_72" to="gmem_load_req" fromId="72" toId="45">
</dataflow>
<dataflow id="175" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="153" toId="46">
</dataflow>
<dataflow id="176" from="gmem_addr" to="gmem_load_req" fromId="35" toId="46">
</dataflow>
<dataflow id="177" from="StgValue_72" to="gmem_load_req" fromId="72" toId="46">
</dataflow>
<dataflow id="179" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="178" toId="47">
</dataflow>
<dataflow id="180" from="gmem_addr" to="gmem_addr_read" fromId="35" toId="47">
</dataflow>
<dataflow id="181" from="gmem_addr_read" to="sum" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="fully_connected.7_Pipeline_VITIS_LOOP_58_2" to="call_ln57" fromId="182" toId="49">
</dataflow>
<dataflow id="184" from="sum" to="call_ln57" fromId="48" toId="49">
</dataflow>
<dataflow id="185" from="output_r" to="call_ln57" fromId="68" toId="49">
</dataflow>
<dataflow id="186" from="i_10" to="call_ln57" fromId="26" toId="49">
</dataflow>
<dataflow id="187" from="input_r" to="call_ln57" fromId="67" toId="49">
</dataflow>
<dataflow id="188" from="trunc_ln" to="call_ln57" fromId="19" toId="49">
</dataflow>
<dataflow id="189" from="phi_mul_load" to="call_ln57" fromId="25" toId="49">
</dataflow>
<dataflow id="190" from="gmem" to="call_ln57" fromId="69" toId="49">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="191" toId="50">
</dataflow>
<dataflow id="194" from="empty_19" to="specloopname_ln56" fromId="193" toId="50">
</dataflow>
<dataflow id="195" from="fully_connected.7_Pipeline_VITIS_LOOP_58_2" to="call_ln57" fromId="182" toId="51">
</dataflow>
<dataflow id="196" from="sum" to="call_ln57" fromId="48" toId="51">
</dataflow>
<dataflow id="197" from="output_r" to="call_ln57" fromId="68" toId="51">
</dataflow>
<dataflow id="198" from="i_10" to="call_ln57" fromId="26" toId="51">
</dataflow>
<dataflow id="199" from="input_r" to="call_ln57" fromId="67" toId="51">
</dataflow>
<dataflow id="200" from="trunc_ln" to="call_ln57" fromId="19" toId="51">
</dataflow>
<dataflow id="201" from="phi_mul_load" to="call_ln57" fromId="25" toId="51">
</dataflow>
<dataflow id="202" from="gmem" to="call_ln57" fromId="69" toId="51">
</dataflow>
<dataflow id="203" from="icmp_ln56" to="StgValue_2" fromId="28" toId="2">
</dataflow>
</dataflows>


</stg>
