Analysis & Synthesis report for top_greedy_snake
Fri Dec 06 20:25:14 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_greedy_snake|Snake:U3|direct_r
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated
 19. Source assignments for game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0|altsyncram_ev71:auto_generated
 20. Source assignments for game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0|altsyncram_r181:auto_generated
 21. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_ctl:U_vga_ctl
 23. Parameter Settings for User Entity Instance: seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst
 24. Parameter Settings for Inferred Entity Instance: game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0
 25. Parameter Settings for Inferred Entity Instance: game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0
 26. Parameter Settings for Inferred Entity Instance: game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "seg_595_dynamic:seg_595_dynamic_inst"
 30. Port Connectivity Checks: "game_over:Ugame_over"
 31. Port Connectivity Checks: "game_start:Ugame_start|rom_snakeg:Urom_snakeg"
 32. Port Connectivity Checks: "game_start:Ugame_start"
 33. Port Connectivity Checks: "vga_ctl:U_vga_ctl"
 34. Port Connectivity Checks: "Snake_VGA:USnake_VGA"
 35. Port Connectivity Checks: "Snake:U3"
 36. Port Connectivity Checks: "clk_gen:clk_gen_inst"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 06 20:25:14 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; top_greedy_snake                            ;
; Top-level Entity Name              ; top_greedy_snake                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,315                                       ;
;     Total combinational functions  ; 1,266                                       ;
;     Dedicated logic registers      ; 612                                         ;
; Total registers                    ; 612                                         ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 90,112                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top_greedy_snake   ; top_greedy_snake   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-24        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; ../rtl/rom_snaker.v                                  ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/rom_snaker.v                                         ;         ;
; ../rtl/rom_snakeg.v                                  ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/rom_snakeg.v                                         ;         ;
; ../rtl/rom_snakeb.v                                  ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/rom_snakeb.v                                         ;         ;
; ../rtl/rom_st.v                                      ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/rom_st.v                                             ;         ;
; ../rtl/rom_go.v                                      ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/rom_go.v                                             ;         ;
; ../rtl/ip/clk_gen/clk_gen.v                          ; yes             ; User Wizard-Generated File                            ; E:/MyPrj/69_YH_snake_vga/rtl/ip/clk_gen/clk_gen.v                                 ;         ;
; ../rtl/vga_parameter.vh                              ; yes             ; User Unspecified File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/vga_parameter.vh                                     ;         ;
; ../rtl/vga_ctl.v                                     ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/vga_ctl.v                                            ;         ;
; ../rtl/seg_dynamic.v                                 ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/seg_dynamic.v                                        ;         ;
; ../rtl/seg_595_dynamic.v                             ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/seg_595_dynamic.v                                    ;         ;
; ../rtl/hc595_ctrl.v                                  ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/hc595_ctrl.v                                         ;         ;
; ../rtl/bcd_8421.v                                    ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/bcd_8421.v                                           ;         ;
; ../rtl/top_greedy_snake.v                            ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/top_greedy_snake.v                                   ;         ;
; ../rtl/Snake_VGA.v                                   ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/Snake_VGA.v                                          ;         ;
; ../rtl/Snake_Eatting_Apple.v                         ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/Snake_Eatting_Apple.v                                ;         ;
; ../rtl/Snake.v                                       ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/Snake.v                                              ;         ;
; ../rtl/Key.v                                         ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/Key.v                                                ;         ;
; ../rtl/Game_Ctrl_Unit.v                              ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/Game_Ctrl_Unit.v                                     ;         ;
; ../rtl/snake_length.v                                ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/snake_length.v                                       ;         ;
; ../rtl/game_start.v                                  ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/game_start.v                                         ;         ;
; ../rtl/game_over.v                                   ; yes             ; User Verilog HDL File                                 ; E:/MyPrj/69_YH_snake_vga/rtl/game_over.v                                          ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                                       ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/clk_gen_altpll.v                                  ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/clk_gen_altpll.v                                  ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; d:/myworksoft/quartusii13/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_fc81.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/altsyncram_fc81.tdf                               ;         ;
; db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/MyPrj/69_YH_snake_vga/prj/db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif ;         ;
; db/altsyncram_ev71.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/altsyncram_ev71.tdf                               ;         ;
; db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/MyPrj/69_YH_snake_vga/prj/db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif     ;         ;
; db/decode_f8a.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/decode_f8a.tdf                                    ;         ;
; db/mux_vmb.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/mux_vmb.tdf                                       ;         ;
; db/altsyncram_r181.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/MyPrj/69_YH_snake_vga/prj/db/altsyncram_r181.tdf                               ;         ;
; db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/MyPrj/69_YH_snake_vga/prj/db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif     ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,315     ;
;                                             ;           ;
; Total combinational functions               ; 1266      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 614       ;
;     -- 3 input functions                    ; 327       ;
;     -- <=2 input functions                  ; 325       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1020      ;
;     -- arithmetic mode                      ; 246       ;
;                                             ;           ;
; Total registers                             ; 612       ;
;     -- Dedicated logic registers            ; 612       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
; Total memory bits                           ; 90112     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 543       ;
; Total fan-out                               ; 6605      ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_greedy_snake                            ; 1266 (18)         ; 612 (0)      ; 90112       ; 0            ; 0       ; 0         ; 33   ; 0            ; |top_greedy_snake                                                                                                                ;              ;
;    |Game_Ctrl_Unit:U1|                       ; 118 (118)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|Game_Ctrl_Unit:U1                                                                                              ;              ;
;    |Key:U5|                                  ; 54 (54)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|Key:U5                                                                                                         ;              ;
;    |Snake:U3|                                ; 590 (590)         ; 255 (255)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|Snake:U3                                                                                                       ;              ;
;    |Snake_Eatting_Apple:U2|                  ; 98 (98)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|Snake_Eatting_Apple:U2                                                                                         ;              ;
;    |Snake_VGA:USnake_VGA|                    ; 23 (23)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|Snake_VGA:USnake_VGA                                                                                           ;              ;
;    |clk_gen:clk_gen_inst|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|clk_gen:clk_gen_inst                                                                                           ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|clk_gen:clk_gen_inst|altpll:altpll_component                                                                   ;              ;
;          |clk_gen_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                     ;              ;
;    |game_over:Ugame_over|                    ; 35 (31)           ; 18 (16)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_over:Ugame_over                                                                                           ;              ;
;       |rom_go:Urom_go|                       ; 4 (0)             ; 2 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_over:Ugame_over|rom_go:Urom_go                                                                            ;              ;
;          |altsyncram:ram_rtl_0|              ; 4 (0)             ; 2 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0                                                       ;              ;
;             |altsyncram_r181:auto_generated| ; 4 (0)             ; 2 (2)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0|altsyncram_r181:auto_generated                        ;              ;
;                |decode_f8a:rden_decode|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0|altsyncram_r181:auto_generated|decode_f8a:rden_decode ;              ;
;    |game_start:Ugame_start|                  ; 34 (32)           ; 21 (19)      ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start                                                                                         ;              ;
;       |rom_snaker:Urom_snaker|               ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_snaker:Urom_snaker                                                                  ;              ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0                                             ;              ;
;             |altsyncram_fc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated              ;              ;
;       |rom_st:Urom_st|                       ; 2 (0)             ; 2 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_st:Urom_st                                                                          ;              ;
;          |altsyncram:ram_rtl_0|              ; 2 (0)             ; 2 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0                                                     ;              ;
;             |altsyncram_ev71:auto_generated| ; 2 (0)             ; 2 (2)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0|altsyncram_ev71:auto_generated                      ;              ;
;                |mux_vmb:mux2|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0|altsyncram_ev71:auto_generated|mux_vmb:mux2         ;              ;
;    |seg_595_dynamic:seg_595_dynamic_inst|    ; 193 (0)           ; 146 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst                                                                           ;              ;
;       |hc595_ctrl:hc595_ctrl_inst|           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                                                ;              ;
;       |seg_dynamic:seg_dynamic_inst|         ; 173 (83)          ; 137 (65)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                                              ;              ;
;          |bcd_8421:bcd_8421_inst|            ; 90 (90)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst                       ;              ;
;    |snake_length:Usnake_length|              ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|snake_length:Usnake_length                                                                                     ;              ;
;    |vga_ctl:U_vga_ctl|                       ; 94 (94)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_greedy_snake|vga_ctl:U_vga_ctl                                                                                              ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; Name                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                  ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0|altsyncram_r181:auto_generated|ALTSYNCRAM           ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif     ;
; game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif ;
; game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0|altsyncram_ev71:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif     ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+---------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |top_greedy_snake|clk_gen:clk_gen_inst ; E:/MyPrj/69_YH_snake_vga/rtl/ip/clk_gen/clk_gen.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top_greedy_snake|Snake:U3|direct_r                           ;
+----------------+-------------+---------------+---------------+----------------+
; Name           ; direct_r.UP ; direct_r.LEFT ; direct_r.DOWN ; direct_r.RIGHT ;
+----------------+-------------+---------------+---------------+----------------+
; direct_r.RIGHT ; 0           ; 0             ; 0             ; 0              ;
; direct_r.DOWN  ; 0           ; 0             ; 1             ; 1              ;
; direct_r.LEFT  ; 0           ; 1             ; 0             ; 1              ;
; direct_r.UP    ; 1           ; 0             ; 0             ; 1              ;
+----------------+-------------+---------------+---------------+----------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; Snake:U3|snake[0]                                  ; Snake_VGA:USnake_VGA|always0 ; yes                    ;
; Snake:U3|snake[1]                                  ; Snake_VGA:USnake_VGA|always0 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; game_start:Ugame_start|s1_addr[0]                                                                     ; Merged with game_over:Ugame_over|s1_addr[0]                                          ;
; game_over:Ugame_over|rgb_data[11..15,19..23]                                                          ; Merged with game_over:Ugame_over|rgb_data[10]                                        ;
; game_start:Ugame_start|s1_addr[14]                                                                    ; Merged with game_over:Ugame_over|s1_addr[14]                                         ;
; game_start:Ugame_start|s1_addr[13]                                                                    ; Merged with game_over:Ugame_over|s1_addr[13]                                         ;
; game_start:Ugame_start|s1_addr[12]                                                                    ; Merged with game_over:Ugame_over|s1_addr[12]                                         ;
; game_start:Ugame_start|s1_addr[11]                                                                    ; Merged with game_over:Ugame_over|s1_addr[11]                                         ;
; game_start:Ugame_start|s1_addr[10]                                                                    ; Merged with game_over:Ugame_over|s1_addr[10]                                         ;
; game_start:Ugame_start|s1_addr[9]                                                                     ; Merged with game_over:Ugame_over|s1_addr[9]                                          ;
; game_start:Ugame_start|s1_addr[8]                                                                     ; Merged with game_over:Ugame_over|s1_addr[8]                                          ;
; game_start:Ugame_start|s1_addr[7]                                                                     ; Merged with game_over:Ugame_over|s1_addr[7]                                          ;
; game_start:Ugame_start|s1_addr[6]                                                                     ; Merged with game_over:Ugame_over|s1_addr[6]                                          ;
; game_start:Ugame_start|s1_addr[5]                                                                     ; Merged with game_over:Ugame_over|s1_addr[5]                                          ;
; game_start:Ugame_start|s1_addr[4]                                                                     ; Merged with game_over:Ugame_over|s1_addr[4]                                          ;
; game_start:Ugame_start|s1_addr[3]                                                                     ; Merged with game_over:Ugame_over|s1_addr[3]                                          ;
; game_start:Ugame_start|s1_addr[2]                                                                     ; Merged with game_over:Ugame_over|s1_addr[2]                                          ;
; game_start:Ugame_start|s1_addr[1]                                                                     ; Merged with game_over:Ugame_over|s1_addr[1]                                          ;
; Snake_VGA:USnake_VGA|vga_rgb[20..23]                                                                  ; Merged with Snake_VGA:USnake_VGA|vga_rgb[19]                                         ;
; Snake_VGA:USnake_VGA|vga_rgb[11..15]                                                                  ; Merged with Snake_VGA:USnake_VGA|vga_rgb[10]                                         ;
; Snake_VGA:USnake_VGA|vga_rgb[4..7]                                                                    ; Merged with Snake_VGA:USnake_VGA|vga_rgb[3]                                          ;
; game_start:Ugame_start|rgb_data[20..23]                                                               ; Merged with game_start:Ugame_start|rgb_data[19]                                      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp                            ; Stuck at VCC due to stuck port data_in                                               ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[7]                              ; Stuck at VCC due to stuck port data_in                                               ;
; Snake:U3|is_exist[0..2]                                                                               ; Stuck at VCC due to stuck port data_in                                               ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|shift_flag   ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; Snake:U3|direct_r~4                                                                                   ; Lost fanout                                                                          ;
; Snake:U3|direct_r~5                                                                                   ; Lost fanout                                                                          ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[0]                          ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[1]                          ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1] ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0] ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1] ;
; Total Number of Removed Registers = 53                                                                ;                                                                                      ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp ; Stuck at VCC              ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[7] ;
;                                                                            ; due to stuck port data_in ;                                                                          ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 612   ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 591   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 348   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; Snake_Eatting_Apple:U2|apple_x[3]                                        ; 2       ;
; Snake_Eatting_Apple:U2|apple_x[4]                                        ; 3       ;
; Snake:U3|cube_num[0]                                                     ; 7       ;
; Snake:U3|cube_num[1]                                                     ; 7       ;
; Game_Ctrl_Unit:U1|die_flash                                              ; 8       ;
; vga_ctl:U_vga_ctl|hsync_r                                                ; 3       ;
; vga_ctl:U_vga_ctl|vsync_r                                                ; 34      ;
; Game_Ctrl_Unit:U1|game_status[0]                                         ; 209     ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[1] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[0] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[3] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[2] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[5] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[4] ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[6] ; 1       ;
; vga_ctl:U_vga_ctl|x_cnt[0]                                               ; 7       ;
; vga_ctl:U_vga_ctl|y_cnt[0]                                               ; 6       ;
; Snake_Eatting_Apple:U2|apple_y[1]                                        ; 3       ;
; Snake_Eatting_Apple:U2|apple_y[3]                                        ; 2       ;
; Game_Ctrl_Unit:U1|restart                                                ; 2       ;
; Snake:U3|cube_x[0][1]                                                    ; 21      ;
; Snake:U3|cube_x[0][3]                                                    ; 21      ;
; Snake:U3|cube_y[0][0]                                                    ; 21      ;
; Snake:U3|cube_y[0][2]                                                    ; 21      ;
; Snake:U3|cube_x[1][0]                                                    ; 3       ;
; Snake:U3|cube_x[1][3]                                                    ; 3       ;
; Snake:U3|cube_x[2][3]                                                    ; 3       ;
; Snake:U3|cube_y[2][0]                                                    ; 3       ;
; Snake:U3|cube_y[2][2]                                                    ; 3       ;
; Snake:U3|cube_y[1][0]                                                    ; 3       ;
; Snake:U3|cube_y[1][2]                                                    ; 3       ;
; Total number of inverted registers = 31                                  ;         ;
+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                              ;
+----------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                            ; Type ;
+----------------------------------------------------------+---------------------------------------------------------+------+
; game_start:Ugame_start|rom_snaker:Urom_snaker|dout[1..6] ; game_start:Ugame_start|rom_snaker:Urom_snaker|ram_rtl_0 ; RAM  ;
; game_start:Ugame_start|rom_st:Urom_st|dout[0]            ; game_start:Ugame_start|rom_st:Urom_st|ram_rtl_0         ; RAM  ;
; game_over:Ugame_over|rom_go:Urom_go|dout[0]              ; game_over:Ugame_over|rom_go:Urom_go|ram_rtl_0           ; RAM  ;
+----------------------------------------------------------+---------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_greedy_snake|Snake_VGA:USnake_VGA|vga_rgb[3]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_greedy_snake|game_start:Ugame_start|rgb_data[19]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top_greedy_snake|game_over:Ugame_over|s1_addr[1]                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_greedy_snake|vga_ctl:U_vga_ctl|y_cnt[7]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_greedy_snake|Snake_Eatting_Apple:U2|apple_x[5]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_greedy_snake|Snake_Eatting_Apple:U2|apple_y[4]                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_greedy_snake|Snake:U3|cnt[3]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_greedy_snake|Snake:U3|cube_num[4]                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_greedy_snake|game_start:Ugame_start|rgb_data[13]                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_greedy_snake|game_start:Ugame_start|addr[1]                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top_greedy_snake|Game_Ctrl_Unit:U1|clk_cnt[3]                                                                            ;
; 6:1                ; 173 bits  ; 692 LEs       ; 173 LEs              ; 519 LEs                ; Yes        ; |top_greedy_snake|Snake:U3|cube_x[13][5]                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_greedy_snake|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top_greedy_snake|Snake:U3|cube_y[0][1]                                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top_greedy_snake|Snake:U3|cube_x[0][4]                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_greedy_snake|Snake_Eatting_Apple:U2|apple_x[4]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_greedy_snake|Snake_Eatting_Apple:U2|apple_y[3]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_greedy_snake|Snake:U3|cube_num[1]                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_greedy_snake|Snake:U3|cube_y[1][0]                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_greedy_snake|Snake:U3|cube_y[0][0]                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_greedy_snake|Snake:U3|cube_x[0][3]                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_greedy_snake|rgb                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0|altsyncram_ev71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0|altsyncram_r181:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 2517                      ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 5000                      ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctl:U_vga_ctl ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_Total        ; 800   ; Signed Integer                        ;
; H_Sync         ; 96    ; Signed Integer                        ;
; H_Back         ; 40    ; Signed Integer                        ;
; H_Active       ; 640   ; Signed Integer                        ;
; H_Front        ; 24    ; Signed Integer                        ;
; H_Start        ; 136   ; Signed Integer                        ;
; H_End          ; 776   ; Signed Integer                        ;
; V_Total        ; 525   ; Signed Integer                        ;
; V_Sync         ; 2     ; Signed Integer                        ;
; V_Back         ; 25    ; Signed Integer                        ;
; V_Active       ; 480   ; Signed Integer                        ;
; V_Front        ; 16    ; Signed Integer                        ;
; V_Start        ; 27    ; Signed Integer                        ;
; V_End          ; 507   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst ;
+----------------+------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                       ;
+----------------+------------------+----------------------------------------------------------------------------+
; CNT_MAX        ; 1100001101001111 ; Unsigned Binary                                                            ;
+----------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                                ; Type                    ;
+------------------------------------+------------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                                    ; Untyped                 ;
; WIDTHAD_A                          ; 12                                                   ; Untyped                 ;
; NUMWORDS_A                         ; 4096                                                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; WIDTH_B                            ; 1                                                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                 ;
; INIT_FILE                          ; db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_fc81                                      ; Untyped                 ;
+------------------------------------+------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                            ; Type                ;
+------------------------------------+--------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped             ;
; OPERATION_MODE                     ; ROM                                              ; Untyped             ;
; WIDTH_A                            ; 1                                                ; Untyped             ;
; WIDTHAD_A                          ; 15                                               ; Untyped             ;
; NUMWORDS_A                         ; 32768                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped             ;
; WIDTH_B                            ; 1                                                ; Untyped             ;
; WIDTHAD_B                          ; 1                                                ; Untyped             ;
; NUMWORDS_B                         ; 1                                                ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped             ;
; BYTE_SIZE                          ; 8                                                ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped             ;
; INIT_FILE                          ; db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_ev71                                  ; Untyped             ;
+------------------------------------+--------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                            ; Type              ;
+------------------------------------+--------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped           ;
; OPERATION_MODE                     ; ROM                                              ; Untyped           ;
; WIDTH_A                            ; 1                                                ; Untyped           ;
; WIDTHAD_A                          ; 15                                               ; Untyped           ;
; NUMWORDS_A                         ; 32768                                            ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WIDTH_B                            ; 1                                                ; Untyped           ;
; WIDTHAD_B                          ; 1                                                ; Untyped           ;
; NUMWORDS_B                         ; 1                                                ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped           ;
; BYTE_SIZE                          ; 8                                                ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; INIT_FILE                          ; db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_r181                                  ; Untyped           ;
+------------------------------------+--------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                  ;
; Entity Instance                           ; game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 1                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 1                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "seg_595_dynamic:seg_595_dynamic_inst" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; data[19..8] ; Input ; Info     ; Stuck at GND                    ;
; point       ; Input ; Info     ; Stuck at GND                    ;
; seg_en      ; Input ; Info     ; Stuck at VCC                    ;
; sign        ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_over:Ugame_over"                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rgb_data[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_data[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_start:Ugame_start|rom_snakeg:Urom_snakeg"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_start:Ugame_start"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rgb_data[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_data[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctl:U_vga_ctl"                                                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; hcount      ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "hcount[11..10]" have no fanouts ;
; vcount      ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "vcount[11..10]" have no fanouts ;
; VGA_CLK     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; VGA_R[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; VGA_B[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; VGA_DE      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; BLK         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Snake_VGA:USnake_VGA"                                                                                                                             ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; x_pos ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "x_pos[11..10]" will be connected to GND. ;
; y_pos ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "y_pos[11..10]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Snake:U3"                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; x_pos    ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "x_pos[11..10]" will be connected to GND. ;
; y_pos    ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "y_pos[11..10]" will be connected to GND. ;
; cube_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clk_gen:clk_gen_inst"    ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Dec 06 20:25:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_greedy_snake -c top_greedy_snake
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/rom_snaker.v
    Info (12023): Found entity 1: rom_snaker
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/rom_snakeg.v
    Info (12023): Found entity 1: rom_snakeg
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/rom_snakeb.v
    Info (12023): Found entity 1: rom_snakeb
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/rom_st.v
    Info (12023): Found entity 1: rom_st
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/rom_go.v
    Info (12023): Found entity 1: rom_go
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/ip/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/vga_ctl.v
    Info (12023): Found entity 1: vga_ctl
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/seg_dynamic.v
    Info (12023): Found entity 1: seg_dynamic
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/seg_595_dynamic.v
    Info (12023): Found entity 1: seg_595_dynamic
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/hc595_ctrl.v
    Info (12023): Found entity 1: hc595_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/bcd_8421.v
    Info (12023): Found entity 1: bcd_8421
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/vga_top.v
    Info (12023): Found entity 1: VGA_top
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/vga_control.v
    Info (12023): Found entity 1: VGA_Control
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/top_greedy_snake.v
    Info (12023): Found entity 1: top_greedy_snake
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/snake_vga.v
    Info (12023): Found entity 1: Snake_VGA
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/snake_eatting_apple.v
    Info (12023): Found entity 1: Snake_Eatting_Apple
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/snake.v
    Info (12023): Found entity 1: Snake
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/seg_display.v
    Info (12023): Found entity 1: Seg_Display
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/key.v
    Info (12023): Found entity 1: Key
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/game_ctrl_unit.v
    Info (12023): Found entity 1: Game_Ctrl_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/clk_unit.v
    Info (12023): Found entity 1: clk_unit
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/snake_length.v
    Info (12023): Found entity 1: snake_length
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/tb.v
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/game_start.v
    Info (12023): Found entity 1: game_start
Info (12021): Found 1 design units, including 1 entities, in source file /myprj/69_yh_snake_vga/rtl/game_over.v
    Info (12023): Found entity 1: game_over
Warning (10236): Verilog HDL Implicit Net warning at game_start.v(73): created implicit net for "snakeg"
Info (12127): Elaborating entity "top_greedy_snake" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2517"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated"
Info (12128): Elaborating entity "Game_Ctrl_Unit" for hierarchy "Game_Ctrl_Unit:U1"
Info (12128): Elaborating entity "Snake_Eatting_Apple" for hierarchy "Snake_Eatting_Apple:U2"
Warning (10230): Verilog HDL assignment warning at Snake_Eatting_Apple.v(20): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Snake_Eatting_Apple.v(36): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Snake_Eatting_Apple.v(39): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Snake" for hierarchy "Snake:U3"
Warning (10230): Verilog HDL assignment warning at Snake.v(258): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Snake.v(265): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Snake.v(272): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Snake.v(279): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Snake.v(362): truncated value with size 32 to match size of target (7)
Warning (10235): Verilog HDL Always Construct warning at Snake.v(382): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(383): variable "die_flash" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(385): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(386): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(387): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(388): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(389): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(390): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(391): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(392): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(393): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(394): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(395): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(396): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(397): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(398): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(399): variable "is_exist" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Snake.v(400): variable "die_flash" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Snake.v(378): inferring latch(es) for variable "snake", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "snake[0]" at Snake.v(379)
Info (10041): Inferred latch for "snake[1]" at Snake.v(379)
Info (12128): Elaborating entity "Snake_VGA" for hierarchy "Snake_VGA:USnake_VGA"
Info (12128): Elaborating entity "vga_ctl" for hierarchy "vga_ctl:U_vga_ctl"
Warning (10230): Verilog HDL assignment warning at vga_ctl.v(59): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctl.v(86): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctl.v(113): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctl.v(114): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "game_start" for hierarchy "game_start:Ugame_start"
Warning (10230): Verilog HDL assignment warning at game_start.v(40): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at game_start.v(44): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "rom_st" for hierarchy "game_start:Ugame_start|rom_st:Urom_st"
Warning (10030): Net "ram.data_a[0]" at rom_st.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.waddr_a" at rom_st.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.we_a" at rom_st.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rom_snaker" for hierarchy "game_start:Ugame_start|rom_snaker:Urom_snaker"
Warning (10030): Net "ram.data_a" at rom_snaker.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.waddr_a" at rom_snaker.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.we_a" at rom_snaker.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rom_snakeg" for hierarchy "game_start:Ugame_start|rom_snakeg:Urom_snakeg"
Warning (10030): Net "ram.data_a" at rom_snakeg.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.waddr_a" at rom_snakeg.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.we_a" at rom_snakeg.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rom_snakeb" for hierarchy "game_start:Ugame_start|rom_snakeb:Urom_snakeb"
Warning (10030): Net "ram.data_a" at rom_snakeb.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.waddr_a" at rom_snakeb.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.we_a" at rom_snakeb.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "game_over" for hierarchy "game_over:Ugame_over"
Warning (10230): Verilog HDL assignment warning at game_over.v(38): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "rom_go" for hierarchy "game_over:Ugame_over|rom_go:Urom_go"
Warning (10030): Net "ram.data_a[0]" at rom_go.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.waddr_a" at rom_go.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram.we_a" at rom_go.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Key" for hierarchy "Key:U5"
Info (12128): Elaborating entity "snake_length" for hierarchy "snake_length:Usnake_length"
Warning (10230): Verilog HDL assignment warning at snake_length.v(31): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "seg_595_dynamic" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst"
Info (12128): Elaborating entity "seg_dynamic" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst"
Info (12128): Elaborating entity "bcd_8421" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"
Info (12128): Elaborating entity "hc595_ctrl" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst"
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "game_start:Ugame_start|rom_snaker:Urom_snaker|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "game_start:Ugame_start|rom_st:Urom_st|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "game_over:Ugame_over|rom_go:Urom_go|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif
Info (12130): Elaborated megafunction instantiation "game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_greedy_snake.ram0_rom_snaker_e5e9bec2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fc81.tdf
    Info (12023): Found entity 1: altsyncram_fc81
Info (12130): Elaborated megafunction instantiation "game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "game_start:Ugame_start|rom_st:Urom_st|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_greedy_snake.ram0_rom_st_ebcb2528.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ev71.tdf
    Info (12023): Found entity 1: altsyncram_ev71
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb
Info (12130): Elaborated megafunction instantiation "game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "game_over:Ugame_over|rom_go:Urom_go|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_greedy_snake.ram0_rom_go_ebcb26be.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r181.tdf
    Info (12023): Found entity 1: altsyncram_r181
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "game_start:Ugame_start|rom_snaker:Urom_snaker|altsyncram:ram_rtl_0|altsyncram_fc81:auto_generated|ram_block1a7"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Snake:U3|snake[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_ctl:U_vga_ctl|VGA_DE
Warning (13012): Latch Snake:U3|snake[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_ctl:U_vga_ctl|VGA_DE
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/MyPrj/69_YH_snake_vga/prj/output_files/top_greedy_snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1364 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1316 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Fri Dec 06 20:25:14 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/MyPrj/69_YH_snake_vga/prj/output_files/top_greedy_snake.map.smsg.


