# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../small_assign_week4_lab_1_self_check.srcs/sources_1/new/Q1.vhd" \

# Do not sort compile order
nosort
