<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_resetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_sw"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_led"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_pen"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_ack"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="21"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[20]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[19]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[18]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[17]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[16]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[15]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[14]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[13]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[15]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[14]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[13]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_rw"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_ack"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="41"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst"/>
        <Option Id="PROBE_PORT" value="42"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/validation_reset"/>
      </nets>
    </probe>
  </probeset>
</probeData>
