```json
{
  "Conference dates": "January 20 - 23, 2025",
  "Year": "2025",
  "Location": "Tokyo Odaiba Miraikan, Japan",
  "City-State-Province": "Tokyo",
  "Country": "Japan",
  "Continent": "Asia",
  "Type": "Offline",
  "Submission Date": {
    "Deadline for Abstract submission": "July 5, 2024",
    "Deadline for PDF uploading": "July 12, 2024"
  },
  "Notification Date": {
    "Announcement of accepted manuscript IDs": "September 2, 2024",
    "Notification of acceptance": "September 8, 2024"
  },
  "Camera-ready Date": {
    "Deadline for final version": "November 1, 2024"
  },
  "Other Date": {
    "Banquet Date": "January 22, 2025",
    "GC Reception Date": "January 20, 2025",
    "Registration Desk opening hour": "January 20-23, 2025",
    "Tutorials materials available until": "January 24, 2025",
    "Proceedings available from": "January 20, 2025",
    "Proposals for panels, special sessions and tutorials due": "September 9, 2024"
  },
  "Topics": "VLSI design automation, Electronic Design Automation (EDA), System-Level Modeling and Design Methodology, Embedded Systems, Cyberphysical Systems, IoT Systems, Software, Memory Architecture, Near/In Memory Computing, Tools and Design Methods with and for Artificial Intelligence (AI), Hardware Systems and Architectures for AI, Photonic/RF/Analog-Mixed Signal Design, Approximate Computing, Bio-Inspired Computing, Neuromorphic Computing, High-Level Synthesis, Behavioral Synthesis, Logic Synthesis, Optimization, Physical Design, Timing Analysis, Design for Manufacturability, Reliability, Low Power, Testing, Validation, Simulation, Verification, Hardware and Embedded Security, Emerging Devices, Technologies and Applications",
  "Summary": "The 30th Asia and South Pacific Design Automation Conference (ASP-DAC 2025) will be held from January 20-23, 2025, at the Tokyo Odaiba Miraikan in Japan.  ASP-DAC is the largest conference in Asia and South Pacific regions on Electronic Design Automation (EDA) for VLSI and systems.",
  "Call for Papers": "# ASP-DAC 2025: Call for Papers\n\nASP-DAC 2025 is the 30th annual international conference on VLSI design automation in Asia and South Pacific regions.\n\n## Aims of the Conference\n\nASP-DAC 2025 aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of presenting recent advances and with forums for future directions in technologies related to design and Electronic Design Automation (EDA). The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA researchers/developers and system/circuit/device designers.\n\n## Areas of Interest\n\nOriginal papers are invited in the following areas:\n\n**1. System-Level Modeling and Design Methodology:**\n\n*   HW/SW co-design, co-simulation and co-verification\n*   System-level design exploration, synthesis, and optimization\n*   System-level formal verification\n*   System-level modeling, simulation and validation\n*   Networks-on-chip and NoC-based system design\n\n**2. Embedded, Cyberphysical (CPS), IoT Systems, and Software:**\n\n*   Many- and multi-core SoC architecture\n*   IP/platform-based SoC design\n*   Dependable architecture\n*   Cyber physical system and Internet of Things\n*   Kernel, middleware, and virtual machine\n*   Compiler and toolchain\n*   Real-time system\n*   Resource allocation for heterogeneous computing platform\n*   Storage software and application\n*   Human-computer interface\n\n**3. Memory Architecture and Near/In Memory Computing:**\n\n*   Storage system and memory architecture\n*   On-chip memory architectures and management\n*   Memory/storage hierarchies and management for emerging memory technologies\n*   Near-memory and in-memory computing\n\n**4. Tools and Design Methods with and for Artificial Intelligence (AI):**\n\n*   Design method for learning on a chip\n*   Deep neural network for EDA\n*   Large language model (LLM) for circuit design and EDA\n*   Tools and design methodologies for edge AI and TinyML\n*   Efficient ML training and inference\n\n**5. Hardware Systems and Architectures for AI:**\n\n*   Hardware, device, architecture, and system-level design for deep neural networks\n*   Hardware acceleration for large language model\n*   Neural network acceleration co-design techniques\n*   Novel reconfigurable architectures, including FPGAs for AI/MLs\n\n**6. Photonic/RF/Analog-Mixed Signal Design:**\n\n*   Analog/mixed-signal/RF synthesis\n*   Analog layout, verification, and simulation techniques\n*   High-frequency electromagnetic simulation of circuit\n*   Mixed-signal design consideration\n*   Communication and computing using photonics\n\n**7. Approximate, Bio-Inspired and Neuromorphic Computing:**\n\n*   Circuit and system techniques for approximate, hyper-dimensional, and stochastic computing\n*   Neuromorphic computing\n*   CAD for approximate and stochastic systems\n*   CAD for bio-inspired and neuromorphic systems\n\n**8. High-Level, Behavioral, and Logic Synthesis and Optimization:**\n\n*   High-level/Behavioral synthesis tool and methodology\n*   Combinational, sequential, and asynchronous logic synthesis\n*   Synthesis for deep neural networks\n*   Technology mapping, resource scheduling, allocation and synthesis\n*   Functional, logic, and timing ECO (engineering change order)\n*   Interaction between logic synthesis and physical design\n\n**9. Physical Design and Timing Analysis:**\n\n*   Floorplanning, partitioning, placement and routing optimization\n*   Interconnect planning and synthesis\n*   Clock network synthesis\n*   Post layout and post-silicon optimization\n*   Package/PCB/3D-IC placement and routing\n*   Extraction, TSV, and package modeling\n*   Deterministic/statistical timing analysis and optimization\n\n**10. Design for Manufacturability/Reliability and Low Power:**\n\n*   Reticle enhancement, lithography-related design and optimization\n*   Resilience under manufacturing variation\n*   Design for manufacturability, yield, and defect tolerance\n*   Reliability, robustness, aging, and soft error analysis\n*   Power modeling, analysis and simulation\n*   Low-power design and optimization at circuit and system levels\n*   Thermal aware design and dynamic thermal management\n*   Energy harvesting and battery management\n*   Signal/Power integrity, EM modeling and analysis\n\n**11. Testing, Validation, Simulation, and Verification:**\n\n*   ATPG, BIST and DFT\n*   System test and 3D IC test, online test and fault tolerance\n*   Memory test and repair\n*   RTL and gate-leveling modeling, simulation, and verification\n*   Circuit-level formal verification\n*   Device/circuit-level simulation tool and methodology\n\n**12. Hardware and Embedded Security:**\n\n*   Hardware-based security\n*   Detection and prevention of hardware trojans\n*   Side-channel attacks, fault attacks and countermeasures\n*   Design and CAD for security\n*   Cyberphysical system security\n*   Nanoelectronic security\n*   Supply chain security and anti-counterfeiting\n*   Security/privacy for LLM/AI/ML\n\n**13. Emerging Devices, Technologies and Applications:**\n\n*   EDA and circuits design for quantum and Ising computing\n*   Nanotechnology, MEMS\n*   Biomedical, biochip, and biodata processing\n*   Edge, fog and cloud computing\n*   Energy-storage/smart-grid/smart-building design and optimization\n*   Automotive system design and optimization\n*   New transistor/device and process technology\n\n## Submission of Papers\n\n*   **Deadline for Abstract submission:** July 5, 2024, 5 PM AOE\n*   **Deadline for PDF uploading:** July 12, 2024, 5 PM AOE\n*   **Announcement of accepted manuscript IDs:** September 2, 2024\n*   **Notification of acceptance:** September 8, 2024\n*   **Deadline for final version:** November 1, 2024, 5 PM AOE\n\n## Submission Site\n\n[https://tsys.jp/aspdac/cgi/submit.cgi](https://tsys.jp/aspdac/cgi/submit.cgi)\n\n## Contact\n\nConference Secretariat: [aspdac2025@aspdac.com](mailto:aspdac2025@aspdac.com)"
}
```
