
*** Running vivado
    with args -log minized_petalinux_pmod_adc_ad7476a_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minized_petalinux_pmod_adc_ad7476a_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source minized_petalinux_pmod_adc_ad7476a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/ip_repo/AD1_sampler_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top minized_petalinux_pmod_adc_ad7476a_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'minized_petalinux_pmod_adc_ad7476a_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.066 ; gain = 234.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minized_petalinux_pmod_adc_ad7476a_0_0' [d:/VivadoProjects/minized_petalinux_base/minized_petalinux_base.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_pmod_adc_ad7476a_0_0/synth/minized_petalinux_pmod_adc_ad7476a_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'pmod_adc_ad7476a' [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/pmod_adc_ad7476a.vhd:41]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter spi_clk_div bound to: 3 - type: integer 
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master_dual_miso' declared at 'D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/spi_master_dual_miso.vhd:28' bound to instance 'spi_master_dual_miso_0' of component 'spi_master_dual_miso' [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/pmod_adc_ad7476a.vhd:75]
INFO: [Synth 8-638] synthesizing module 'spi_master_dual_miso' [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/spi_master_dual_miso.vhd:52]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master_dual_miso' (1#1) [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/spi_master_dual_miso.vhd:52]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/pmod_adc_ad7476a.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'pmod_adc_ad7476a' (2#1) [D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.srcs/sources_1/imports/Downloads/pmod_adc_ad7476a.vhd:41]
INFO: [Synth 8-6155] done synthesizing module 'minized_petalinux_pmod_adc_ad7476a_0_0' (3#1) [d:/VivadoProjects/minized_petalinux_base/minized_petalinux_base.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_pmod_adc_ad7476a_0_0/synth/minized_petalinux_pmod_adc_ad7476a_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.699 ; gain = 309.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.699 ; gain = 309.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.699 ; gain = 309.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1161.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1253.223 ; gain = 2.395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_master_dual_miso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
Module pmod_adc_ad7476a 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[0]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/spi_master_dual_miso_0/clk_ratio_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[2]' (FDE) to 'inst/spi_master_dual_miso_0/slave_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/last_bit_rx_reg[0]' (FDE) to 'inst/spi_master_dual_miso_0/last_bit_rx_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/last_bit_rx_reg[1]' (FDE) to 'inst/spi_master_dual_miso_0/last_bit_rx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/last_bit_rx_reg[2]' (FDE) to 'inst/spi_master_dual_miso_0/last_bit_rx_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/last_bit_rx_reg[3]' (FDE) to 'inst/spi_master_dual_miso_0/last_bit_rx_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/spi_master_dual_miso_0/last_bit_rx_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/spi_master_dual_miso_0/last_bit_rx_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/spi_master_dual_miso_0/continue_reg )
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/slave_reg[0]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[3]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[4]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[5]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[6]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[7]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[8]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[9]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[10]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[11]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[12]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[13]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[14]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[15]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[16]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[17]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[18]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[19]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[20]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[21]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[22]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[23]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[24]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[25]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[26]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[27]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[28]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[29]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/spi_master_dual_miso_0/clk_ratio_reg[30]' (FDE) to 'inst/spi_master_dual_miso_0/clk_ratio_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/spi_master_dual_miso_0/clk_ratio_reg[31] )
INFO: [Synth 8-3332] Sequential element (insti_0) is unused and will be removed from module minized_petalinux_pmod_adc_ad7476a_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.223 ; gain = 401.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1261.293 ; gain = 409.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    25|
|2     |LUT1   |     6|
|3     |LUT2   |    84|
|4     |LUT3   |    17|
|5     |LUT4   |     2|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDCE   |    58|
|9     |FDPE   |     2|
|10    |FDRE   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+---------------------+------+
|      |Instance                   |Module               |Cells |
+------+---------------------------+---------------------+------+
|1     |top                        |                     |   270|
|2     |  inst                     |pmod_adc_ad7476a     |   270|
|3     |    spi_master_dual_miso_0 |spi_master_dual_miso |   216|
+------+---------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1268.066 ; gain = 324.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1268.066 ; gain = 416.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1278.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1285.852 ; gain = 700.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.runs/minized_petalinux_pmod_adc_ad7476a_0_0_synth_1/minized_petalinux_pmod_adc_ad7476a_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/minized_with_AD1_gpio/minized_with_AD1_gpio.runs/minized_petalinux_pmod_adc_ad7476a_0_0_synth_1/minized_petalinux_pmod_adc_ad7476a_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minized_petalinux_pmod_adc_ad7476a_0_0_utilization_synth.rpt -pb minized_petalinux_pmod_adc_ad7476a_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 13:14:58 2020...
