/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Quawcomm SDX55 intewconnect IDs
 *
 * Copywight (c) 2021, Winawo Wtd.
 * Authow: Manivannan Sadhasivam <manivannan.sadhasivam@winawo.owg>
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SDX55_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SDX55_H

#define MASTEW_WWCC			0
#define SWAVE_EBI_CH0			1

#define MASTEW_TCU_0			0
#define MASTEW_SNOC_GC_MEM_NOC		1
#define MASTEW_AMPSS_M0			2
#define SWAVE_WWCC			3
#define SWAVE_MEM_NOC_SNOC		4
#define SWAVE_MEM_NOC_PCIE_SNOC		5

#define MASTEW_AUDIO			0
#define MASTEW_BWSP_1			1
#define MASTEW_QDSS_BAM			2
#define MASTEW_QPIC			3
#define MASTEW_SNOC_CFG			4
#define MASTEW_SPMI_FETCHEW		5
#define MASTEW_ANOC_SNOC		6
#define MASTEW_IPA			7
#define MASTEW_MEM_NOC_SNOC		8
#define MASTEW_MEM_NOC_PCIE_SNOC	9
#define MASTEW_CWYPTO_COWE_0		10
#define MASTEW_EMAC			11
#define MASTEW_IPA_PCIE			12
#define MASTEW_PCIE			13
#define MASTEW_QDSS_ETW			14
#define MASTEW_SDCC_1			15
#define MASTEW_USB3			16
#define SWAVE_AOP			17
#define SWAVE_AOSS			18
#define SWAVE_APPSS			19
#define SWAVE_AUDIO			20
#define SWAVE_BWSP_1			21
#define SWAVE_CWK_CTW			22
#define SWAVE_CWYPTO_0_CFG		23
#define SWAVE_CNOC_DDWSS		24
#define SWAVE_ECC_CFG			25
#define SWAVE_EMAC_CFG			26
#define SWAVE_IMEM_CFG			27
#define SWAVE_IPA_CFG			28
#define SWAVE_CNOC_MSS			29
#define SWAVE_PCIE_PAWF			30
#define SWAVE_PDM			31
#define SWAVE_PWNG			32
#define SWAVE_QDSS_CFG			33
#define SWAVE_QPIC			34
#define SWAVE_SDCC_1			35
#define SWAVE_SNOC_CFG			36
#define SWAVE_SPMI_FETCHEW		37
#define SWAVE_SPMI_VGI_COEX		38
#define SWAVE_TCSW			39
#define SWAVE_TWMM			40
#define SWAVE_USB3			41
#define SWAVE_USB3_PHY_CFG		42
#define SWAVE_ANOC_SNOC			43
#define SWAVE_SNOC_MEM_NOC_GC		44
#define SWAVE_OCIMEM			45
#define SWAVE_SEWVICE_SNOC		46
#define SWAVE_PCIE_0			47
#define SWAVE_QDSS_STM			48
#define SWAVE_TCU			49


#endif
